Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../rf.v" in library work
Compiling verilog file "../dmem_decoder.v" in library work
Module <rf> compiled
Compiling verilog file "../dmem.v" in library work
Module <dmem_decoder> compiled
Compiling verilog file "../alu_32_bit.v" in library work
Module <dmem> compiled
Compiling verilog file "../pipeline_wb.v" in library work
Module <alu_32_bit> compiled
Compiling verilog file "../pipeline_mem.v" in library work
Module <pipeline_wb> compiled
Compiling verilog file "../pipeline_if.v" in library work
Module <pipeline_mem> compiled
Compiling verilog file "../pipeline_id.v" in library work
Module <pipeline_if> compiled
Compiling verilog file "../pipeline_ex.v" in library work
Module <pipeline_id> compiled
Compiling verilog file "ipcore_dir/vio_4.v" in library work
Module <pipeline_ex> compiled
Compiling verilog file "ipcore_dir/ila_4.v" in library work
Module <vio_4> compiled
Compiling verilog file "ipcore_dir/ico_4.v" in library work
Module <ila_4> compiled
Compiling verilog file "../CPU.v" in library work
Module <ico_4> compiled
Compiling verilog file "top.v" in library work
Module <CPU> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <pipeline_if> in library <work>.

Analyzing hierarchy for module <pipeline_id> in library <work>.

Analyzing hierarchy for module <pipeline_ex> in library <work>.

Analyzing hierarchy for module <pipeline_mem> in library <work>.

Analyzing hierarchy for module <pipeline_wb> in library <work>.

Analyzing hierarchy for module <alu_32_bit> in library <work>.

Analyzing hierarchy for module <rf> in library <work>.

Analyzing hierarchy for module <dmem> in library <work>.

Analyzing hierarchy for module <dmem_decoder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:2211 - "ipcore_dir/vio_4.v" line 42: Instantiating black box module <vio_4>.
WARNING:Xst:2211 - "ipcore_dir/ila_4.v" line 49: Instantiating black box module <ila_4>.
WARNING:Xst:2211 - "ipcore_dir/ico_4.v" line 57: Instantiating black box module <ico_4>.
Module <top> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <vio_instance> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <vio_instance> in unit <top>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ila_instance> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ila_instance> in unit <top>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ico_instance> in unit <top>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ico_instance> in unit <top>.
Analyzing module <CPU> in library <work>.
Module <CPU> is correct for synthesis.
 
Analyzing module <pipeline_if> in library <work>.
INFO:Xst:2546 - "../pipeline_if.v" line 60: reading initialization file "imem3_ini.mem".
INFO:Xst:1433 - Contents of array <m> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <pipeline_if> is correct for synthesis.
 
Analyzing module <pipeline_id> in library <work>.
Module <pipeline_id> is correct for synthesis.
 
Analyzing module <pipeline_ex> in library <work>.
Module <pipeline_ex> is correct for synthesis.
 
Analyzing module <alu_32_bit> in library <work>.
Module <alu_32_bit> is correct for synthesis.
 
Analyzing module <rf> in library <work>.
Module <rf> is correct for synthesis.
 
Analyzing module <pipeline_mem> in library <work>.
Module <pipeline_mem> is correct for synthesis.
 
Analyzing module <dmem> in library <work>.
INFO:Xst:2546 - "../dmem.v" line 33: reading initialization file "dmem_ini.mem".
INFO:Xst:2546 - "../dmem.v" line 59: reading initialization file "dmem_ini.mem".
INFO:Xst:1607 - Contents of array <m_r> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <m_r> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <m_r> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <m_r> may be accessed with an index that does not cover the full array size.
Module <dmem> is correct for synthesis.
 
Analyzing module <dmem_decoder> in library <work>.
Module <dmem_decoder> is correct for synthesis.
 
Analyzing module <pipeline_wb> in library <work>.
Module <pipeline_wb> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <vio_4>.
    Set property "SYN_NOPRUNE = 1" for unit <ila_4>.
    Set property "SYN_NOPRUNE = 1" for unit <ico_4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pipeline_if>.
    Related source file is "../pipeline_if.v".
WARNING:Xst:1781 - Signal <m> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <idata>.
    Found 32-bit register for signal <instr_o_r>.
    Found 5-bit comparator equal for signal <pc_next_w$cmp_eq0000> created at line 111.
    Found 5-bit comparator equal for signal <pc_next_w$cmp_eq0004> created at line 111.
    Found 32-bit adder for signal <pc_next_w$share0000>.
    Found 32-bit register for signal <pc_o_r>.
    Found 32-bit register for signal <pc_r>.
    Found 1-bit register for signal <rd_previous_activate_r>.
    Found 5-bit register for signal <rd_previous_r>.
    Found 1-bit register for signal <stall_load_o_r>.
    Summary:
	inferred   1 ROM(s).
	inferred 103 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <pipeline_if> synthesized.


Synthesizing Unit <pipeline_id>.
    Related source file is "../pipeline_id.v".
WARNING:Xst:647 - Input <instr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rs2_rd_yes_w> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rs2_rd_2_yes_w> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rs1_rd_yes_w> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rs1_rd_2_yes_w> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <main_opcode_previous_two_r<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op_w_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op_w_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op_w_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op_w_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <alu_op_o_r>.
    Found 32-bit register for signal <imm_o_r>.
    Found 22-bit adder for signal <imm_w$sub0000> created at line 258.
    Found 21-bit adder for signal <imm_w$sub0001> created at line 274.
    Found 13-bit adder for signal <imm_w$sub0002> created at line 278.
    Found 6-bit register for signal <main_opcode_o_r>.
    Found 6-bit register for signal <main_opcode_previous_two_r>.
    Found 5-bit comparator equal for signal <old_rs1_rd_2_yes_w_3$cmp_eq0000> created at line 127.
    Found 5-bit comparator equal for signal <old_rs1_rd_yes_w_2$cmp_eq0000> created at line 118.
    Found 5-bit comparator equal for signal <old_rs2_rd_2_yes_w_5$cmp_eq0000> created at line 145.
    Found 5-bit comparator equal for signal <old_rs2_rd_yes_w_4$cmp_eq0003> created at line 136.
    Found 32-bit register for signal <pc_o_r>.
    Found 5-bit register for signal <rd_o_r>.
    Found 5-bit register for signal <rd_previous_two_r>.
    Found 4-bit register for signal <reg_forwarding_type_o_r>.
    Found 5-bit register for signal <rs1_o_r>.
    Found 5-bit register for signal <rs2_o_r>.
    Found 1-bit register for signal <stall_load_o_r>.
    Summary:
	inferred 105 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <pipeline_id> synthesized.


Synthesizing Unit <pipeline_wb>.
    Related source file is "../pipeline_wb.v".
WARNING:Xst:647 - Input <opcode_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_data_r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_we_w>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <pipeline_wb> synthesized.


Synthesizing Unit <alu_32_bit>.
    Related source file is "../alu_32_bit.v".
    Found 32-bit 16-to-1 multiplexer for signal <out_w>.
    Found 32-bit addsub for signal <out_w$addsub0000>.
    Found 32-bit comparator equal for signal <out_w$cmp_eq0000> created at line 43.
    Found 32-bit comparator greatequal for signal <out_w$cmp_ge0000> created at line 46.
    Found 32-bit comparator greatequal for signal <out_w$cmp_ge0001> created at line 48.
    Found 32-bit comparator less for signal <out_w$cmp_lt0000> created at line 34.
    Found 32-bit comparator less for signal <out_w$cmp_lt0001> created at line 35.
    Found 32-bit comparator not equal for signal <out_w$cmp_ne0000> created at line 44.
    Found 32-bit shifter logical left for signal <out_w$shift0000> created at line 33.
    Found 32-bit shifter logical right for signal <out_w$shift0001> created at line 37.
    Found 32-bit shifter arithmetic right for signal <out_w$shift0002> created at line 41.
    Found 32-bit xor2 for signal <out_w$xor0000> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu_32_bit> synthesized.


Synthesizing Unit <rf>.
    Related source file is "../rf.v".
    Found 32-bit 32-to-1 multiplexer for signal <rv1>.
    Found 32-bit 32-to-1 multiplexer for signal <rv2>.
    Found 1024-bit register for signal <register_field>.
    Found 32-bit 4-to-1 multiplexer for signal <register_field_0$mux0000>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <register_field>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <rf> synthesized.


Synthesizing Unit <dmem>.
    Related source file is "../dmem.v".
WARNING:Xst:646 - Signal <add3_w<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add2_w<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add1_w<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <add0_w<31:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <add1_w>.
    Found 32-bit adder for signal <add2_w>.
    Found 32-bit adder for signal <add3_w>.
    Found 8-bit 128-to-1 multiplexer for signal <drdata_o$varindex0000> created at line 49.
    Found 8-bit 128-to-1 multiplexer for signal <drdata_o$varindex0001> created at line 49.
    Found 8-bit 128-to-1 multiplexer for signal <drdata_o$varindex0002> created at line 49.
    Found 8-bit 128-to-1 multiplexer for signal <drdata_o$varindex0003> created at line 49.
    Found 1024-bit register for signal <m_r>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <m_r>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <dmem> synthesized.


Synthesizing Unit <dmem_decoder>.
    Related source file is "../dmem_decoder.v".
WARNING:Xst:647 - Input <alu_out_i<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <dmem_decoder> synthesized.


Synthesizing Unit <pipeline_ex>.
    Related source file is "../pipeline_ex.v".
    Register <reg_forwarding_alu_one_r> equivalent to <alu_out_o_r> has been removed
    Found 32-bit 4-to-1 multiplexer for signal <alu_out_main>.
    Found 32-bit adder for signal <alu_out_main$add0000> created at line 229.
    Found 32-bit adder for signal <alu_out_main$addsub0000> created at line 231.
    Found 32-bit 4-to-1 multiplexer for signal <alu_out_main$mux0000>.
    Found 32-bit register for signal <alu_out_o_r>.
    Found 1-bit register for signal <if_previous_branch>.
    Found 1-bit register for signal <if_previous_two_branch>.
    Found 6-bit register for signal <main_opcode_o_r>.
    Found 1-bit register for signal <main_stall_o_r>.
    Found 32-bit adder for signal <pc_new_o_wires$addsub0000> created at line 212.
    Found 5-bit register for signal <rd_o_r>.
    Found 32-bit register for signal <reg_forwarding_alu_two_r>.
    Found 32-bit register for signal <wdata_o_r>.
    Summary:
	inferred 110 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
Unit <pipeline_ex> synthesized.


Synthesizing Unit <pipeline_mem>.
    Related source file is "../pipeline_mem.v".
    Found 32-bit register for signal <alu_out_r>.
    Found 32-bit register for signal <dmem_out_r>.
    Found 32-bit 4-to-1 multiplexer for signal <dmem_outdata$mux0000>.
    Found 32-bit 4-to-1 multiplexer for signal <dmem_outdata$mux0001>.
    Found 26-bit adder for signal <dmem_outdata$sub0000> created at line 117.
    Found 26-bit adder for signal <dmem_outdata$sub0001> created at line 118.
    Found 26-bit adder for signal <dmem_outdata$sub0002> created at line 119.
    Found 26-bit adder for signal <dmem_outdata$sub0003> created at line 120.
    Found 18-bit adder for signal <dmem_outdata$sub0004> created at line 127.
    Found 18-bit adder for signal <dmem_outdata$sub0005> created at line 128.
    Found 6-bit register for signal <opcode_r>.
    Found 5-bit register for signal <rd_r>.
    Found 1-bit register for signal <stall_r>.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
Unit <pipeline_mem> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "../CPU.v".
Unit <CPU> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 17
 13-bit adder                                          : 1
 18-bit adder                                          : 2
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 26-bit adder                                          : 4
 32-bit adder                                          : 7
 32-bit addsub                                         : 1
# Registers                                            : 190
 1-bit register                                        : 7
 32-bit register                                       : 42
 4-bit register                                        : 2
 5-bit register                                        : 7
 6-bit register                                        : 4
 8-bit register                                        : 128
# Latches                                              : 6
 1-bit latch                                           : 5
 32-bit latch                                          : 1
# Comparators                                          : 12
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 13
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 5
 8-bit 128-to-1 multiplexer                            : 4
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/vio_4.ngc>.
Reading core <ipcore_dir/ila_4.ngc>.
Reading core <ipcore_dir/ico_4.ngc>.
Loading core <vio_4> for timing and area information for instance <vio_instance>.
Loading core <ila_4> for timing and area information for instance <ila_instance>.
Loading core <ico_4> for timing and area information for instance <ico_instance>.
INFO:Xst:2261 - The FF/Latch <rd_previous_r_4> in Unit <IF_STAGE> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_11> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_0> in Unit <IF_STAGE> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_7> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_3> in Unit <IF_STAGE> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_10> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_2> in Unit <IF_STAGE> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_1> in Unit <IF_STAGE> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_8> 
WARNING:Xst:2677 - Node <instr_o_r_0> of sequential type is unconnected in block <IF_STAGE>.
WARNING:Xst:2677 - Node <instr_o_r_1> of sequential type is unconnected in block <IF_STAGE>.
WARNING:Xst:2677 - Node <main_opcode_previous_two_r_0> of sequential type is unconnected in block <ID_STAGE>.
WARNING:Xst:2677 - Node <main_opcode_previous_two_r_1> of sequential type is unconnected in block <ID_STAGE>.
WARNING:Xst:2677 - Node <main_opcode_previous_two_r_2> of sequential type is unconnected in block <ID_STAGE>.
WARNING:Xst:2677 - Node <opcode_r_0> of sequential type is unconnected in block <MEM_STAGE>.
WARNING:Xst:2677 - Node <opcode_r_1> of sequential type is unconnected in block <MEM_STAGE>.
WARNING:Xst:2677 - Node <opcode_r_2> of sequential type is unconnected in block <MEM_STAGE>.

Synthesizing (advanced) Unit <pipeline_if>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <pc_r> prevents it from being combined with the ROM <Mrom_idata> for implementation as read-only block RAM.
Unit <pipeline_if> synthesized (advanced).
WARNING:Xst:2677 - Node <main_opcode_previous_two_r_0> of sequential type is unconnected in block <pipeline_id>.
WARNING:Xst:2677 - Node <main_opcode_previous_two_r_1> of sequential type is unconnected in block <pipeline_id>.
WARNING:Xst:2677 - Node <main_opcode_previous_two_r_2> of sequential type is unconnected in block <pipeline_id>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 1
 16-bit adder                                          : 2
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 4
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 7-bit adder                                           : 3
# Registers                                            : 2439
 Flip-Flops                                            : 2439
# Latches                                              : 6
 1-bit latch                                           : 5
 32-bit latch                                          : 1
# Comparators                                          : 12
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 13
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 5
 8-bit 128-to-1 multiplexer                            : 4
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rd_previous_r_4> in Unit <pipeline_if> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_11> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_0> in Unit <pipeline_if> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_7> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_3> in Unit <pipeline_if> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_10> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_2> in Unit <pipeline_if> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_9> 
INFO:Xst:2261 - The FF/Latch <rd_previous_r_1> in Unit <pipeline_if> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_8> 
WARNING:Xst:1710 - FF/Latch <pc_r_0> (without init value) has a constant value of 0 in block <pipeline_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_r_1> (without init value) has a constant value of 0 in block <pipeline_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_o_r_0> (without init value) has a constant value of 0 in block <pipeline_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_o_r_1> (without init value) has a constant value of 0 in block <pipeline_if>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <instr_o_r_27> in Unit <pipeline_if> is equivalent to the following 3 FFs/Latches, which will be removed : <instr_o_r_28> <instr_o_r_29> <instr_o_r_30> 
INFO:Xst:2261 - The FF/Latch <instr_o_r_3> in Unit <pipeline_if> is equivalent to the following 2 FFs/Latches, which will be removed : <instr_o_r_18> <instr_o_r_19> 
INFO:Xst:2261 - The FF/Latch <instr_o_r_0> in Unit <pipeline_if> is equivalent to the following FF/Latch, which will be removed : <instr_o_r_1> 

Optimizing unit <top> ...

Optimizing unit <pipeline_if> ...

Optimizing unit <pipeline_id> ...

Optimizing unit <alu_32_bit> ...

Optimizing unit <rf> ...

Optimizing unit <dmem> ...

Optimizing unit <pipeline_wb> ...
WARNING:Xst:1294 - Latch <reg_we_w> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_0> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_1> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_2> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_3> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_4> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_5> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_6> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_7> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_8> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_9> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_10> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_11> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_12> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_13> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_14> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_15> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_16> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_17> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_18> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_19> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_20> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_21> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_22> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_23> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_24> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_25> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_26> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_27> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_28> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_29> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_30> is equivalent to a wire in block <pipeline_wb>.
WARNING:Xst:1294 - Latch <reg_data_r_31> is equivalent to a wire in block <pipeline_wb>.

Optimizing unit <pipeline_ex> ...

Optimizing unit <pipeline_mem> ...
WARNING:Xst:1710 - FF/Latch <CPU_main/ID_STAGE/pc_o_r_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CPU_main/ID_STAGE/pc_o_r_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CPU_main/IF_STAGE/instr_o_r_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CPU_main/MEM_STAGE/opcode_r_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CPU_main/MEM_STAGE/opcode_r_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <CPU_main/MEM_STAGE/opcode_r_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/rd_previous_two_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/rd_o_r_2> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/main_opcode_previous_two_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/main_opcode_o_r_3> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_3> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_27> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_21> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_16> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_10> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/rd_previous_two_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/rd_o_r_3> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/main_opcode_previous_two_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/main_opcode_o_r_4> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_4> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_28> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_17> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_22> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_11> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/imm_o_r_10> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <CPU_main/ID_STAGE/imm_o_r_9> <CPU_main/ID_STAGE/imm_o_r_8> <CPU_main/ID_STAGE/imm_o_r_7> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/rd_previous_two_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/rd_o_r_4> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/main_opcode_previous_two_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/main_opcode_o_r_5> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_5> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_29> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_18> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_23> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_12> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_6> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/imm_o_r_30> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <CPU_main/ID_STAGE/imm_o_r_29> <CPU_main/ID_STAGE/imm_o_r_28> <CPU_main/ID_STAGE/imm_o_r_27> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_0> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_24> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_19> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_13> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_7> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/rd_previous_two_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/rd_o_r_0> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_1> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_30> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_25> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_14> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/imm_o_r_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/ID_STAGE/imm_o_r_18> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_8> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/rd_previous_two_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/EX_STAGE/rd_o_r_1> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_2> 
INFO:Xst:2261 - The FF/Latch <CPU_main/ID_STAGE/rs1_o_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/ID_STAGE/rs1_o_r_3> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_31> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_26> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_20> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_15> 
INFO:Xst:2261 - The FF/Latch <CPU_main/EX_STAGE/reg_forwarding_alu_two_r_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <CPU_main/MEM_STAGE/alu_out_r_9> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 80.
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
INFO:Xst:2260 - The FF/Latch <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG> in Unit <vio_instance> is equivalent to the following 2 FFs/Latches : <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0> <U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0> 
FlipFlop CPU_main/EX_STAGE/alu_out_o_r_2 has been replicated 1 time(s)
FlipFlop CPU_main/ID_STAGE/rs1_o_r_0 has been replicated 1 time(s)
FlipFlop CPU_main/ID_STAGE/rs2_o_r_0 has been replicated 1 time(s)
FlipFlop CPU_main/MEM_STAGE/rd_r_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2374
 Flip-Flops                                            : 2374

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1

Cell Usage :
# BELS                             : 8011
#      BUF                         : 2
#      GND                         : 4
#      INV                         : 73
#      LUT1                        : 119
#      LUT2                        : 159
#      LUT3                        : 2981
#      LUT4                        : 1912
#      LUT4_L                      : 1
#      MUXCY                       : 238
#      MUXCY_L                     : 94
#      MUXF5                       : 1298
#      MUXF6                       : 525
#      MUXF7                       : 258
#      MUXF8                       : 128
#      VCC                         : 4
#      XORCY                       : 215
# FlipFlops/Latches                : 3933
#      FD                          : 65
#      FDC                         : 1
#      FDCE                        : 152
#      FDE                         : 1769
#      FDP                         : 66
#      FDPE                        : 134
#      FDR                         : 426
#      FDRE                        : 1162
#      FDRS                        : 75
#      FDS                         : 14
#      FDSE                        : 64
#      LD                          : 4
#      LDC                         : 1
# RAMS                             : 3
#      RAMB16_S1_S36               : 3
# Shift Registers                  : 150
#      SRL16                       : 65
#      SRL16E                      : 1
#      SRLC16E                     : 84
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# Others                           : 4
#      BSCAN_SPARTAN3              : 1
#      TIMESPEC                    : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     3781  out of   4656    81%  
 Number of Slice Flip Flops:           3933  out of   9312    42%  
 Number of 4 input LUTs:               5395  out of   9312    57%  
    Number used as logic:              5245
    Number used as Shift registers:     150
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    232     0%  
 Number of BRAMs:                         3  out of     20    15%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)                                            | Load  |
--------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                         | BUFG                                                             | 569   |
clk                                                                                   | BUFGP                                                            | 3386  |
CPU_main/EX_STAGE/Madd_alu_out_main_add0000_cy<0>                                     | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING) | 4     |
CPU_main/IF_STAGE/pc_o_r_2                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_3                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_4                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_5                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_6                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_7                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_8                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_9                                                            | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING) | 2     |
CPU_main/IF_STAGE/pc_o_r_10                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_11                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_12                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_13                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_14                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_15                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_16                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[16].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_17                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[17].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_18                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_19                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[19].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_20                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[20].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_21                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[21].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_22                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[22].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_23                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_24                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[24].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_25                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_26                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_27                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[27].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_28                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[28].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_29                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_30                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[30].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/IF_STAGE/pc_o_r_31                                                           | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_0                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_1                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_2                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_3                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_4                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_5                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_6                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_7                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_8                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_9                                       | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_10                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_11                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_12                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_13                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_14                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_15                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_16                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_17                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_18                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_19                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_20                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_21                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_22                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_23                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_24                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_25                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_26                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_27                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_28                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_29                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_30                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_RISING)| 2     |
CPU_main/EX_STAGE/rf_module/register_field_31_31                                      | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_RISING)| 2     |
ico_instance/CONTROL1<13>(ico_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)         | 1     |
ico_instance/U0/iUPDATE_OUT                                                           | NONE(ico_instance/U0/U_ICON/U_iDATA_CMD)                         | 1     |
CPU_main/ID_STAGE/alu_op_w_3_not0001(CPU_main/ID_STAGE/alu_op_w_3_not0001:O)          | NONE(*)(CPU_main/ID_STAGE/alu_op_w_3)                            | 4     |
--------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                     | Buffer(FF name)                                                                                                          | Load  |
-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
vio_instance/U0/I_VIO/RESET(vio_instance/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT:Q)                                     | NONE(vio_instance/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING)                                                        | 128   |
ila_instance/N0(ila_instance/XST_GND:G)                                                                            | NONE(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                           | 66    |
ico_instance/CONTROL1<20>(ico_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                             | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 64    |
ico_instance/CONTROL1<21>(ico_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE:O)                             | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 64    |
ico_instance/U0/U_ICON/U_CMD/iSEL_n(ico_instance/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(ico_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                           | 10    |
ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
ila_instance/U0/I_NO_D.U_ILA/iRESET<1>(ila_instance/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 3     |
ico_instance/CONTROL1<22>(ico_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE:O)                             | NONE(ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 2     |
ila_instance/U0/I_NO_D.U_ILA/iARM(ila_instance/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
ico_instance/CONTROL1<13>(ico_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                             | NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
ico_instance/U0/U_ICON/iSEL_n(ico_instance/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(ico_instance/U0/U_ICON/U_iDATA_CMD)                                                                                 | 1     |
ila_instance/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 20.081ns (Maximum Frequency: 49.799MHz)
   Minimum input arrival time before clock: 0.625ns
   Maximum output required time after clock: 0.514ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 5.624ns (frequency: 177.798MHz)
  Total number of paths / destination ports: 3 / 3
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.624ns
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.624ns (Levels of Logic = 6)
  Source Clock:         ico_instance/CONTROL1<13> falling at 0.000ns
  Destination Clock:    ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH) to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.509  U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL)
     LUT3:I0->O            3   0.612   0.481  U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1 (U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat)
     LUT3:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F (N44)
     MUXF5:I0->O           1   0.278   0.387  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91 (U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91)
     LUT4:I2->O            1   0.612   0.387  U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4 (U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4)
     LUT3:I2->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O32_F (N40)
     MUXF5:I0->O           1   0.278   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O32 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.624ns (3.860ns logic, 1.764ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 10.514ns (frequency: 95.113MHz)
  Total number of paths / destination ports: 7946 / 779
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  23.489ns
  Source:               ico_instance/U0/U_ICON/U_TDI_reg (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      10.514ns (Levels of Logic = 10)
  Source Clock:         ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 30.000ns

  Data Path: ico_instance/U0/U_ICON/U_TDI_reg (FF) to ila_instance/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.514   0.823  U0/U_ICON/U_TDI_reg (CONTROL0<1>)
     end scope: 'ico_instance'
     begin scope: 'ila_instance'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           2   0.400   0.449  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I1->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_11 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_11)
     MUXF5:I1->O           1   0.278   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_10_f5 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_10_f5)
     MUXF6:I1->O           1   0.451   0.000  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_9_f6 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_9_f6)
     MUXF7:I1->O           1   0.451   0.360  U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_8_f7 (U0/I_NO_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_8_f7)
     LUT4:I3->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O32_G (N41)
     MUXF5:I1->O           1   0.278   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O32 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     10.514ns (8.882ns logic, 1.632ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 3.016ns (frequency: 331.587MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  11.984ns
  Source:               ico_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          ico_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Source Clock:         ico_instance/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 15.000ns

  Data Path: ico_instance/U0/U_ICON/U_iDATA_CMD (FF) to ico_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.612   0.643  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.795          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      3.016ns (1.921ns logic, 1.095ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.798ns
  Source:               ico_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          ico_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Source Clock:         ico_instance/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    ico_instance/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: ico_instance/U0/U_ICON/U_iDATA_CMD (FF) to ico_instance/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 5.724ns (frequency: 174.688MHz)
  Total number of paths / destination ports: 354 / 231
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.724ns
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (FF)
  Destination:          ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.I_OREG.U_OREG (FF)
  Data Path Delay:      5.724ns (Levels of Logic = 17)
  Source Clock:         ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns

  Data Path: ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (FF) to ila_instance/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.I_OREG.U_OREG (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   3.224   0.357  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/sel<0>)
     MUXCY_L:S->LO         1   0.404   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData<0>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData<1>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData0<0>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData0<1>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData1<0>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData1<1>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData2<0>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData2<1>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData3<0>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData3<1>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData4<0>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData4<1>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData5<0>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData5<1>)
     MUXCY_L:CI->LO        1   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData6<0>)
     MUXCY_L:CI->LO        0   0.051   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData6<1>)
     XORCY:CI->O           1   0.699   0.000  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.I_OREG.U_XORH (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/tmpCompData6<2>)
     FDS:D                     0.268          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.I_OREG.U_OREG
    ----------------------------------------
    Total                      5.724ns (5.367ns logic, 0.357ns route)
                                       (93.8% logic, 6.2% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 7.539ns (frequency: 132.644MHz)
  Total number of paths / destination ports: 614 / 597
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  7.539ns
  Source:               ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Destination:          ico_instance/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      7.539ns (Levels of Logic = 7)
  Source Clock:         ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    ico_instance/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: ila_instance/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM) to ico_instance/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S36:CLKA->DOA0    1   2.436   0.509  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<2>)
     LUT2:I0->O            1   0.612   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O21 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O2)
     MUXF5:I1->O           1   0.278   0.426  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I2.U_MUX4/Mmux_O2_f5 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.612   0.387  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_instance'
     begin scope: 'ico_instance'
     LUT4:I2->O            1   0.612   0.509  U0/U_ICON/iCORE_ID<1>1 (U0/U_ICON/iCORE_ID<1>1)
     LUT2:I0->O            1   0.612   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5 (U0/U_ICON/iTDO_next)
     FDE:D                     0.268          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.539ns (5.708ns logic, 1.831ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to vio_instance.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to vio_instance.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ila_instance.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ila_instance.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ico_instance.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ico_instance.


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 60.56 secs
 
--> 


Total memory usage is 730260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   85 (   0 filtered)
Number of infos    :  204 (   0 filtered)

