#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ports2avalon_0_usb_readdata_want.inpad[0] (.input clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_writedata_want.outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                      0.000     0.000
input external delay                                                                                                                      0.000     0.000
ports2avalon_0_usb_readdata_want.inpad[0] (.input)                                                                                        0.000     0.000
hh_system_cmd_xbar_demux:cmd_xbar_demux|sink_ready~1.dataa[0] (stratixiv_lcell_comb)                                                      2.806     2.806
hh_system_cmd_xbar_demux:cmd_xbar_demux|sink_ready~1.combout[0] (stratixiv_lcell_comb)                                                    0.261     3.067
altera_merlin_master_translator:ports2avalon_0_master_translator|av_waitrequest~0.datac[0] (stratixiv_lcell_comb)                         0.328     3.395
altera_merlin_master_translator:ports2avalon_0_master_translator|av_waitrequest~0.combout[0] (stratixiv_lcell_comb)                       0.261     3.656
ports2avalon_0_usb_writedata_want.in[0] (.names)                                                                                          0.100     3.756
ports2avalon_0_usb_writedata_want.out[0] (.names)                                                                                         0.261     4.017
out:ports2avalon_0_usb_writedata_want.outpad[0] (.output)                                                                                 4.246     8.264
data arrival time                                                                                                                                   8.264

clock clk_clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                      0.000     0.000
clock uncertainty                                                                                                                         0.000     0.000
output external delay                                                                                                                     0.000     0.000
data required time                                                                                                                                  0.000
---------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                  0.000
data arrival time                                                                                                                                  -8.264
---------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                   -8.264


#Path 2
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[10].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[10].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[10].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[10].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[10].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[10].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.930     3.470
ports2avalon_0_usb_readdata[10].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.731
out:ports2avalon_0_usb_readdata[10].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.374     8.106
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             8.106

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -8.106
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -8.106


#Path 3
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[2].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[2].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[2].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[2].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[2].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[2].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.927     3.467
ports2avalon_0_usb_readdata[2].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.728
out:ports2avalon_0_usb_readdata[2].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.376     8.104
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            8.104

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -8.104
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -8.104


#Path 4
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[11].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[11].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[11].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[11].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[11].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[11].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.921     3.461
ports2avalon_0_usb_readdata[11].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.722
out:ports2avalon_0_usb_readdata[11].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.314     8.035
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             8.035

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -8.035
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -8.035


#Path 5
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[16].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[16].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[16].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[16].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[16].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[16].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.773     3.313
ports2avalon_0_usb_readdata[16].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.574
out:ports2avalon_0_usb_readdata[16].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.386     7.960
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.960

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.960
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.960


#Path 6
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[5].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[5].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[5].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[5].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[5].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[5].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.637     3.177
ports2avalon_0_usb_readdata[5].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.438
out:ports2avalon_0_usb_readdata[5].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.384     7.822
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.822

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.822
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.822


#Path 7
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[9].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[9].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[9].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[9].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[9].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[9].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.638     3.178
ports2avalon_0_usb_readdata[9].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.439
out:ports2avalon_0_usb_readdata[9].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.382     7.821
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.821

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.821
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.821


#Path 8
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[3].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[3].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[3].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[3].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[3].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[3].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.794     3.334
ports2avalon_0_usb_readdata[3].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.595
out:ports2avalon_0_usb_readdata[3].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.211     7.806
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.806

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.806
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.806


#Path 9
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[29].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[29].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[29].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[29].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[29].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[29].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.638     3.178
ports2avalon_0_usb_readdata[29].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.439
out:ports2avalon_0_usb_readdata[29].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.337     7.777
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.777

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.777
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.777


#Path 10
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[15].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[15].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[15].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[15].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[15].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[15].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.511     3.051
ports2avalon_0_usb_readdata[15].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.312
out:ports2avalon_0_usb_readdata[15].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.390     7.702
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.702

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.702
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.702


#Path 11
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[17].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[17].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[17].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[17].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[17].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[17].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.645     3.185
ports2avalon_0_usb_readdata[17].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.446
out:ports2avalon_0_usb_readdata[17].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.248     7.694
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.694

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.694
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.694


#Path 12
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[14].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[14].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[14].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[14].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[14].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[14].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.369     2.909
ports2avalon_0_usb_readdata[14].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.170
out:ports2avalon_0_usb_readdata[14].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.510     7.680
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.680

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.680
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.680


#Path 13
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[18].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[18].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[18].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[18].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[18].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[18].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.638     3.178
ports2avalon_0_usb_readdata[18].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.439
out:ports2avalon_0_usb_readdata[18].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.204     7.643
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.643

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.643
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.643


#Path 14
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[0].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[0].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[0].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[0].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[0].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[0].dataa[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.511     3.051
ports2avalon_0_usb_readdata[0].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.312
out:ports2avalon_0_usb_readdata[0].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.327     7.639
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.639

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.639
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.639


#Path 15
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[13].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[13].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[13].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[13].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[13].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[13].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.500     3.040
ports2avalon_0_usb_readdata[13].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.301
out:ports2avalon_0_usb_readdata[13].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.322     7.623
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.623

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.623
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.623


#Path 16
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[1].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[1].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[1].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[1].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[1].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[1].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.633     3.173
ports2avalon_0_usb_readdata[1].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.434
out:ports2avalon_0_usb_readdata[1].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.181     7.615
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.615

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.615
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.615


#Path 17
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[24].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[24].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[24].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[24].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[24].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[24].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.497     3.037
ports2avalon_0_usb_readdata[24].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.298
out:ports2avalon_0_usb_readdata[24].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.302     7.599
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.599

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.599
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.599


#Path 18
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[30].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[30].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[30].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[30].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[30].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[30].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.368     2.908
ports2avalon_0_usb_readdata[30].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.169
out:ports2avalon_0_usb_readdata[30].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.420     7.589
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.589

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.589
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.589


#Path 19
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[6].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[6].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[6].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[6].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[6].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[6].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.503     3.043
ports2avalon_0_usb_readdata[6].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.304
out:ports2avalon_0_usb_readdata[6].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.250     7.555
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.555

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.555
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.555


#Path 20
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[23].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[23].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[23].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[23].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[23].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[23].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.501     3.041
ports2avalon_0_usb_readdata[23].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.302
out:ports2avalon_0_usb_readdata[23].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.246     7.548
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.548

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.548
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.548


#Path 21
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[31].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[31].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[31].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[31].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[31].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[31].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.639     3.179
ports2avalon_0_usb_readdata[31].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.440
out:ports2avalon_0_usb_readdata[31].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.094     7.534
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.534

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.534
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.534


#Path 22
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[19].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[19].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[19].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[19].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[19].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[19].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.500     3.040
ports2avalon_0_usb_readdata[19].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.301
out:ports2avalon_0_usb_readdata[19].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.230     7.532
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.532

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.532
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.532


#Path 23
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[7].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[7].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[7].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[7].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[7].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[7].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.369     2.909
ports2avalon_0_usb_readdata[7].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.170
out:ports2avalon_0_usb_readdata[7].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.344     7.514
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.514

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.514
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.514


#Path 24
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[12].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[12].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[12].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[12].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[12].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[12].datad[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.368     2.908
ports2avalon_0_usb_readdata[12].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.169
out:ports2avalon_0_usb_readdata[12].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.329     7.498
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.498

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.498
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.498


#Path 25
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[27].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[27].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[27].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[27].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[27].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[27].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.640     3.180
ports2avalon_0_usb_readdata[27].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.441
out:ports2avalon_0_usb_readdata[27].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.056     7.496
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.496

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.496
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.496


#Path 26
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[21].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[21].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[21].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[21].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[21].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[21].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.506     3.046
ports2avalon_0_usb_readdata[21].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.307
out:ports2avalon_0_usb_readdata[21].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.186     7.493
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.493

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.493
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.493


#Path 27
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[22].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[22].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[22].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[22].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[22].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[22].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.506     3.046
ports2avalon_0_usb_readdata[22].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.307
out:ports2avalon_0_usb_readdata[22].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.186     7.493
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.493

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.493
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.493


#Path 28
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[25].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[25].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[25].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[25].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[25].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[25].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.507     3.047
ports2avalon_0_usb_readdata[25].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.308
out:ports2avalon_0_usb_readdata[25].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.183     7.491
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.491

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.491
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.491


#Path 29
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[26].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[26].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[26].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[26].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[26].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[26].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.502     3.042
ports2avalon_0_usb_readdata[26].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.303
out:ports2avalon_0_usb_readdata[26].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.171     7.474
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.474

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.474
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.474


#Path 30
Startpoint: ports2avalon_0_usb_readdata_want.inpad[0] (.input clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata_ready.outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
ports2avalon_0_usb_readdata_want.inpad[0] (.input)                                        0.000     0.000
ports2avalon_0_usb_readdata_ready.dataf[0] (stratixiv_lcell_comb)                         2.662     2.662
ports2avalon_0_usb_readdata_ready.combout[0] (stratixiv_lcell_comb)                       0.261     2.923
out:ports2avalon_0_usb_readdata_ready.outpad[0] (.output)                                 4.470     7.393
data arrival time                                                                                   7.393

clock clk_clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                      0.000     0.000
clock uncertainty                                                                         0.000     0.000
output external delay                                                                     0.000     0.000
data required time                                                                                  0.000
---------------------------------------------------------------------------------------------------------
data required time                                                                                  0.000
data arrival time                                                                                  -7.393
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -7.393


#Path 31
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[28].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[28].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[28].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[28].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[28].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[28].datae[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.368     2.908
ports2avalon_0_usb_readdata[28].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.169
out:ports2avalon_0_usb_readdata[28].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.210     7.379
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.379

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.379
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.379


#Path 32
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[4].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[4].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[4].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[4].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[4].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[4].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.369     2.909
ports2avalon_0_usb_readdata[4].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.170
out:ports2avalon_0_usb_readdata[4].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.205     7.374
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.374

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.374


#Path 33
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[8].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[8].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[8].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[8].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[8].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[8].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.506     3.046
ports2avalon_0_usb_readdata[8].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.307
out:ports2avalon_0_usb_readdata[8].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             4.046     7.353
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            7.353

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                  0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                              0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                           0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                           -7.353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                            -7.353


#Path 34
Startpoint: hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[20].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13} clocked by clk_clk)
Endpoint  : out:ports2avalon_0_usb_readdata[20].outpad[0] (.output clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[20].clk_portbin[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                        1.418     1.418
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[20].portbaddr[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13}) [clock-to-output]        0.069     1.487
hh_system_output_data:output_data|hh_system_output_data_scfifo_with_controls:the_scfifo_with_controls|hh_system_output_data_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_nfa1:auto_generated|a_dpfifo_ula1:dpfifo|altsyncram_n8t1:FIFOram|q_b[20].portbdataout[0] (stratixiv_ram_block.opmode{dual_port}.output_type{comb}.port_a_address_width{13}.port_b_address_width{13})                       1.053     2.540
ports2avalon_0_usb_readdata[20].datac[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                     0.369     2.909
ports2avalon_0_usb_readdata[20].combout[0] (stratixiv_lcell_comb)                                                                                                                                                                                                                                                                                                                                                   0.261     3.170
out:ports2avalon_0_usb_readdata[20].outpad[0] (.output)                                                                                                                                                                                                                                                                                                                                                             3.969     7.139
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                             7.139

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                   0.000     0.000
output external delay                                                                                                                                                                                                                                                                                                                                                                                               0.000     0.000
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                                                                                                            0.000
data arrival time                                                                                                                                                                                                                                                                                                                                                                                                            -7.139
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                             -7.139


#Path 35
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[20] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[20] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 36
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[19] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[19] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 37
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[21] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[21] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 38
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[22] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[22] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 39
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[38] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[38] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 40
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[24] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[24] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 41
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[23] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[23] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 42
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[15] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[15] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 43
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[39] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[39] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 44
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[40] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[40] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 45
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[41] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[41] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 46
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[42] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[42] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 47
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[43] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[43] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 48
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[44] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[44] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 49
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[45] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[45] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 50
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[16] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[16] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 51
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[18] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[18] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 52
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[17] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[17] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 53
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[30] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[30] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 54
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[34] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[34] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 55
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[33] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[33] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 56
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[12] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[12] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 57
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[25] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[25] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 58
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[37] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[37] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 59
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[32] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[32] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 60
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[11] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[11] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 61
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[31] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[31] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 62
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[13] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[13] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 63
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[10] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[10] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 64
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[29] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[29] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 65
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[9] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                    0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                               0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                    1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                    0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                   2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                 0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                 0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                               1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                         0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[9] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                 7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                    0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                               0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                       0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                        -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                1.319
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                1.319
data arrival time                                                                                                                                                                                                                                                                                                                -7.305
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                 -5.986


#Path 66
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[28] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[28] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 67
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[14] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[14] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 68
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[35] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[35] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 69
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[27] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[27] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 70
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[36] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[36] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 71
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[26] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].clk[0] (dffeas)                                                                                     1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[3].q[0] (dffeas) [clock-to-output]                                                                     0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.datab[0] (stratixiv_lcell_comb)                                                                                                    2.048     3.508
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[3]~3.combout[0] (stratixiv_lcell_comb)                                                                                                  0.261     3.769
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                                  0.679     4.448
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult3.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                                1.496     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.datab[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                          0.000     5.944
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.dataout[26] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                       1.361     7.305
data arrival time                                                                                                                                                                                                                                                                                                                  7.305

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                                     0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                                0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out11.clk[0] (stratixiv_mac_out.opmode{36_bit_multiply}.input_type{comb}.output_type{reg})                            1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                        0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                         -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                                 1.319
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                                 1.319
data arrival time                                                                                                                                                                                                                                                                                                                 -7.305
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                                  -5.986


#Path 72
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[6] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[6] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 73
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[9] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[9] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 74
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[8] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[8] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 75
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[7] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[7] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 76
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[5] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[5] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 77
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[4] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[4] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 78
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[3] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[3] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 79
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[2] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[2] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 80
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[1] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[1] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 81
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[4].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.datab[0] (stratixiv_lcell_comb)                                                                                          2.036     3.496
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[4]~4.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     3.757
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[4] (stratixiv_mac_mult.input_type{comb})                                                        0.821     4.577
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     6.073
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.300
data arrival time                                                                                                                                                                                                                                                                                                        7.300

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.300
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.981


#Path 82
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[1] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[1] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 83
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[9] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[9] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 84
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[8] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[8] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 85
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[7] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[7] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 86
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[6] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[6] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 87
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[5] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[5] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 88
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[4] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[4] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 89
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[3] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[3] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 90
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[2] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[2] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 91
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg} clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].clk[0] (dffeas)                                                                           1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_add_sub:xi_add_one|add_sub_cph:auto_generated|pipeline_dffe[5].q[0] (dffeas) [clock-to-output]                                                           0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.datab[0] (stratixiv_lcell_comb)                                                                                          1.182     2.642
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|wire_exp_value_to_ln2a_dataout[5]~5.combout[0] (stratixiv_lcell_comb)                                                                                        0.261     2.903
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.datab[5] (stratixiv_mac_mult.input_type{comb})                                                        1.387     4.290
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_mult4.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                      1.496     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.datab[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                         0.000     5.786
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.dataout[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                       1.227     7.013
data arrival time                                                                                                                                                                                                                                                                                                        7.013

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                           0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                      0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_ln2_prod|mult_9qs:auto_generated|mac_out12.clk[0] (stratixiv_mac_out.opmode{double}.input_type{comb}.output_type{reg})                           1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                              0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                               -0.099     1.319
data required time                                                                                                                                                                                                                                                                                                       1.319
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                       1.319
data arrival time                                                                                                                                                                                                                                                                                                       -7.013
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                        -5.694


#Path 92
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[15].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[7] (stratixiv_mac_mult.input_type{comb})                                                               1.267     2.727
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.223
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.223
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[15] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.328
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[15].d[0] (dffeas)                                                                                                                                 1.612     6.941
data arrival time                                                                                                                                                                                                                                                                                                           6.941

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[15].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.941
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.589


#Path 93
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[32].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[13].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[32].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[32].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[6] (stratixiv_mac_mult.input_type{comb})                                                               1.684     3.144
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.640
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.640
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[13] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.745
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[13].d[0] (dffeas)                                                                                                                                 1.188     6.933
data arrival time                                                                                                                                                                                                                                                                                                           6.933

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_3|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[13].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.933
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.581


#Path 94
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[13].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                               1.260     2.720
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[13] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.321
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[13].d[0] (dffeas)                                                                                                                                 1.609     6.930
data arrival time                                                                                                                                                                                                                                                                                                           6.930

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[13].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.930
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.578


#Path 95
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[12].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                               1.260     2.720
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[12] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.321
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[12].d[0] (dffeas)                                                                                                                                 1.608     6.929
data arrival time                                                                                                                                                                                                                                                                                                           6.929

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[12].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.929
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.577


#Path 96
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[12].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[7] (stratixiv_mac_mult.input_type{comb})                                                               1.267     2.727
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.223
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.223
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[12] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.328
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[12].d[0] (dffeas)                                                                                                                                 1.601     6.929
data arrival time                                                                                                                                                                                                                                                                                                           6.929

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[12].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.929
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.577


#Path 97
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[11].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                               1.260     2.720
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[11] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.321
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[11].d[0] (dffeas)                                                                                                                                 1.607     6.928
data arrival time                                                                                                                                                                                                                                                                                                           6.928

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[11].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.928
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.576


#Path 98
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[26].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[18].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[26].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[26].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[0] (stratixiv_mac_mult.input_type{comb})                                                               0.834     2.294
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     3.790
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     3.790
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[18] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     4.895
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[18].d[0] (dffeas)                                                                                                                                 2.032     6.927
data arrival time                                                                                                                                                                                                                                                                                                           6.927

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_4|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[18].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.927
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.575


#Path 99
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[14].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[29].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[3] (stratixiv_mac_mult.input_type{comb})                                                               1.260     2.720
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.216
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[14] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.321
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[14].d[0] (dffeas)                                                                                                                                 1.606     6.927
data arrival time                                                                                                                                                                                                                                                                                                           6.927

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[14].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.927
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.575


#Path 100
Startpoint: hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].q[0] (dffeas clocked by clk_clk)
Endpoint  : hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[14].d[0] (dffeas clocked by clk_clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].clk[0] (dffeas)                                                                          1.418     1.418
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_6|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_clshift:rbarrel_shift|lpm_clshift_ehf:auto_generated|pipe_wl2c[33].q[0] (dffeas) [clock-to-output]                                                          0.042     1.460
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataa[7] (stratixiv_mac_mult.input_type{comb})                                                               1.267     2.727
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|mac_mult2.dataout[0] (stratixiv_mac_mult.input_type{comb})                                                             1.496     4.223
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataa[0] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                          0.000     4.223
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|lpm_mult:xi_prod|mult_jsp:auto_generated|result[0].dataout[14] (stratixiv_mac_out.opmode{output_only}.input_type{comb}.output_type{comb})                       1.105     5.328
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[14].d[0] (dffeas)                                                                                                                                 1.597     6.925
data arrival time                                                                                                                                                                                                                                                                                                           6.925

clock clk_clk (rise edge)                                                                                                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                                                                              0.000     0.000
clk_clk.inpad[0] (.input)                                                                                                                                                                                                                                                                                         0.000     0.000
hh_core:hh_core_0|hodgkin_huxley:hh_inst|altfp_exp_mf:gen_single_fp.u_altfp_exp_7|altfp_exp_mf_altfp_exp_5cg:altfp_exp_mf_altfp_exp_5cg_component|xi_prod_dffe3[14].clk[0] (dffeas)                                                                                                                               1.418     1.418
clock uncertainty                                                                                                                                                                                                                                                                                                 0.000     1.418
cell setup time                                                                                                                                                                                                                                                                                                  -0.066     1.352
data required time                                                                                                                                                                                                                                                                                                          1.352
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                                                          1.352
data arrival time                                                                                                                                                                                                                                                                                                          -6.925
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                                                           -5.573


#End of timing report
