/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 256 584)
	(text "ALTMULT_ADD" (rect 40 0 147 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 472 25 484)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "dataa[((NUMBER_OF_MULTIPLIERS) * (WIDTH_A)) - (1)..0]" (rect 0 0 298 12)(font "Arial" ))
		(text "dataa[]" (rect 21 25 59 39)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 72)
		(input)
		(text "datab[((NUMBER_OF_MULTIPLIERS) * (WIDTH_B)) - (1)..0]" (rect 0 0 298 12)(font "Arial" ))
		(text "datab[]" (rect 21 64 59 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "addnsub1" (rect 0 0 47 12)(font "Arial" ))
		(text "addnsub1" (rect 21 104 77 118)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "addnsub3" (rect 0 0 47 12)(font "Arial" ))
		(text "addnsub3" (rect 21 120 77 134)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "signa" (rect 0 0 25 12)(font "Arial" ))
		(text "signa" (rect 21 40 51 54)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 88)
		(input)
		(text "signb" (rect 0 0 25 12)(font "Arial" ))
		(text "signb" (rect 21 80 51 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "clock0" (rect 0 0 31 12)(font "Arial" ))
		(text "clock0" (rect 21 144 57 158)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 16 152)(line_width 1))
	)
	(port
		(pt 0 184)
		(input)
		(text "clock1" (rect 0 0 31 12)(font "Arial" ))
		(text "clock1" (rect 21 176 57 190)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 16 184)(line_width 1))
	)
	(port
		(pt 0 216)
		(input)
		(text "clock2" (rect 0 0 31 12)(font "Arial" ))
		(text "clock2" (rect 21 208 57 222)(font "Arial" (font_size 8)))
		(line (pt 0 216)(pt 16 216)(line_width 1))
	)
	(port
		(pt 0 248)
		(input)
		(text "clock3" (rect 0 0 31 12)(font "Arial" ))
		(text "clock3" (rect 21 240 57 254)(font "Arial" (font_size 8)))
		(line (pt 0 248)(pt 16 248)(line_width 1))
	)
	(port
		(pt 0 168)
		(input)
		(text "ena0" (rect 0 0 23 12)(font "Arial" ))
		(text "ena0" (rect 21 160 49 174)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 16 168)(line_width 1))
	)
	(port
		(pt 0 200)
		(input)
		(text "ena1" (rect 0 0 23 12)(font "Arial" ))
		(text "ena1" (rect 21 192 49 206)(font "Arial" (font_size 8)))
		(line (pt 0 200)(pt 16 200)(line_width 1))
	)
	(port
		(pt 0 232)
		(input)
		(text "ena2" (rect 0 0 23 12)(font "Arial" ))
		(text "ena2" (rect 21 224 49 238)(font "Arial" (font_size 8)))
		(line (pt 0 232)(pt 16 232)(line_width 1))
	)
	(port
		(pt 0 264)
		(input)
		(text "ena3" (rect 0 0 23 12)(font "Arial" ))
		(text "ena3" (rect 21 256 49 270)(font "Arial" (font_size 8)))
		(line (pt 0 264)(pt 16 264)(line_width 1))
	)
	(port
		(pt 80 520)
		(input)
		(text "aclr0" (rect 72 472 86 500)(font "Arial" (font_size 8))(vertical))
		(text "aclr0" (rect 72 472 86 500)(font "Arial" (font_size 8))(vertical))
		(line (pt 80 520)(pt 80 504)(line_width 1))
	)
	(port
		(pt 96 520)
		(input)
		(text "aclr1" (rect 88 472 102 500)(font "Arial" (font_size 8))(vertical))
		(text "aclr1" (rect 88 472 102 500)(font "Arial" (font_size 8))(vertical))
		(line (pt 96 520)(pt 96 504)(line_width 1))
	)
	(port
		(pt 112 520)
		(input)
		(text "aclr2" (rect 104 472 118 500)(font "Arial" (font_size 8))(vertical))
		(text "aclr2" (rect 104 472 118 500)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 520)(pt 112 504)(line_width 1))
	)
	(port
		(pt 128 520)
		(input)
		(text "aclr3" (rect 120 472 134 500)(font "Arial" (font_size 8))(vertical))
		(text "aclr3" (rect 120 472 134 500)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 520)(pt 128 504)(line_width 1))
	)
	(port
		(pt 0 320)
		(input)
		(text "chainout_round" (rect 24 312 112 326)(font "Arial" (font_size 8)))
		(text "chainout_round" (rect 24 312 112 326)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 16 320)(line_width 1))
	)
	(port
		(pt 0 392)
		(input)
		(text "zero_loopback" (rect 16 384 99 398)(font "Arial" (font_size 8)))
		(text "zero_loopback" (rect 24 384 107 398)(font "Arial" (font_size 8)))
		(line (pt 0 392)(pt 16 392)(line_width 1))
	)
	(port
		(pt 0 288)
		(input)
		(text "output_round" (rect 24 280 99 294)(font "Arial" (font_size 8)))
		(text "output_round" (rect 24 280 99 294)(font "Arial" (font_size 8)))
		(line (pt 0 288)(pt 16 288)(line_width 1))
	)
	(port
		(pt 0 304)
		(input)
		(text "output_saturate" (rect 24 296 113 310)(font "Arial" (font_size 8)))
		(text "output_saturate" (rect 24 296 113 310)(font "Arial" (font_size 8)))
		(line (pt 0 304)(pt 16 304)(line_width 1))
	)
	(port
		(pt 0 336)
		(input)
		(text "chainout_saturate" (rect 24 328 126 342)(font "Arial" (font_size 8)))
		(text "chainout_saturate" (rect 24 328 126 342)(font "Arial" (font_size 8)))
		(line (pt 0 336)(pt 16 336)(line_width 1))
	)
	(port
		(pt 0 360)
		(input)
		(text "zero_chainout" (rect 24 352 105 366)(font "Arial" (font_size 8)))
		(text "zero_chainout" (rect 24 352 105 366)(font "Arial" (font_size 8)))
		(line (pt 0 360)(pt 16 360)(line_width 1))
	)
	(port
		(pt 0 376)
		(input)
		(text "accum_sload" (rect 24 368 99 382)(font "Arial" (font_size 8)))
		(text "accum_sload" (rect 24 368 99 382)(font "Arial" (font_size 8)))
		(line (pt 0 376)(pt 16 376)(line_width 1))
	)
	(port
		(pt 0 416)
		(input)
		(text "chainin[WIDTH_CHAININ-1..0]" (rect 16 400 181 414)(font "Arial" (font_size 8)))
		(text "chainin[]" (rect 24 408 71 422)(font "Arial" (font_size 8)))
		(line (pt 0 416)(pt 16 416)(color 0 128 255)(line_width 3))
	)
	(port
		(pt 0 440)
		(input)
		(text "shift_right" (rect 24 424 80 438)(font "Arial" (font_size 8)))
		(text "shift_right" (rect 24 432 80 446)(font "Arial" (font_size 8)))
		(line (pt 0 440)(pt 16 440)(line_width 1))
	)
	(port
		(pt 0 456)
		(input)
		(text "rotate" (rect 24 440 57 454)(font "Arial" (font_size 8)))
		(text "rotate" (rect 24 448 57 462)(font "Arial" (font_size 8)))
		(line (pt 0 456)(pt 16 456)(line_width 1))
	)
	(port
		(pt 192 112)
		(output)
		(text "result[(WIDTH_RESULT) - (1)..0]" (rect -288 0 -126 12)(font "Arial" ))
		(text "result[]" (rect 138 104 176 118)(font "Arial" (font_size 8)))
		(line (pt 192 112)(pt 176 112)(line_width 3))
	)
	(port
		(pt 192 32)
		(output)
		(text "scanouta[(WIDTH_A) - (1)..0]" (rect -288 0 -143 12)(font "Arial" ))
		(text "scanouta[]" (rect 120 24 180 38)(font "Arial" (font_size 8)))
		(line (pt 192 32)(pt 176 32)(line_width 3))
	)
	(port
		(pt 192 72)
		(output)
		(text "scanoutb[(WIDTH_B) - (1)..0]" (rect -288 0 -143 12)(font "Arial" ))
		(text "scanoutb[]" (rect 120 64 180 78)(font "Arial" (font_size 8)))
		(line (pt 192 72)(pt 176 72)(line_width 3))
	)
	(port
		(pt 192 144)
		(output)
		(text "overflow" (rect 142 136 193 150)(font "Arial" (font_size 8)))
		(text "overflow" (rect 142 136 193 150)(font "Arial" (font_size 8)))
		(line (pt 192 144)(pt 176 144)(line_width 1))
	)
	(port
		(pt 192 168)
		(output)
		(text "chainout_sat_overflow" (rect 142 160 274 174)(font "Arial" (font_size 8)))
		(text "chainout_sat_overflow" (rect 62 160 194 174)(font "Arial" (font_size 8)))
		(line (pt 192 168)(pt 176 168)(line_width 1))
	)
	(parameter
		"NUMBER_OF_MULTIPLIERS"
		""
		"The number of multipliers to be added together."
	)
	(parameter
		"WIDTH_A"
		""
		"The width of the A input to each multiplier."
	)
	(parameter
		"WIDTH_B"
		""
		"The width of the B input to each multiplier."
	)
	(parameter
		"WIDTH_RESULT"
		""
		"The width of the 'result' port."
	)
	(parameter
		"INPUT_REGISTER_A0"
		"\"UNREGISTERED\""
		"The clock port for the A input register to multiplier 0."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_A0"
		"\"ACLR0\""
		"The asynchronous clear port for the A input register to multiplier 0."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_A0"
		"\"DATAA\""
		"The source of the A inputs to multiplier 0."
		"\"DATAA\"" "\"SCANA\"" 
	)
	(parameter
		"INPUT_REGISTER_A1"
		"\"UNREGISTERED\""
		"The clock port for the A input register to multiplier 1."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_A1"
		"\"ACLR0\""
		"The asynchronous clear port for the A input register to multiplier 1."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_A1"
		"\"DATAA\""
		"The source of the A inputs to multiplier 1."
		"\"DATAA\"" "\"SCANA\"" 
	)
	(parameter
		"INPUT_REGISTER_A2"
		"\"UNREGISTERED\""
		"The clock port for the A input register to multiplier 2."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_A2"
		"\"ACLR0\""
		"The asynchronous clear port for the A input register to multiplier 2."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_A2"
		"\"DATAA\""
		"The source of the A inputs to multiplier 2."
		"\"DATAA\"" "\"SCANA\"" 
	)
	(parameter
		"INPUT_REGISTER_A3"
		"\"UNREGISTERED\""
		"The clock port for the A input register to multiplier 3."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_A3"
		"\"ACLR0\""
		"The asynchronous clear port for the A input register to multiplier 3."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_A3"
		"\"DATAA\""
		"The source of the A inputs to multiplier 3."
		"\"DATAA\"" "\"SCANA\"" 
	)
	(parameter
		"REPRESENTATION_A"
		"\"UNSIGNED\""
		"The representation of the A inputs."
		"\"UNSIGNED\"" "\"SIGNED\"" 
	)
	(parameter
		"SIGNED_REGISTER_A"
		"\"UNREGISTERED\""
		"The clock port for the 'signa' input register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"SIGNED_ACLR_A"
		"\"ACLR0\""
		"The asynchronous clear port for the 'signa' input register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"SIGNED_PIPELINE_REGISTER_A"
		"\"CLOCK0\""
		"The clock port for the 'signa' pipeline register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"SIGNED_PIPELINE_ACLR_A"
		"\"ACLR0\""
		"The asynchronous clear port for the 'signa' pipeline register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_REGISTER_B0"
		"\"UNREGISTERED\""
		"The clock port for the B input register to multiplier 0."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_B0"
		"\"ACLR0\""
		"The asynchronous clear port for the B input register to multiplier 0."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_B0"
		"\"DATAB\""
		"The source of the B inputs to multiplier 0."
		"\"DATAB\"" "\"SCANB\"" 
	)
	(parameter
		"INPUT_REGISTER_B1"
		"\"UNREGISTERED\""
		"The clock port for the B input register to multiplier 1."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_B1"
		"\"ACLR0\""
		"The asynchronous clear port for the B input register to multiplier 1."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_B1"
		"\"DATAB\""
		"The source of the B inputs to multiplier 1."
		"\"DATAB\"" "\"SCANB\"" 
	)
	(parameter
		"INPUT_REGISTER_B2"
		"\"UNREGISTERED\""
		"The clock port for the B input register to multiplier 2."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_B2"
		"\"ACLR0\""
		"The asynchronous clear port for the B input register to multiplier 2."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_B2"
		"\"DATAB\""
		"The source of the B inputs to multiplier 2."
		"\"DATAB\"" "\"SCANB\"" 
	)
	(parameter
		"INPUT_REGISTER_B3"
		"\"UNREGISTERED\""
		"The clock port for the B input register to multiplier 3."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"INPUT_ACLR_B3"
		"\"ACLR0\""
		"The asynchronous clear port for the B input register to multiplier 3."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"INPUT_SOURCE_B3"
		"\"DATAB\""
		"The source of the B inputs to multiplier 3."
		"\"DATAB\"" "\"SCANB\"" 
	)
	(parameter
		"REPRESENTATION_B"
		"\"UNSIGNED\""
		"The representation of the B inputs."
		"\"UNSIGNED\"" "\"SIGNED\"" 
	)
	(parameter
		"SIGNED_REGISTER_B"
		"\"UNREGISTERED\""
		"The clock port for the 'signb' input register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"SIGNED_ACLR_B"
		"\"ACLR0\""
		"The asynchronous clear port for the 'signb' input register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"SIGNED_PIPELINE_REGISTER_B"
		"\"UNREGISTERED\""
		"The clock port for the 'signb' pipeline register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"SIGNED_PIPELINE_ACLR_B"
		"\"ACLR0\""
		"The asynchronous clear port for the 'signb' pipeline register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"MULTIPLIER_REGISTER0"
		"\"UNREGISTERED\""
		"The clock port for the multiplier 0 output register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"MULTIPLIER_ACLR0"
		"\"ACLR0\""
		"The asynchronous clear port for the multiplier 0 output register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"MULTIPLIER_REGISTER1"
		"\"UNREGISTERED\""
		"The clock port for the multiplier 1 output register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"MULTIPLIER_ACLR1"
		"\"ACLR0\""
		"The asynchronous clear port for the multiplier 1 output register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"MULTIPLIER1_DIRECTION"
		"\"ADD\""
		"Specifies whether the output of multiplier 1 should be added or subtracted from the total."
		"\"ADD\"" "\"SUB\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_REGISTER1"
		"\"UNREGISTERED\""
		"The clock port for the 'addnsub1' input register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_ACLR1"
		"\"ACLR0\""
		"The asynchronous clear port for the 'addnsub1' input register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1"
		"\"UNREGISTERED\""
		"The clock port for the 'addnsub' pipeline register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_PIPELINE_ACLR1"
		"\"ACLR0\""
		"The asynchronous clear port for the 'addnsub' pipeline register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"MULTIPLIER_REGISTER2"
		"\"UNREGISTERED\""
		"The clock port for the multiplier 2 output register"
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"MULTIPLIER_ACLR2"
		"\"ACLR0\""
		"The asynchronous clear port for the multiplier 2 output register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"MULTIPLIER_REGISTER3"
		"\"UNREGISTERED\""
		"The clock port for the multiplier 3 output register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"MULTIPLIER_ACLR3"
		"\"ACLR0\""
		"The asynchronous clear port for the multiplier 3 output register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"MULTIPLIER3_DIRECTION"
		"\"ADD\""
		"Specifies whether the output of multiplier 3 should be added or subtracted from the total."
		"\"ADD\"" "\"SUB\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_REGISTER3"
		"\"UNREGISTERED\""
		"The clock port for the 'addnsub3' input register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_ACLR3"
		"\"ACLR0\""
		"The asynchronous clear port for the 'addnsub3' input register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3"
		"\"UNREGISTERED\""
		"The clock port for the 'addnsub3' pipeline_register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"ADDNSUB_MULTIPLIER_PIPELINE_ACLR3"
		"\"ACLR0\""
		"The asynchronous clear port for the 'addnsub3' pipeline register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"OUTPUT_REGISTER"
		"\"UNREGISTERED\""
		"The clock port for the output register."
		"\"CLOCK0\"" "\"CLOCK1\"" "\"CLOCK2\"" "\"CLOCK3\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"OUTPUT_ACLR"
		"\"ACLR0\""
		"The asynchronous clear port for the output register."
		"\"ACLR0\"" "\"ACLR1\"" "\"ACLR2\"" "\"ACLR3\"" 
	)
	(parameter
		"CHAINOUT_ACLR"
		""
		"The number of multipliers to be added together."
	)
	(parameter
		"OUTPUT_ROUNDING"
		""
		""
	)
	(parameter
		"OUTPUT_ROUND_TYPE"
		""
		""
	)
	(parameter
		"ROUND_FRACTION_WIDTH"
		""
		""
	)
	(parameter
		"OUTPUT_ROUND_REGISTER"
		""
		""
	)
	(parameter
		"OUTPUT_ROUND_ACLR"
		""
		""
	)
	(parameter
		"OUTPUT_ROUND_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"OUTPUT_ROUND_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"OUTPUT_SATURATION"
		""
		""
	)
	(parameter
		"OUTPUT_SATURATE_TYPE"
		""
		""
	)
	(parameter
		"SATURATE_FRACTION_WIDTH"
		""
		""
	)
	(parameter
		"OUTPUT_SATURATE_REGISTER"
		""
		""
	)
	(parameter
		"OUTPUT_SATURATE_ACLR"
		""
		""
	)
	(parameter
		"OUTPUT_SATURATE_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"OUTPUT_SATURATE_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"CHAINOUT_ROUNDING"
		""
		""
	)
	(parameter
		"CHAINOUT_ROUND_REGISTER"
		""
		""
	)
	(parameter
		"CHAINOUT_ROUND_ACLR"
		""
		""
	)
	(parameter
		"CHAINOUT_ROUND_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"CHAINOUT_ROUND_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"CHAINOUT_ROUND_OUTPUT_REGISTER"
		""
		""
	)
	(parameter
		"CHAINOUT_ROUND_OUTPUT_ACLR"
		""
		""
	)
	(parameter
		"CHAINOUT_SATURATION"
		""
		""
	)
	(parameter
		"CHAINOUT_SATURATE_REGISTER"
		""
		""
	)
	(parameter
		"CHAINOUT_SATURATE_ACLR"
		""
		""
	)
	(parameter
		"CHAINOUT_SATURATE_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"CHAINOUT_SATURATE_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"CHAINOUT_SATURATE_OUTPUT_REGISTER"
		""
		""
	)
	(parameter
		"CHAINOUT_SATURATE_OUTPUT_ACLR"
		""
		""
	)
	(parameter
		"CHAINOUT_ADDER"
		""
		""
	)
	(parameter
		"ACCUMULATOR"
		""
		""
	)
	(parameter
		"ZERO_CHAINOUT_OUTPUT_REGISTER"
		""
		""
	)
	(parameter
		"ZERO_CHAINOUT_OUTPUT_ACLR"
		""
		""
	)
	(parameter
		"ZERO_LOOPBACK_REGISTER"
		""
		""
	)
	(parameter
		"ZERO_LOOPBACK_ACLR"
		""
		""
	)
	(parameter
		"ZERO_LOOPBACK_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"ZERO_LOOPBACK_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"ZERO_LOOPBACK_OUTPUT_REGISTER"
		""
		""
	)
	(parameter
		"ZERO_LOOPBACK_OUTPUT_ACLR"
		""
		""
	)
	(parameter
		"ACCUM_SLOAD_REGISTER"
		""
		""
	)
	(parameter
		"ACCUM_SLOAD_ACLR"
		""
		""
	)
	(parameter
		"ACCUM_SLOAD_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"ACCUM_SLOAD_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"SHIFT_MODE"
		""
		""
	)
	(parameter
		"ROTATE_REGISTER"
		""
		""
	)
	(parameter
		"ROTATE_ACLR"
		""
		""
	)
	(parameter
		"ROTATE_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"ROTATE_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"ROTATE_OUTPUT_REGISTER"
		""
		""
	)
	(parameter
		"ROTATE_OUTPUT_ACLR"
		""
		""
	)
	(parameter
		"SHIFT_RIGHT_REGISTER"
		""
		""
	)
	(parameter
		"SHIFT_RIGHT_ACLR"
		""
		""
	)
	(parameter
		"SHIFT_RIGHT_PIPELINE_REGISTER"
		""
		""
	)
	(parameter
		"SHIFT_RIGHT_PIPELINE_ACLR"
		""
		""
	)
	(parameter
		"SHIFT_RIGHT_OUTPUT_REGISTER"
		""
		""
	)
	(parameter
		"SHIFT_RIGHT_OUTPUT_ACLR"
		""
		""
	)
	(parameter
		"PORT_OUTPUT_IS_OVERFLOW"
		""
		""
	)
	(parameter
		"PORT_CHAINOUT_SAT_IS_OVERFLOW"
		""
		""
	)
	(drawing
		(rectangle (rect 16 24 176 472)(line_width 1))
	)
	(annotation_block (parameter)(rect 256 -1576 568 64))
)
