

================================================================
== Vivado HLS Report for 'ih_loop_proc'
================================================================
* Date:           Tue Dec 18 11:03:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176097|  176097|  176097|  176097|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+----------+
        |                                  |                       |   Latency   |   Interval  | Pipeline |
        |             Instance             |         Module        |  min |  max |  min |  max |   Type   |
        +----------------------------------+-----------------------+------+------+------+------+----------+
        |grp_dataflow_in_loop_ih_s_fu_104  |dataflow_in_loop_ih_s  |  5501|  5501|  5496|  5496| dataflow |
        +----------------------------------+-----------------------+------+------+------+------+----------+

        * Loop: 
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |           |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+--------+--------+----------+-----------+-----------+------+----------+
        |- ih_loop  |  176096|  176096|      5503|          -|          -|    32|    no    |
        +-----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3_i_i)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: empty (35)  [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([784 x float]* %inputData, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

ST_1: StgValue_5 (36)  [1/1] 1.59ns
newFuncRoot:1  br label %0


 <State 2>: 3.88ns
ST_2: o_0_i_i (38)  [1/1] 0.00ns
:0  %o_0_i_i = phi i6 [ 0, %newFuncRoot ], [ %o, %codeRepl ]

ST_2: exitcond3_i_i (39)  [1/1] 3.88ns  loc: nn_hls/src/digitRecognizer.cpp:9
:1  %exitcond3_i_i = icmp eq i6 %o_0_i_i, -32

ST_2: empty_6 (40)  [1/1] 0.00ns
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_2: o (41)  [1/1] 2.31ns  loc: nn_hls/src/digitRecognizer.cpp:9
:3  %o = add i6 %o_0_i_i, 1

ST_2: StgValue_10 (42)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:4  br i1 %exitcond3_i_i, label %.preheader.preheader.exitStub, label %codeRepl

ST_2: StgValue_11 (45)  [2/2] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:1  call fastcc void @dataflow_in_loop_ih_(i6 %o_0_i_i, [784 x float]* %inputData, [32 x float]* %hiddenOut) nounwind

ST_2: StgValue_12 (48)  [1/1] 0.00ns
.preheader.preheader.exitStub:0  ret void


 <State 3>: 0.00ns
ST_3: StgValue_13 (44)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_3: StgValue_14 (45)  [1/2] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:1  call fastcc void @dataflow_in_loop_ih_(i6 %o_0_i_i, [784 x float]* %inputData, [32 x float]* %hiddenOut) nounwind

ST_3: StgValue_15 (46)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
codeRepl:2  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hiddenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inputData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty         (specmemcore      ) [ 0000]
StgValue_5    (br               ) [ 0111]
o_0_i_i       (phi              ) [ 0011]
exitcond3_i_i (icmp             ) [ 0011]
empty_6       (speclooptripcount) [ 0000]
o             (add              ) [ 0111]
StgValue_10   (br               ) [ 0000]
StgValue_12   (ret              ) [ 0000]
StgValue_13   (specloopname     ) [ 0000]
StgValue_14   (call             ) [ 0000]
StgValue_15   (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hiddenOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hiddenOut"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputData"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputToHiddenWeights_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputToHiddenWeights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputToHiddenWeights_34">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputToHiddenWeights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputToHiddenWeights_55">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputToHiddenWeights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputToHiddenWeights_58">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inputToHiddenWeights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inputToHiddenWeights_61">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inputToHiddenWeights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inputToHiddenWeights_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inputToHiddenWeights_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="inputToHiddenWeights_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="inputToHiddenWeights_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="inputToHiddenWeights_18">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inputToHiddenWeights_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="inputToHiddenWeights_25">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="inputToHiddenWeights_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="inputToHiddenWeights_30">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="inputToHiddenWeights_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="inputToHiddenWeights_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="inputToHiddenWeights_37">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="inputToHiddenWeights_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="inputToHiddenWeights_40">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="inputToHiddenWeights_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="inputToHiddenWeights_43">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="inputToHiddenWeights_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="inputToHiddenWeights_46">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="inputToHiddenWeights_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="inputToHiddenWeights_49">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="inputToHiddenWeights_52">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="inputToHiddenWeights_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_ih_"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1005" name="o_0_i_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="1"/>
<pin id="94" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="o_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="o_0_i_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_0_i_i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_dataflow_in_loop_ih_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="32" slack="0"/>
<pin id="113" dir="0" index="8" bw="32" slack="0"/>
<pin id="114" dir="0" index="9" bw="32" slack="0"/>
<pin id="115" dir="0" index="10" bw="32" slack="0"/>
<pin id="116" dir="0" index="11" bw="32" slack="0"/>
<pin id="117" dir="0" index="12" bw="32" slack="0"/>
<pin id="118" dir="0" index="13" bw="32" slack="0"/>
<pin id="119" dir="0" index="14" bw="32" slack="0"/>
<pin id="120" dir="0" index="15" bw="32" slack="0"/>
<pin id="121" dir="0" index="16" bw="32" slack="0"/>
<pin id="122" dir="0" index="17" bw="32" slack="0"/>
<pin id="123" dir="0" index="18" bw="32" slack="0"/>
<pin id="124" dir="0" index="19" bw="32" slack="0"/>
<pin id="125" dir="0" index="20" bw="32" slack="0"/>
<pin id="126" dir="0" index="21" bw="32" slack="0"/>
<pin id="127" dir="0" index="22" bw="32" slack="0"/>
<pin id="128" dir="0" index="23" bw="32" slack="0"/>
<pin id="129" dir="0" index="24" bw="32" slack="0"/>
<pin id="130" dir="0" index="25" bw="32" slack="0"/>
<pin id="131" dir="0" index="26" bw="32" slack="0"/>
<pin id="132" dir="0" index="27" bw="32" slack="0"/>
<pin id="133" dir="0" index="28" bw="32" slack="0"/>
<pin id="134" dir="0" index="29" bw="32" slack="0"/>
<pin id="135" dir="0" index="30" bw="32" slack="0"/>
<pin id="136" dir="0" index="31" bw="32" slack="0"/>
<pin id="137" dir="0" index="32" bw="32" slack="0"/>
<pin id="138" dir="0" index="33" bw="32" slack="0"/>
<pin id="139" dir="0" index="34" bw="32" slack="0"/>
<pin id="140" dir="0" index="35" bw="32" slack="0"/>
<pin id="141" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="exitcond3_i_i_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i_i/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="o_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="o_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="76" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="142"><net_src comp="86" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="143"><net_src comp="96" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="104" pin=12"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="104" pin=13"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="104" pin=14"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="104" pin=15"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="104" pin=16"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="104" pin=17"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="104" pin=18"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="104" pin=19"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="104" pin=20"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="104" pin=21"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="104" pin=22"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="104" pin=23"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="104" pin=24"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="104" pin=25"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="104" pin=26"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="104" pin=27"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="104" pin=28"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="104" pin=29"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="104" pin=30"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="104" pin=31"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="104" pin=32"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="104" pin=33"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="104" pin=34"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="104" pin=35"/></net>

<net id="182"><net_src comp="96" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="96" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="84" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hiddenOut | {2 3 }
 - Input state : 
	Port: ih_loop_proc : inputData | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_2 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_1 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_34 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_3 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_55 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_5 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_58 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_7 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_61 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_9 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_6 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_11 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_12 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_13 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_18 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_15 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_25 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_17 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_30 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_19 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_20 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_37 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_22 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_40 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_24 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_43 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_26 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_46 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_28 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_49 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_52 | {2 3 }
	Port: ih_loop_proc : inputToHiddenWeights_31 | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond3_i_i : 1
		o : 1
		StgValue_10 : 2
		StgValue_11 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_ih_s_fu_104 |    5    |  53.992 |   1942  |   2601  |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |             o_fu_184             |    0    |    0    |    23   |    11   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |       exitcond3_i_i_fu_178       |    0    |    0    |    0    |    3    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    5    |  53.992 |   1965  |   2615  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|o_0_i_i_reg_92|    6   |
|   o_reg_193  |    6   |
+--------------+--------+
|     Total    |   12   |
+--------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| o_0_i_i_reg_92 |  p0  |   2  |   6  |   12   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   12   ||  1.588  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |   53   |  1965  |  2615  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   12   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   55   |  1977  |  2624  |
+-----------+--------+--------+--------+--------+
