# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:25:53 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(1): near "ibrary": syntax error
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(1): VHDL Compiler exiting
# End time: 17:25:53 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:26:04 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(30): near "signal": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(33): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(83): near "outputData": (vcom-1576) expecting => or '|' or '!'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(89): VHDL Compiler exiting
# End time: 17:26:04 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:27:31 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(30): near "signal": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(33): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(83): near "outputData": (vcom-1576) expecting => or '|' or '!'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(89): VHDL Compiler exiting
# End time: 17:27:31 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:27:38 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(30): near "signal": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(33): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(83): near "outputData": (vcom-1576) expecting => or '|' or '!'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(89): VHDL Compiler exiting
# End time: 17:27:39 on Nov 02,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:28:40 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(30): near "signal": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(33): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(83): near "outputData": (vcom-1576) expecting => or '|' or '!'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(89): VHDL Compiler exiting
# End time: 17:28:40 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:28:57 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(35): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(85): near "outputData": (vcom-1576) expecting => or '|' or '!'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(91): VHDL Compiler exiting
# End time: 17:28:57 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:29:23 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(35): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(85): near "outputData": (vcom-1576) expecting => or '|' or '!'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(91): VHDL Compiler exiting
# End time: 17:29:23 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:31:19 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(35): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(85): near "outputData": (vcom-1576) expecting => or '|' or '!'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(91): VHDL Compiler exiting
# End time: 17:31:19 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:36:44 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(35): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(152): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(152): VHDL Compiler exiting
# End time: 17:36:45 on Nov 02,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:39:34 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(34): Illegal target for signal assignment.
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(34): (vcom-1136) Unknown identifier "intput".
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(37): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(154): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(154): VHDL Compiler exiting
# End time: 17:39:34 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:39:52 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(37): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(154): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(154): VHDL Compiler exiting
# End time: 17:39:52 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:40:36 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(37): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(153): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(153): VHDL Compiler exiting
# End time: 17:40:36 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:42:46 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(37): near "case": syntax error
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(159): near "process": (vcom-1576) expecting ';'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(159): VHDL Compiler exiting
# End time: 17:42:46 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:46:15 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(163): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(170): Labels do not match: 'dataflow' and 'controlLogic'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(170): VHDL Compiler exiting
# End time: 17:46:16 on Nov 02,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:47:22 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(170): Labels do not match: 'dataflow' and 'controlLogic'.
# ** Note: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(170): VHDL Compiler exiting
# End time: 17:47:22 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:47:39 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:47:39 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 17:55:40 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlLogic
# -- Compiling architecture dataflow of controlLogic
# ** Warning: /home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd(161): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:55:40 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
