AArch64 WW+FF+WR+dmb.sy+ctrlisb+po
"DMB.SYdWW Iffe DpCtrlIsbdR Fife PodWR Fre"
Cycle=Fre DMB.SYdWW Iffe DpCtrlIsbdR Fife PodWR
Relax=Iffe Fife
Safe=Fre PodWR DMB.SYdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fif Fr
Orig=DMB.SYdWW Iffe DpCtrlIsbdR Fife PodWR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
2:X0=0x14000001; 2:X1=P1:Lself03; 2:X3=x;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | Lself02:     | STR W0,[X1] ;
 DMB SY      | B L00        | LDR W2,[X3] ;
 STR W2,[X3] | MOV W0,#2    |             ;
             | B L01        |             ;
             | L00:         |             ;
             | MOV W0,#1    |             ;
             | L01:         |             ;
             | CBNZ W0,LC02 |             ;
             | LC02:        |             ;
             | ISB          |             ;
             | Lself03:     |             ;
             | B L03        |             ;
             | MOV W1,#2    |             ;
             | B L04        |             ;
             | L03:         |             ;
             | MOV W1,#1    |             ;
             | L04:         |             ;
exists
(1:X0=0x2 /\ 1:X1=0x1 /\ 2:X2=0x0)
