
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    48251500                       # Number of ticks simulated
final_tick                                   48251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149988                       # Simulator instruction rate (inst/s)
host_op_rate                                   156872                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21004198                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736548                       # Number of bytes of host memory used
host_seconds                                     2.30                       # Real time elapsed on the host
sim_insts                                      344551                       # Number of instructions simulated
sim_ops                                        360369                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         32000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         13504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              64704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        32000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1011                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        663191818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        279866947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         27854056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          6631918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          6631918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1326384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          2652767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          7958302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1326384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5305535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          2652767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          6631918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     265276727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1340973856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    663191818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     27854056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      6631918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1326384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      2652767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      7958302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1326384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      2652767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        713594396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       663191818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       279866947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        27854056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         6631918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         6631918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1326384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         2652767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         7958302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1326384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5305535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         2652767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         6631918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    265276727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340973856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  64768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   64768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      48212500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.235088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.292503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.871540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          149     52.28%     52.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           59     20.70%     72.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      8.77%     81.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      3.16%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      3.51%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.46%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.75%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.70%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      6.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          285                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     20277281                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                39252281                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20036.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38786.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1342.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1342.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      723                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      47640.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1912680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1043625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6567600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31426380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               619500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               44621145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            949.840775                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       872250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44559000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   127875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1131000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26477640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4960500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35982735                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            765.956788                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      8099750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37331500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  8842                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            6414                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1323                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               3311                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  2542                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.774388                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   866                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                336                       # Number of system calls
system.cpu00.numCycles                          96504                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            14618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        51095                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      8842                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             3408                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       40030                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2759                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                425                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          545                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                   16267                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 350                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            57106                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.066438                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.268036                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  29129     51.01%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  10064     17.62%     68.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   2903      5.08%     73.72% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  15010     26.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              57106                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.091623                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.529460                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  13186                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               18747                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   23109                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                1008                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1056                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                960                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 345                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                50449                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                4714                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1056                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16839                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3204                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         9956                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   20451                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                5600                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                46709                       # Number of instructions processed by rename
system.cpu00.rename.SquashedInsts                1690                       # Number of squashed instructions processed by rename
system.cpu00.rename.ROBFullEvents                  72                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                   10                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                   11                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 5031                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             51158                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              223434                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          61759                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               39520                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  11638                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              125                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          123                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    2390                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               6606                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              8011                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             233                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            115                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    44776                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               258                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   41632                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             443                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          8943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        22024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        57106                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.729030                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.059933                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             35357     61.91%     61.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              7941     13.91%     75.82% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              8209     14.38%     90.20% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              5126      8.98%     99.17% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4               470      0.82%     99.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5                 3      0.01%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         57106                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  2527     31.19%     31.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                   25      0.31%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     31.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 1923     23.73%     55.23% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                3628     44.77%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               26535     63.74%     63.74% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               1355      3.25%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.99% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     67.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     67.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               6237     14.98%     81.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              7502     18.02%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                41632                       # Type of FU issued
system.cpu00.iq.rate                         0.431402                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                      8103                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.194634                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           148839                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           53965                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        39424                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                77                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                49686                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    49                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             63                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1891                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          974                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          187                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1056                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   592                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 291                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             45048                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                6606                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               8011                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              121                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 290                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           81                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          985                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1066                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               40051                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                5705                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1581                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          14                       # number of nop insts executed
system.cpu00.iew.exec_refs                      13018                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   5313                       # Number of branches executed
system.cpu00.iew.exec_stores                     7313                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.415019                       # Inst execution rate
system.cpu00.iew.wb_sent                        39613                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       39452                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   19752                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   37348                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.408812                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.528864                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          7301                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1000                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        55579                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.649364                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.380209                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        39643     71.33%     71.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         7495     13.49%     84.81% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         3736      6.72%     91.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1883      3.39%     94.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          875      1.57%     96.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          622      1.12%     97.62% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          800      1.44%     99.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          135      0.24%     99.30% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          390      0.70%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        55579                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              30237                       # Number of instructions committed
system.cpu00.commit.committedOps                36091                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        11752                       # Number of memory references committed
system.cpu00.commit.loads                        4715                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                     4735                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   31968                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                345                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          23015     63.77%     63.77% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          1321      3.66%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     67.43% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     67.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     67.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.44% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.44% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          4715     13.06%     80.50% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         7037     19.50%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           36091                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 390                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                      98008                       # The number of ROB reads
system.cpu00.rob.rob_writes                     88314                       # The number of ROB writes
system.cpu00.timesIdled                           403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         39398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     30237                       # Number of Instructions Simulated
system.cpu00.committedOps                       36091                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.191586                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.191586                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.313324                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.313324                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  50951                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 23926                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  136036                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  19122                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 14468                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              40                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         200.495993                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             10243                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             394                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           25.997462                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   200.495993                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.195797                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.195797                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.345703                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           25435                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          25435                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         5259                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          5259                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         5118                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         5118                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            2                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        10377                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          10377                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        10379                       # number of overall hits
system.cpu00.dcache.overall_hits::total         10379                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          239                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          239                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         1767                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1767                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2006                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2006                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2006                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2006                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     13798476                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     13798476                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data     49912011                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total     49912011                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       164000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       164000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        34001                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data     63710487                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total     63710487                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data     63710487                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total     63710487                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         5498                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         5498                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         6885                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6885                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        12383                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        12383                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        12385                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        12385                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.043470                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.043470                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.256645                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.256645                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.161996                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.161996                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.161970                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.161970                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 57734.209205                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 57734.209205                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 28246.752122                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 28246.752122                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        41000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        41000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 11333.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 11333.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 31759.963609                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 31759.963609                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 31759.963609                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 31759.963609                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets         3432                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets           163                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    14.571429                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    21.055215                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu00.dcache.writebacks::total              24                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           78                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         1477                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         1477                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         1555                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         1555                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         1555                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         1555                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          290                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          290                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          451                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          451                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      9408766                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      9408766                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     11532244                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     11532244                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        29499                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        29499                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     20941010                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     20941010                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     20941010                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     20941010                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.029283                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.029283                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.042121                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.042121                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.036421                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.036421                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.036415                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.036415                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 58439.540373                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 58439.540373                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 39766.358621                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 39766.358621                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        39250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        39250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         9833                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         9833                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 46432.394678                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 46432.394678                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 46432.394678                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 46432.394678                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             239                       # number of replacements
system.cpu00.icache.tags.tagsinuse         243.898804                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             15506                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             618                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           25.090615                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   243.898804                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.476365                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.476365                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           33144                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          33144                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        15506                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         15506                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        15506                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          15506                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        15506                       # number of overall hits
system.cpu00.icache.overall_hits::total         15506                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          757                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          757                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          757                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          757                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          757                       # number of overall misses
system.cpu00.icache.overall_misses::total          757                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     43595731                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     43595731                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     43595731                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     43595731                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     43595731                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     43595731                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        16263                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        16263                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        16263                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        16263                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        16263                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        16263                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.046547                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.046547                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.046547                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.046547                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.046547                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.046547                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 57590.133421                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 57590.133421                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 57590.133421                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 57590.133421                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 57590.133421                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 57590.133421                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs        14593                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs             171                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    85.339181                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          137                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          137                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          137                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          620                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          620                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          620                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          620                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          620                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          620                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     36786996                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     36786996                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     36786996                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     36786996                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     36786996                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     36786996                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.038123                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.038123                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.038123                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.038123                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.038123                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.038123                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 59333.864516                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 59333.864516                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 59333.864516                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 59333.864516                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 59333.864516                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 59333.864516                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  6362                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            5899                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             179                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               3246                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3150                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           97.042514                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   184                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          20462                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             1052                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        29883                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      6362                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             3334                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       15729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   415                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles           62                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    7940                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            17106                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.860166                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.132175                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   1808     10.57%     10.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   6902     40.35%     50.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    270      1.58%     52.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8126     47.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              17106                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.310918                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.460414                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   1338                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                1373                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   14039                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                 175                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  181                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                183                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                29365                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 777                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  181                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   1942                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   109                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1095                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   13590                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                 189                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                28632                       # Number of instructions processed by rename
system.cpu01.rename.SquashedInsts                 256                       # Number of squashed instructions processed by rename
system.cpu01.rename.ROBFullEvents                 136                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenamedOperands             47682                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              139139                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          39611                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               45701                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   1978                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                     465                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               4642                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores               790                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             212                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            126                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    28265                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   27843                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              70                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          1538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         3939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        17106                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.627675                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.051207                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              3437     20.09%     20.09% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              3413     19.95%     40.04% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              6435     37.62%     77.66% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              3724     21.77%     99.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4                97      0.57%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         17106                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  3337     68.82%     68.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                   27      0.56%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     69.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  927     19.12%     88.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 558     11.51%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               21757     78.14%     78.14% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                771      2.77%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.91% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               4615     16.58%     97.49% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               700      2.51%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                27843                       # Type of FU issued
system.cpu01.iq.rate                         1.360717                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4849                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.174155                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            77710                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           29883                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        27373                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                32692                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          386                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          203                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  181                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                    56                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             28346                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                4642                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts                790                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           42                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                160                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               27549                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                4493                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             293                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       5160                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   5730                       # Number of branches executed
system.cpu01.iew.exec_stores                      667                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.346349                       # Inst execution rate
system.cpu01.iew.wb_sent                        27406                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       27373                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   19201                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   31668                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.337748                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.606322                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          1199                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             153                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        16869                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.589009                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.887448                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         4450     26.38%     26.38% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         8426     49.95%     76.33% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          617      3.66%     79.99% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          425      2.52%     82.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4           78      0.46%     82.97% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2297     13.62%     96.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          227      1.35%     97.93% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7           81      0.48%     98.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8          268      1.59%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        16869                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              25971                       # Number of instructions committed
system.cpu01.commit.committedOps                26805                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         4843                       # Number of memory references committed
system.cpu01.commit.loads                        4256                       # Number of loads committed
system.cpu01.commit.membars                        35                       # Number of memory barriers committed
system.cpu01.commit.branches                     5658                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   21290                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 89                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          21191     79.06%     79.06% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           771      2.88%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          4256     15.88%     97.81% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          587      2.19%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           26805                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                 268                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      44280                       # The number of ROB reads
system.cpu01.rob.rob_writes                     56259                       # The number of ROB writes
system.cpu01.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      76041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     25971                       # Number of Instructions Simulated
system.cpu01.committedOps                       26805                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.787879                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.787879                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.269231                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.269231                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  37909                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 13667                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                   95718                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  32741                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  5888                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           8.380756                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              4886                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           78.806452                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     8.380756                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.008184                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.008184                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           10165                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          10165                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         4337                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4337                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          549                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          549                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            1                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data         4886                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           4886                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         4887                       # number of overall hits
system.cpu01.dcache.overall_hits::total          4887                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          115                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           10                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          140                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          140                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          141                       # number of overall misses
system.cpu01.dcache.overall_misses::total          141                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      2054728                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      2054728                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      1494750                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      1494750                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        45499                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        45499                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      3549478                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      3549478                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      3549478                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      3549478                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         4452                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4452                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          574                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          574                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         5026                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         5026                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         5028                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         5028                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.025831                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.025831                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.043554                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.043554                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.027855                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027855                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.028043                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.028043                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 17867.200000                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 17867.200000                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data        59790                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total        59790                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  4549.900000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  4549.900000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         4000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 25353.414286                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 25353.414286                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 25173.602837                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 25173.602837                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          184                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          184                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           52                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           67                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           67                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           63                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           73                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           74                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data       779014                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total       779014                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       508500                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       508500                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        29501                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        29501                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      1287514                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      1287514                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      1290014                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      1290014                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.014151                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.014151                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.017422                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.017422                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.014524                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.014524                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.014718                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.014718                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 12365.301587                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 12365.301587                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data        50850                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total        50850                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         2500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  2950.100000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2950.100000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         2500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 17637.178082                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 17637.178082                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 17432.621622                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 17432.621622                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           8.136555                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              7882                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          154.549020                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     8.136555                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.015892                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.015892                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           15931                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          15931                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         7882                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          7882                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         7882                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           7882                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         7882                       # number of overall hits
system.cpu01.icache.overall_hits::total          7882                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           58                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           58                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           58                       # number of overall misses
system.cpu01.icache.overall_misses::total           58                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      4049446                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      4049446                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      4049446                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      4049446                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      4049446                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      4049446                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         7940                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         7940                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         7940                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         7940                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         7940                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         7940                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.007305                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.007305                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.007305                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.007305                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.007305                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.007305                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 69818.034483                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 69818.034483                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 69818.034483                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 69818.034483                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 69818.034483                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 69818.034483                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs         1587                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs   105.800000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst            7                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst            7                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst            7                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3544038                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3544038                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3544038                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3544038                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3544038                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3544038                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.006423                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.006423                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.006423                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.006423                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.006423                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.006423                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 69490.941176                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 69490.941176                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 69490.941176                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 69490.941176                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 69490.941176                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 69490.941176                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  6214                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            5752                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             179                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               3171                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3073                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.909492                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   179                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          19846                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles              982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        29319                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      6214                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3252                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       15756                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   413                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          268                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    7791                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  26                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            17239                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.812344                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.156255                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   2227     12.92%     12.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   6763     39.23%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    267      1.55%     53.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   7982     46.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              17239                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.313111                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.477325                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   1167                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                1979                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   13735                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                 178                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                180                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                28781                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 756                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   1767                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                   475                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1304                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   13293                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                 220                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                28047                       # Number of instructions processed by rename
system.cpu02.rename.SquashedInsts                 264                       # Number of squashed instructions processed by rename
system.cpu02.rename.ROBFullEvents                 136                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.SQFullEvents                   29                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             46591                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              136336                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          38851                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               44616                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   1972                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                     468                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               4558                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores               780                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             203                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    27672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                76                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   27265                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              82                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          1559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         3857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        17239                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.581588                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.073010                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              3874     22.47%     22.47% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3323     19.28%     41.75% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              6278     36.42%     78.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              3670     21.29%     99.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4                94      0.55%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         17239                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  3280     68.99%     68.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                   26      0.55%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     69.54% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  904     19.02%     88.56% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 544     11.44%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               21278     78.04%     78.04% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                771      2.83%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.87% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               4530     16.61%     97.48% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               686      2.52%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                27265                       # Type of FU issued
system.cpu02.iq.rate                         1.373828                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4754                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.174363                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            76604                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           29310                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        26792                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                32019                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          390                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          210                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             27751                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                4558                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts                780                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           41                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                161                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               26969                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                4416                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             295                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       5067                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   5591                       # Number of branches executed
system.cpu02.iew.exec_stores                      651                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.358914                       # Inst execution rate
system.cpu02.iew.wb_sent                        26826                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       26792                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   18782                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   30975                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.349995                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.606360                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          1231                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             153                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        16993                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.541164                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.877101                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         4849     28.54%     28.54% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         8233     48.45%     76.98% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          610      3.59%     80.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          426      2.51%     83.08% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           94      0.55%     83.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2212     13.02%     96.65% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          228      1.34%     97.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7           74      0.44%     98.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          267      1.57%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        16993                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              25384                       # Number of instructions committed
system.cpu02.commit.committedOps                26189                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         4738                       # Number of memory references committed
system.cpu02.commit.loads                        4168                       # Number of loads committed
system.cpu02.commit.membars                        34                       # Number of memory barriers committed
system.cpu02.commit.branches                     5514                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   20813                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 86                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          20680     78.96%     78.96% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           771      2.94%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.91% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4168     15.92%     97.82% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          570      2.18%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           26189                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 267                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      43834                       # The number of ROB reads
system.cpu02.rob.rob_writes                     55100                       # The number of ROB writes
system.cpu02.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      76657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     25384                       # Number of Instructions Simulated
system.cpu02.committedOps                       26189                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.781831                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.781831                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.279049                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.279049                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  37130                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 13433                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                   93747                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  31958                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  5792                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           8.468598                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              4790                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           76.031746                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     8.468598                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.008270                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.008270                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            9979                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           9979                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         4258                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4258                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          529                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          529                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            1                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data            1                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         4787                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           4787                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         4788                       # number of overall hits
system.cpu02.dcache.overall_hits::total          4788                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          116                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           27                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            8                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          143                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          143                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          144                       # number of overall misses
system.cpu02.dcache.overall_misses::total          144                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      2509489                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      2509489                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      3040246                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      3040246                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        36500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        36500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data         8000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        11001                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        11001                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data      5549735                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total      5549735                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data      5549735                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total      5549735                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         4374                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4374                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          556                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          556                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         4930                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         4930                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         4932                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         4932                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.026520                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.026520                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.048561                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.048561                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.727273                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.727273                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.029006                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.029006                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.029197                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.029197                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 21633.525862                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 21633.525862                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 112601.703704                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 112601.703704                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  4562.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  4562.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         2000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 38809.335664                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 38809.335664                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 38539.826389                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 38539.826389                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          379                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          379                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           53                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           70                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           70                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           63                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           73                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           74                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data       562508                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total       562508                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data       857502                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total       857502                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        24500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        24500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data         7999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total         7999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      1420010                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      1420010                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      1422510                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      1422510                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.014403                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.014403                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.727273                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.014807                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.014807                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.015004                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.015004                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data  8928.698413                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total  8928.698413                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 85750.200000                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 85750.200000                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  3062.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3062.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         1250                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 19452.191781                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 19452.191781                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 19223.108108                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 19223.108108                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           8.274759                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              7733                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          148.711538                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     8.274759                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.016162                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.016162                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           15634                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          15634                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         7733                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          7733                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         7733                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           7733                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         7733                       # number of overall hits
system.cpu02.icache.overall_hits::total          7733                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           58                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           58                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           58                       # number of overall misses
system.cpu02.icache.overall_misses::total           58                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      2595470                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      2595470                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      2595470                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      2595470                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      2595470                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      2595470                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         7791                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         7791                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         7791                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         7791                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         7791                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         7791                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.007444                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.007444                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.007444                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.007444                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.007444                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.007444                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 44749.482759                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 44749.482759                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 44749.482759                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 44749.482759                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 44749.482759                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 44749.482759                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs         1141                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    95.083333                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst            6                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst            6                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst            6                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2320025                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2320025                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2320025                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2320025                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2320025                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2320025                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006674                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006674                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006674                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006674                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006674                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006674                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 44615.865385                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 44615.865385                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 44615.865385                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 44615.865385                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 44615.865385                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 44615.865385                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  6043                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5577                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             178                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               3099                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  2997                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.708616                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   177                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          19480                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles              880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        28709                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      6043                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3174                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       15925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   411                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          237                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    7650                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17267                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.773267                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.173310                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   2552     14.78%     14.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   6630     38.40%     53.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    266      1.54%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   7819     45.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17267                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.310216                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.473768                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   1071                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                2477                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   13346                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                 193                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                179                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                27983                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 738                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   1681                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   769                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1408                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   12907                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                 322                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                27232                       # Number of instructions processed by rename
system.cpu03.rename.SquashedInsts                 261                       # Number of squashed instructions processed by rename
system.cpu03.rename.ROBFullEvents                 137                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.SQFullEvents                  118                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             45156                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              132378                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          37752                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               43199                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   1953                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           41                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                     491                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               4446                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores               749                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             206                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            125                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    26842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   26438                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          1507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         3799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17267                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.531129                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.092078                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              4303     24.92%     24.92% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              3244     18.79%     43.71% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              6055     35.07%     78.77% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              3576     20.71%     99.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4                89      0.52%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17267                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3146     68.33%     68.33% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                   25      0.54%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     68.87% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  906     19.68%     88.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 527     11.45%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               20581     77.85%     77.85% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                771      2.92%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.76% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               4417     16.71%     97.47% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               669      2.53%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                26438                       # Type of FU issued
system.cpu03.iq.rate                         1.357187                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4604                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.174143                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            74817                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           28439                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25989                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                31042                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          381                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          179                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                    61                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             26932                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                4446                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts                749                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           43                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                159                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               26159                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                4301                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             276                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       4942                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   5392                       # Number of branches executed
system.cpu03.iew.exec_stores                      641                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.342864                       # Inst execution rate
system.cpu03.iew.wb_sent                        26021                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       25989                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   18201                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   29983                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.334138                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.607044                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          1183                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             153                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        17026                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.493128                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.866116                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5233     30.74%     30.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         7982     46.88%     77.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          613      3.60%     81.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          414      2.43%     83.65% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           98      0.58%     84.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2132     12.52%     96.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          221      1.30%     98.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7           70      0.41%     98.46% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8          263      1.54%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        17026                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              24626                       # Number of instructions committed
system.cpu03.commit.committedOps                25422                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         4635                       # Number of memory references committed
system.cpu03.commit.loads                        4065                       # Number of loads committed
system.cpu03.commit.membars                        33                       # Number of memory barriers committed
system.cpu03.commit.branches                     5325                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   20234                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 85                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          20016     78.73%     78.73% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           771      3.03%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4065     15.99%     97.76% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          570      2.24%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           25422                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                 263                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      43056                       # The number of ROB reads
system.cpu03.rob.rob_writes                     53476                       # The number of ROB writes
system.cpu03.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      77023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     24626                       # Number of Instructions Simulated
system.cpu03.committedOps                       25422                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.791034                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.791034                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.264168                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.264168                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  36040                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 13117                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                   91002                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  30814                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  5654                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   72                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           7.999887                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              4669                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              61                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           76.540984                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     7.999887                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.007812                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.007812                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.059570                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            9739                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           9739                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         4142                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4142                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          524                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          524                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            1                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data         4666                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           4666                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         4667                       # number of overall hits
system.cpu03.dcache.overall_hits::total          4667                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          111                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          111                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           27                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           16                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          138                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          139                       # number of overall misses
system.cpu03.dcache.overall_misses::total          139                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      2916247                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      2916247                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3353998                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3353998                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        83997                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        83997                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      6270245                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      6270245                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      6270245                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      6270245                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         4253                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4253                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         4804                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         4804                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4806                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4806                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.026099                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.026099                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.049002                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.049002                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.941176                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.028726                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.028726                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.028922                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.028922                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 26272.495495                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 26272.495495                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 124222.148148                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 124222.148148                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  5249.812500                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  5249.812500                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         4000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 45436.557971                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 45436.557971                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 45109.676259                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 45109.676259                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          284                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          284                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           50                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           17                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           67                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           67                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           61                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           16                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           71                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           72                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           72                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data       711001                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total       711001                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       985001                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       985001                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        58003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        58003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      1696002                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      1696002                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      1698502                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      1698502                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.014343                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.014343                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.014779                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.014779                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.014981                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.014981                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 11655.754098                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 11655.754098                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 98500.100000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 98500.100000                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  3625.187500                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3625.187500                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         2500                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 23887.352113                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 23887.352113                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 23590.305556                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 23590.305556                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           8.094516                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              7594                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          151.880000                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     8.094516                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.015810                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.015810                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           15350                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          15350                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         7594                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          7594                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         7594                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           7594                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         7594                       # number of overall hits
system.cpu03.icache.overall_hits::total          7594                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           56                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           56                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           56                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           56                       # number of overall misses
system.cpu03.icache.overall_misses::total           56                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      2318721                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      2318721                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      2318721                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      2318721                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      2318721                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      2318721                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         7650                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         7650                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         7650                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         7650                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         7650                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         7650                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.007320                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.007320                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.007320                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.007320                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.007320                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.007320                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 41405.732143                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 41405.732143                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 41405.732143                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 41405.732143                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 41405.732143                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 41405.732143                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          916                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    91.600000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst            6                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst            6                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst            6                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           50                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           50                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2079524                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2079524                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2079524                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2079524                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2079524                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2079524                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006536                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006536                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006536                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006536                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006536                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006536                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 41590.480000                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 41590.480000                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 41590.480000                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 41590.480000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 41590.480000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 41590.480000                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6210                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5732                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             182                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               3169                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3060                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           96.560429                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   183                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          18686                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles              897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        29345                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6210                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3243                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       15815                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   419                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          660                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    7814                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  28                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            17615                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.777860                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.171648                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   2570     14.59%     14.59% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   6771     38.44%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    276      1.57%     54.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   7998     45.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              17615                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.332334                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.570427                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   1110                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                2448                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   13684                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                 190                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  183                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                182                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                28708                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 762                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  183                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   1727                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   399                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1772                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   13236                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                 298                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                27963                       # Number of instructions processed by rename
system.cpu04.rename.SquashedInsts                 255                       # Number of squashed instructions processed by rename
system.cpu04.rename.ROBFullEvents                 140                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.SQFullEvents                   93                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             46401                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              135934                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          38724                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               44393                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   2007                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                     495                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               4550                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores               783                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             203                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    27568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                84                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   27166                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              82                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          1578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         3852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        17615                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.542208                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.086483                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4283     24.31%     24.31% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              3328     18.89%     43.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              6271     35.60%     78.81% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              3636     20.64%     99.45% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4                97      0.55%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         17615                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3266     68.95%     68.95% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                   25      0.53%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     69.47% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  902     19.04%     88.52% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 544     11.48%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               21185     77.98%     77.98% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                771      2.84%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.82% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               4519     16.63%     97.46% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               691      2.54%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                27166                       # Type of FU issued
system.cpu04.iq.rate                         1.453816                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4737                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.174372                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            76763                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           29233                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        26690                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                31903                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          396                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          210                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  183                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                    67                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             27655                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                4550                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts                783                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           41                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                164                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               26864                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                4402                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             299                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       5056                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   5561                       # Number of branches executed
system.cpu04.iew.exec_stores                      654                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.437654                       # Inst execution rate
system.cpu04.iew.wb_sent                        26724                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       26690                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   18722                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30857                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.428342                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.606734                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          1252                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             156                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        17365                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.501526                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.870570                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         5292     30.48%     30.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         8172     47.06%     77.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          616      3.55%     81.08% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          425      2.45%     83.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           79      0.45%     83.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2213     12.74%     96.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          228      1.31%     98.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           74      0.43%     98.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8          266      1.53%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        17365                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              25269                       # Number of instructions committed
system.cpu04.commit.committedOps                26074                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         4727                       # Number of memory references committed
system.cpu04.commit.loads                        4154                       # Number of loads committed
system.cpu04.commit.membars                        34                       # Number of memory barriers committed
system.cpu04.commit.branches                     5485                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   20727                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 86                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          20576     78.91%     78.91% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           771      2.96%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4154     15.93%     97.80% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          573      2.20%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           26074                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                 266                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      44113                       # The number of ROB reads
system.cpu04.rob.rob_writes                     54914                       # The number of ROB writes
system.cpu04.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      77817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     25269                       # Number of Instructions Simulated
system.cpu04.committedOps                       26074                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.739483                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.739483                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.352296                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.352296                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  36979                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 13402                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                   93408                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  31790                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  5788                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           8.383471                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              4774                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           75.777778                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     8.383471                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.008187                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.008187                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            9959                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           9959                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         4242                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4242                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          529                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          529                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            1                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            3                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data         4771                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           4771                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         4772                       # number of overall hits
system.cpu04.dcache.overall_hits::total          4772                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          116                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           27                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           11                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            6                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          143                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          143                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          144                       # number of overall misses
system.cpu04.dcache.overall_misses::total          144                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      2204739                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      2204739                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3376750                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3376750                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        47499                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        47499                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        15000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        15000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      5581489                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      5581489                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      5581489                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      5581489                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         4358                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4358                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          556                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          556                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         4914                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         4914                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         4916                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         4916                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.026618                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.026618                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.048561                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.048561                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.785714                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.785714                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.029101                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.029101                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.029292                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.029292                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 19006.370690                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 19006.370690                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 125064.814815                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 125064.814815                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  4318.090909                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  4318.090909                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         2000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 39031.391608                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 39031.391608                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 38760.340278                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 38760.340278                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          388                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          388                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           53                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           17                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           70                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           70                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           63                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           11                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            6                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           73                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           74                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data       605507                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total       605507                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data       885500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total       885500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        30001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      1491007                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      1491007                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      1493507                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      1493507                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.014456                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.014456                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.017986                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.785714                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.014856                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.014856                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.015053                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.015053                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data  9611.222222                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total  9611.222222                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data        88550                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total        88550                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  2727.363636                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2727.363636                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         1250                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 20424.753425                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 20424.753425                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 20182.527027                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 20182.527027                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           8.147664                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              7755                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          149.134615                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     8.147664                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.015913                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.015913                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           15680                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          15680                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         7755                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          7755                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         7755                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           7755                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         7755                       # number of overall hits
system.cpu04.icache.overall_hits::total          7755                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           59                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           59                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           59                       # number of overall misses
system.cpu04.icache.overall_misses::total           59                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      1524439                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      1524439                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      1524439                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      1524439                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      1524439                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      1524439                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         7814                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         7814                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         7814                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         7814                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         7814                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         7814                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.007551                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007551                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.007551                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007551                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.007551                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007551                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 25837.949153                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 25837.949153                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 25837.949153                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 25837.949153                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 25837.949153                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 25837.949153                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    23.428571                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst            7                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst            7                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst            7                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      1307045                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      1307045                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      1307045                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      1307045                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      1307045                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      1307045                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.006655                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.006655                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.006655                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.006655                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.006655                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.006655                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 25135.480769                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 25135.480769                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 25135.480769                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 25135.480769                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 25135.480769                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 25135.480769                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  5990                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5536                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             175                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               3062                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2958                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.603527                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   172                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          17568                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles              895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        28350                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      5990                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3130                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       15133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   403                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          233                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    7535                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  25                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            16478                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.833778                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.146588                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   1967     11.94%     11.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   6527     39.61%     51.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    262      1.59%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   7722     46.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              16478                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.340961                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.613730                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   1112                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                1723                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   13305                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                 163                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  175                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                175                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                27842                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 754                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  175                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   1696                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   243                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1174                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   12865                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                 325                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                27127                       # Number of instructions processed by rename
system.cpu05.rename.SquashedInsts                 254                       # Number of squashed instructions processed by rename
system.cpu05.rename.ROBFullEvents                 127                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.SQFullEvents                  150                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             44976                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              131882                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          37618                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               43041                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   1934                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                     440                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               4430                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               757                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             194                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            116                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    26763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                70                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   26357                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              81                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          1530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         3812                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        16478                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.599527                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.067722                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              3569     21.66%     21.66% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              3212     19.49%     41.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              6040     36.65%     77.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              3563     21.62%     99.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4                94      0.57%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         16478                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3144     68.53%     68.53% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                   26      0.57%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     69.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  894     19.49%     88.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 524     11.42%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               20520     77.85%     77.85% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                771      2.93%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.78% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               4402     16.70%     97.48% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               664      2.52%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                26357                       # Type of FU issued
system.cpu05.iq.rate                         1.500285                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4588                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.174071                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            73858                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           28366                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        25893                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                30945                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          386                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          208                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  175                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                    64                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             26836                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                4430                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                757                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           40                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                157                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               26066                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                4287                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             288                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       4916                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5381                       # Number of branches executed
system.cpu05.iew.exec_stores                      629                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.483720                       # Inst execution rate
system.cpu05.iew.wb_sent                        25925                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       25893                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   18151                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   29889                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.473873                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.607280                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          1208                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             149                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        16239                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.558162                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.881919                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         4519     27.83%     27.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         7929     48.83%     76.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          600      3.69%     80.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          420      2.59%     82.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           91      0.56%     83.50% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2127     13.10%     96.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          219      1.35%     97.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7           71      0.44%     98.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8          263      1.62%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        16239                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              24527                       # Number of instructions committed
system.cpu05.commit.committedOps                25303                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         4593                       # Number of memory references committed
system.cpu05.commit.loads                        4044                       # Number of loads committed
system.cpu05.commit.membars                        33                       # Number of memory barriers committed
system.cpu05.commit.branches                     5304                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   20132                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 83                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          19939     78.80%     78.80% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           771      3.05%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4044     15.98%     97.83% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          549      2.17%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           25303                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                 263                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      42188                       # The number of ROB reads
system.cpu05.rob.rob_writes                     53273                       # The number of ROB writes
system.cpu05.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      78935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     24527                       # Number of Instructions Simulated
system.cpu05.committedOps                       25303                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.716272                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.716272                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.396118                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.396118                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  35926                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 13055                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   90651                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  30743                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  5626                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           8.222626                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              4646                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           73.746032                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     8.222626                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.008030                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.008030                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            9683                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           9683                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4132                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4132                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          511                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          511                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            1                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data         4643                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           4643                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         4644                       # number of overall hits
system.cpu05.dcache.overall_hits::total          4644                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          118                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          118                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           27                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            8                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          145                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          145                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          146                       # number of overall misses
system.cpu05.dcache.overall_misses::total          146                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      1848725                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      1848725                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      1767000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      1767000                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        35500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        35500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      3615725                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      3615725                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      3615725                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      3615725                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         4250                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4250                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          538                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          538                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         4788                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         4788                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         4790                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         4790                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.027765                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.027765                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.050186                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.050186                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.030284                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.030284                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.030480                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.030480                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 15667.161017                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 15667.161017                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 65444.444444                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 65444.444444                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  4437.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  4437.500000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  4166.666667                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 24936.034483                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 24936.034483                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 24765.239726                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 24765.239726                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           55                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           17                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           72                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           72                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           63                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            8                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           73                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           74                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data       678015                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total       678015                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data       495000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total       495000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        23500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        23500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      1173015                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      1173015                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      1175515                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      1175515                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.014824                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.014824                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.018587                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.015246                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.015246                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.015449                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.015449                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 10762.142857                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 10762.142857                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data        49500                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total        49500                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  2937.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2937.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 16068.698630                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 16068.698630                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 15885.337838                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 15885.337838                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           7.775147                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              7479                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          146.647059                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     7.775147                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.015186                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.015186                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           15121                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          15121                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         7479                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          7479                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         7479                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           7479                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         7479                       # number of overall hits
system.cpu05.icache.overall_hits::total          7479                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           56                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           56                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           56                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           56                       # number of overall misses
system.cpu05.icache.overall_misses::total           56                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1395455                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1395455                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1395455                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1395455                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1395455                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1395455                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         7535                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         7535                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         7535                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         7535                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         7535                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         7535                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007432                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007432                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007432                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007432                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007432                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007432                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 24918.839286                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 24918.839286                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 24918.839286                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 24918.839286                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 24918.839286                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 24918.839286                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    24.700000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst            5                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst            5                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst            5                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           51                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           51                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1213537                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1213537                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1213537                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1213537                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1213537                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1213537                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.006768                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.006768                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.006768                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.006768                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 23794.843137                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 23794.843137                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 23794.843137                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 23794.843137                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 23794.843137                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 23794.843137                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  5644                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5173                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             181                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               2886                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2775                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.153846                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   174                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          16962                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles              893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        27039                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      5644                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             2949                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       14584                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   413                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    7222                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  25                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            15895                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.821265                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.154734                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   2025     12.74%     12.74% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   6196     38.98%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    269      1.69%     53.41% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   7405     46.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              15895                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.332744                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.594093                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   1102                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                1851                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   12586                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                 176                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                177                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                26393                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 757                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   1702                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   242                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1292                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   12144                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                 335                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                25656                       # Number of instructions processed by rename
system.cpu06.rename.SquashedInsts                 260                       # Number of squashed instructions processed by rename
system.cpu06.rename.ROBFullEvents                 124                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                  151                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             42224                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              124726                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          35598                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               40237                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   1975                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                     453                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               4231                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               747                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             185                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    25261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   24849                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              81                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          1557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         3855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        15895                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.563322                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.081143                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              3701     23.28%     23.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              3078     19.36%     42.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              5671     35.68%     78.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3351     21.08%     99.41% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4                94      0.59%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         15895                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  2910     67.27%     67.27% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                   25      0.58%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     67.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  879     20.32%     88.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 512     11.84%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               19224     77.36%     77.36% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                771      3.10%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.47% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               4201     16.91%     97.37% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               653      2.63%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                24849                       # Type of FU issued
system.cpu06.iq.rate                         1.464981                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4326                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.174092                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            69997                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           26902                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        24389                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                29175                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              1                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          385                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          209                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                    65                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             25346                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                4231                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                747                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                163                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               24561                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                4089                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             285                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       4707                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5011                       # Number of branches executed
system.cpu06.iew.exec_stores                      618                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.448001                       # Inst execution rate
system.cpu06.iew.wb_sent                        24420                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       24389                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   17045                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   27979                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.437861                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.609207                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          1224                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             155                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        15650                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.519872                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.878512                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         4660     29.78%     29.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         7398     47.27%     77.05% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          597      3.81%     80.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          411      2.63%     83.49% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           74      0.47%     83.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1981     12.66%     96.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          202      1.29%     97.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7           68      0.43%     98.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8          259      1.65%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        15650                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              23039                       # Number of instructions committed
system.cpu06.commit.committedOps                23786                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         4384                       # Number of memory references committed
system.cpu06.commit.loads                        3846                       # Number of loads committed
system.cpu06.commit.membars                        32                       # Number of memory barriers committed
system.cpu06.commit.branches                     4933                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   18981                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 80                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          18631     78.33%     78.33% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           771      3.24%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          3846     16.17%     97.74% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          538      2.26%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           23786                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                 259                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      40115                       # The number of ROB reads
system.cpu06.rob.rob_writes                     50288                       # The number of ROB writes
system.cpu06.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      79541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     23039                       # Number of Instructions Simulated
system.cpu06.committedOps                       23786                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.736230                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.736230                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.358271                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.358271                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  33868                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 12466                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   85563                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  28565                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  5423                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   66                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           8.107122                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              4427                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           70.269841                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     8.107122                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.007917                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.007917                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            9264                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           9264                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         3931                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3931                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          493                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          493                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            1                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         4424                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           4424                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         4425                       # number of overall hits
system.cpu06.dcache.overall_hits::total          4425                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          117                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           27                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           15                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          144                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          144                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          145                       # number of overall misses
system.cpu06.dcache.overall_misses::total          145                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      1955725                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      1955725                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      1839000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      1839000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        78995                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        78995                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      3794725                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      3794725                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      3794725                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      3794725                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         4048                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4048                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          520                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          520                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         4568                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         4568                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         4570                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         4570                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.028903                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.028903                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.051923                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.051923                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.031524                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.031524                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.031729                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.031729                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 16715.598291                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 16715.598291                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 68111.111111                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 68111.111111                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  5266.333333                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  5266.333333                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 26352.256944                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 26352.256944                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 26170.517241                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 26170.517241                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          172                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           54                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           71                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           71                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           63                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           73                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           74                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data       688015                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total       688015                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       525250                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       525250                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        54505                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        54505                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      1213265                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      1213265                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      1215765                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      1215765                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.015563                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.015563                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.019231                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.015981                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.015981                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.016193                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.016193                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 10920.873016                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 10920.873016                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data        52525                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total        52525                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  3633.666667                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3633.666667                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 16620.068493                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 16620.068493                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 16429.256757                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 16429.256757                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           7.550905                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              7166                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          140.509804                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     7.550905                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.014748                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.014748                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           14495                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          14495                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         7166                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          7166                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         7166                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           7166                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         7166                       # number of overall hits
system.cpu06.icache.overall_hits::total          7166                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           56                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           56                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           56                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           56                       # number of overall misses
system.cpu06.icache.overall_misses::total           56                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1348203                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1348203                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1348203                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1348203                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1348203                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1348203                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         7222                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         7222                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         7222                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         7222                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         7222                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         7222                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.007754                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.007754                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.007754                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.007754                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.007754                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.007754                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 24075.053571                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 24075.053571                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 24075.053571                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 24075.053571                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 24075.053571                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 24075.053571                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs    20.200000                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst            5                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst            5                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst            5                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           51                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           51                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1181040                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1181040                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1181040                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1181040                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1181040                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1181040                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.007062                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.007062                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.007062                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.007062                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.007062                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.007062                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 23157.647059                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 23157.647059                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 23157.647059                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 23157.647059                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 23157.647059                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 23157.647059                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  5191                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            4760                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             173                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               2666                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  2560                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.024006                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   155                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          16430                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles              774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        25217                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      5191                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             2715                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       14249                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   391                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    6736                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  21                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            15429                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.747035                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.186457                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   2506     16.24%     16.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   5786     37.50%     53.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    242      1.57%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6895     44.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              15429                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.315946                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.534814                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                    963                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                2424                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   11709                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                 163                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  170                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                161                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                24481                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 729                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  170                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   1535                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   861                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1262                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   11285                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                 316                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                23773                       # Number of instructions processed by rename
system.cpu07.rename.SquashedInsts                 262                       # Number of squashed instructions processed by rename
system.cpu07.rename.ROBFullEvents                 109                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.SQFullEvents                  149                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             38995                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              115599                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          33108                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               37184                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   1811                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                     406                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               3960                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               672                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             161                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            100                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    23398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   23022                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              69                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          1431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         3573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        15429                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.492125                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.108582                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              4139     26.83%     26.83% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              2884     18.69%     45.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              5167     33.49%     79.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              3152     20.43%     99.44% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4                87      0.56%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         15429                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2623     66.35%     66.35% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                   25      0.63%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     66.99% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  845     21.38%     88.36% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 460     11.64%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               17727     77.00%     77.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                771      3.35%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.35% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               3931     17.07%     97.42% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               593      2.58%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                23022                       # Type of FU issued
system.cpu07.iq.rate                         1.401217                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3953                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.171705                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            65495                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           24910                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        22595                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                26975                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          371                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          178                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  170                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                    60                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             23479                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                3960                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                672                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               22755                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                3818                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             267                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       4384                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   4593                       # Number of branches executed
system.cpu07.iew.exec_stores                      566                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.384967                       # Inst execution rate
system.cpu07.iew.wb_sent                        22623                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       22595                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   15796                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   25828                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.375228                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.611584                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          1139                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             148                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        15199                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.450424                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.863453                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         5010     32.96%     32.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         6855     45.10%     78.06% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          563      3.70%     81.77% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          381      2.51%     84.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           79      0.52%     84.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1822     11.99%     96.78% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          179      1.18%     97.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           59      0.39%     98.35% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8          251      1.65%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        15199                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              21377                       # Number of instructions committed
system.cpu07.commit.committedOps                22045                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         4083                       # Number of memory references committed
system.cpu07.commit.loads                        3589                       # Number of loads committed
system.cpu07.commit.membars                        28                       # Number of memory barriers committed
system.cpu07.commit.branches                     4525                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   17635                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 72                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          17191     77.98%     77.98% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           771      3.50%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          3589     16.28%     97.76% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          494      2.24%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           22045                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                 251                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      37885                       # The number of ROB reads
system.cpu07.rob.rob_writes                     46599                       # The number of ROB writes
system.cpu07.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      80073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     21377                       # Number of Instructions Simulated
system.cpu07.committedOps                       22045                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.768583                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.768583                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.301096                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.301096                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  31492                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 11691                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   79362                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  26188                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  5087                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   79                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           7.767630                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              4119                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           65.380952                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     7.767630                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.007586                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.007586                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            8633                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           8633                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3662                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3662                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          447                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          447                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            1                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data         4109                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           4109                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         4110                       # number of overall hits
system.cpu07.dcache.overall_hits::total          4110                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          111                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          111                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           27                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           15                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          138                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          139                       # number of overall misses
system.cpu07.dcache.overall_misses::total          139                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      2558000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      2558000                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      3148500                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      3148500                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        78999                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        78999                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      5706500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      5706500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      5706500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      5706500                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         3773                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3773                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          474                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          474                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         4247                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         4247                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         4249                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         4249                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.029420                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.029420                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.056962                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.056962                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.032494                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.032494                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.032714                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.032714                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 23045.045045                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 23045.045045                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 116611.111111                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 116611.111111                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  5266.600000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  5266.600000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         2400                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 41351.449275                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 41351.449275                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 41053.956835                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 41053.956835                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          290                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          290                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           49                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           66                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           66                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           62                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           15                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           72                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           73                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data       616000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total       616000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       923250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       923250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        55501                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        55501                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      1539250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      1539250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      1541750                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      1541750                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.016433                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.016433                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.021097                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.021097                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.016953                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.016953                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.017181                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.017181                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data  9935.483871                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total  9935.483871                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data        92325                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total        92325                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  3700.066667                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3700.066667                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         1500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 21378.472222                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 21378.472222                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 21119.863014                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 21119.863014                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           7.261091                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              6681                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          133.620000                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     7.261091                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.014182                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.014182                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           13522                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          13522                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         6681                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          6681                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         6681                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           6681                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         6681                       # number of overall hits
system.cpu07.icache.overall_hits::total          6681                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           55                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           55                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           55                       # number of overall misses
system.cpu07.icache.overall_misses::total           55                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst       967486                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total       967486                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst       967486                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total       967486                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst       967486                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total       967486                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         6736                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         6736                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         6736                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         6736                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         6736                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         6736                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.008165                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.008165                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.008165                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.008165                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.008165                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.008165                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 17590.654545                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 17590.654545                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 17590.654545                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 17590.654545                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 17590.654545                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 17590.654545                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs     9.125000                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst            5                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst            5                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst            5                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           50                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           50                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           50                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst       856012                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total       856012                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst       856012                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total       856012                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst       856012                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total       856012                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.007423                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.007423                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.007423                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.007423                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.007423                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.007423                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 17120.240000                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 17120.240000                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 17120.240000                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 17120.240000                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 17120.240000                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 17120.240000                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  5132                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            4677                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             182                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               2622                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2509                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.690313                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   166                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          15860                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles              927                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        24929                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      5132                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2675                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       13492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   407                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    6687                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  27                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            14833                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.804220                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.164047                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   2029     13.68%     13.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   5698     38.41%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    254      1.71%     53.81% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   6852     46.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              14833                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.323581                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.571816                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   1080                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                1819                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   11605                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                 152                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  177                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                171                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                24239                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 738                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  177                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   1655                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   248                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1286                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   11168                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                 299                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                23523                       # Number of instructions processed by rename
system.cpu08.rename.SquashedInsts                 255                       # Number of squashed instructions processed by rename
system.cpu08.rename.ROBFullEvents                  94                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.SQFullEvents                  149                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             38404                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              114360                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          32715                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               36505                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   1899                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                     396                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               3939                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               703                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             154                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             93                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    23135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   22742                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              79                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          1531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         3738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        14833                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.533203                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.095430                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              3665     24.71%     24.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2889     19.48%     44.19% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              5077     34.23%     78.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              3109     20.96%     99.37% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4                93      0.63%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         14833                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2543     65.51%     65.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                   25      0.64%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     66.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  844     21.74%     87.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 470     12.11%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               17452     76.74%     76.74% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                771      3.39%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.13% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               3901     17.15%     97.28% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               618      2.72%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                22742                       # Type of FU issued
system.cpu08.iq.rate                         1.433922                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3882                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.170697                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            64278                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           24749                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        22292                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                26624                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          395                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          208                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  177                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                    70                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             23220                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                3939                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                703                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               39                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                162                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               22459                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                3787                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             283                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       4370                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4511                       # Number of branches executed
system.cpu08.iew.exec_stores                      583                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.416078                       # Inst execution rate
system.cpu08.iew.wb_sent                        22322                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       22292                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   15533                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   25322                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.405549                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.613419                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          1234                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             156                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        14586                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.486768                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.870727                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4554     31.22%     31.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         6744     46.24%     77.46% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          567      3.89%     81.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          376      2.58%     83.92% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           78      0.53%     84.46% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1788     12.26%     96.72% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          172      1.18%     97.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7           60      0.41%     98.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8          247      1.69%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        14586                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              21018                       # Number of instructions committed
system.cpu08.commit.committedOps                21686                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         4039                       # Number of memory references committed
system.cpu08.commit.loads                        3544                       # Number of loads committed
system.cpu08.commit.membars                        28                       # Number of memory barriers committed
system.cpu08.commit.branches                     4435                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   17366                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 72                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          16876     77.82%     77.82% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           771      3.56%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          3544     16.34%     97.72% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          495      2.28%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           21686                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                 247                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      37011                       # The number of ROB reads
system.cpu08.rob.rob_writes                     46088                       # The number of ROB writes
system.cpu08.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      80643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     21018                       # Number of Instructions Simulated
system.cpu08.committedOps                       21686                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.754591                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.754591                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.325221                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.325221                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  31056                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 11603                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   78372                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  25658                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  5085                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   79                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           7.746154                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              4080                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           65.806452                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     7.746154                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.007565                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.007565                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            8572                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           8572                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         3630                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          3630                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          447                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          447                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            1                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            2                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data         4077                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           4077                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         4078                       # number of overall hits
system.cpu08.dcache.overall_hits::total          4078                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          112                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           27                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           17                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          139                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          139                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          140                       # number of overall misses
system.cpu08.dcache.overall_misses::total          140                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      1701231                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      1701231                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      1410750                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      1410750                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        85996                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        85996                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      3111981                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      3111981                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      3111981                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      3111981                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         3742                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         3742                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          474                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          474                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         4216                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         4216                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         4218                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         4218                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.029931                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.029931                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.056962                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.056962                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.894737                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.894737                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.032970                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.032970                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.033191                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.033191                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 15189.562500                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 15189.562500                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data        52250                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total        52250                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  5058.588235                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  5058.588235                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 22388.352518                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 22388.352518                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 22228.435714                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 22228.435714                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           50                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           17                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           67                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           67                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           62                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           17                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           72                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           73                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data       707509                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total       707509                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       379000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       379000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        59504                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        59504                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      1086509                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      1086509                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      1089009                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      1089009                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.016569                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.016569                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.021097                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.021097                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.894737                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.017078                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.017078                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.017307                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.017307                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 11411.435484                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 11411.435484                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data        37900                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total        37900                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  3500.235294                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3500.235294                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 15090.402778                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 15090.402778                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 14917.931507                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 14917.931507                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           7.183404                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              6629                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          127.480769                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     7.183404                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.014030                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.014030                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           13426                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          13426                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         6629                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          6629                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         6629                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           6629                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         6629                       # number of overall hits
system.cpu08.icache.overall_hits::total          6629                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           58                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           58                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           58                       # number of overall misses
system.cpu08.icache.overall_misses::total           58                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1337465                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1337465                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1337465                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1337465                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1337465                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1337465                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         6687                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         6687                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         6687                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         6687                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         6687                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         6687                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.008674                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.008674                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.008674                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.008674                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.008674                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.008674                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 23059.741379                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 23059.741379                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 23059.741379                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 23059.741379                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 23059.741379                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 23059.741379                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs    19.222222                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst            6                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst            6                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst            6                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           52                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           52                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1167028                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1167028                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1167028                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1167028                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1167028                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1167028                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.007776                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.007776                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.007776                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.007776                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.007776                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.007776                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 22442.846154                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 22442.846154                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 22442.846154                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 22442.846154                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 22442.846154                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 22442.846154                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  4834                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            4418                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             174                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               2470                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2365                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           95.748988                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   149                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          15092                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles              840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        23697                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      4834                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2514                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       12664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   391                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          247                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6336                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  25                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            13962                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.819152                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.158407                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   1821     13.04%     13.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   5395     38.64%     51.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    234      1.68%     53.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   6512     46.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              13962                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.320302                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.570170                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                    995                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                1592                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   11060                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                 147                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  168                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                157                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                23140                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 747                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  168                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   1553                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   254                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1108                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   10635                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                 244                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                22463                       # Number of instructions processed by rename
system.cpu09.rename.SquashedInsts                 257                       # Number of squashed instructions processed by rename
system.cpu09.rename.ROBFullEvents                 103                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.SQFullEvents                   94                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             36584                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              109219                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          31312                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               34728                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   1845                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               29                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                     367                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               3791                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               665                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             150                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             84                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    22102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                66                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   21707                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              81                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          1484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         3699                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        13962                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.554720                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.090448                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              3332     23.86%     23.86% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2709     19.40%     43.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4853     34.76%     78.03% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              2980     21.34%     99.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4                88      0.63%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         13962                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2454     65.32%     65.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                   26      0.69%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     66.01% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  836     22.25%     88.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 441     11.74%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               16602     76.48%     76.48% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                771      3.55%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.03% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               3760     17.32%     97.36% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               574      2.64%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                21707                       # Type of FU issued
system.cpu09.iq.rate                         1.438312                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3757                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.173078                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            61211                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           23655                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        21260                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                25464                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          380                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          203                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  168                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                    65                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             22171                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                3791                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                665                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          119                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               21425                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                3649                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             279                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       4188                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   4273                       # Number of branches executed
system.cpu09.iew.exec_stores                      539                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.419626                       # Inst execution rate
system.cpu09.iew.wb_sent                        21289                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       21260                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   14844                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   24185                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.408693                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.613769                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          1169                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             147                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        13729                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.506592                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.884478                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4224     30.77%     30.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         6344     46.21%     76.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          554      4.04%     81.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          380      2.77%     83.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           67      0.49%     84.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1686     12.28%     96.55% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          173      1.26%     97.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           52      0.38%     98.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8          249      1.81%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        13729                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              20053                       # Number of instructions committed
system.cpu09.commit.committedOps                20684                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         3873                       # Number of memory references committed
system.cpu09.commit.loads                        3411                       # Number of loads committed
system.cpu09.commit.membars                        28                       # Number of memory barriers committed
system.cpu09.commit.branches                     4199                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   16593                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 68                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          16040     77.55%     77.55% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           771      3.73%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.28% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          3411     16.49%     97.77% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          462      2.23%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           20684                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                 249                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      35099                       # The number of ROB reads
system.cpu09.rob.rob_writes                     43951                       # The number of ROB writes
system.cpu09.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      81411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     20053                       # Number of Instructions Simulated
system.cpu09.committedOps                       20684                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.752606                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.752606                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.328717                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.328717                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  29687                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 11160                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   74835                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  24314                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  4863                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           7.569216                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              3924                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           63.290323                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     7.569216                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.007392                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.007392                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            8237                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           8237                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         3500                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          3500                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          421                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          421                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            1                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         3921                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           3921                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         3922                       # number of overall hits
system.cpu09.dcache.overall_hits::total          3922                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          113                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           27                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           11                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          140                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          140                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          141                       # number of overall misses
system.cpu09.dcache.overall_misses::total          141                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      1779235                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      1779235                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      2153500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      2153500                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        49500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        49500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      3932735                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      3932735                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      3932735                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      3932735                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         3613                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         3613                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          448                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          448                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         4061                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         4061                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         4063                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         4063                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.031276                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031276                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.060268                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.060268                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.034474                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.034474                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.034703                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.034703                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 15745.442478                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 15745.442478                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 79759.259259                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 79759.259259                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         4500                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         4500                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 28090.964286                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 28090.964286                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 27891.737589                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 27891.737589                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           51                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           17                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           68                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           68                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           62                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           72                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           73                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data       496008                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total       496008                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       619500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       619500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        33000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        33000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      1115508                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      1115508                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      1118008                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      1118008                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.017160                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.017160                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.022321                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.022321                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.017730                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.017730                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.017967                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.017967                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data  8000.129032                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total  8000.129032                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data        61950                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total        61950                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 15493.166667                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 15493.166667                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 15315.178082                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 15315.178082                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           6.963908                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6279                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          118.471698                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.963908                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.013601                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.013601                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           12725                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          12725                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6279                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6279                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6279                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6279                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6279                       # number of overall hits
system.cpu09.icache.overall_hits::total          6279                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           57                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           57                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           57                       # number of overall misses
system.cpu09.icache.overall_misses::total           57                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1256952                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1256952                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1256952                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1256952                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1256952                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1256952                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6336                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6336                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6336                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6336                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6336                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6336                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.008996                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.008996                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.008996                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.008996                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.008996                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.008996                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 22051.789474                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 22051.789474                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 22051.789474                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 22051.789474                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 22051.789474                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 22051.789474                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          227                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs    22.700000                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst            4                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst            4                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst            4                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           53                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           53                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1178048                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1178048                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1178048                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1178048                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1178048                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1178048                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.008365                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.008365                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.008365                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.008365                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.008365                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.008365                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 22227.320755                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 22227.320755                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 22227.320755                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 22227.320755                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 22227.320755                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 22227.320755                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  4449                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            4090                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             162                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               2276                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2179                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           95.738137                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   129                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          14738                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles              786                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        22029                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      4449                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2308                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       12491                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   361                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    5871                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            13667                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.721007                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.198724                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   2410     17.63%     17.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   5027     36.78%     54.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    196      1.43%     55.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   6034     44.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              13667                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.301873                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.494708                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                    937                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                2095                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   10369                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                 113                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  153                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                136                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                21574                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 732                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  153                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   1452                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   983                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles          854                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    9955                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                 270                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                20956                       # Number of instructions processed by rename
system.cpu10.rename.SquashedInsts                 248                       # Number of squashed instructions processed by rename
system.cpu10.rename.ROBFullEvents                  88                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.SQFullEvents                  149                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             34083                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              101913                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          29316                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               32411                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   1668                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               21                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           21                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                     300                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               3576                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               589                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             140                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             72                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    20636                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   20258                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              75                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          1332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         3463                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        13667                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.482257                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.117836                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              3760     27.51%     27.51% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              2547     18.64%     46.15% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4450     32.56%     78.71% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              2829     20.70%     99.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4                81      0.59%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         13667                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2262     64.76%     64.76% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                   25      0.72%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     65.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  819     23.45%     88.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 387     11.08%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               15436     76.20%     76.20% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                771      3.81%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.00% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               3545     17.50%     97.50% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               506      2.50%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                20258                       # Type of FU issued
system.cpu10.iq.rate                         1.374542                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3493                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.172426                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            57749                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           22020                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        19842                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                23751                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          355                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          169                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  153                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                    57                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             20689                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                3576                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                589                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          108                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                142                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               19998                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                3439                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             258                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       3917                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   3950                       # Number of branches executed
system.cpu10.iew.exec_stores                      478                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.356901                       # Inst execution rate
system.cpu10.iew.wb_sent                        19868                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       19842                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   13887                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   22555                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.346316                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.615695                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          1035                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             135                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        13458                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.438104                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.869546                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4570     33.96%     33.96% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         5919     43.98%     77.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          524      3.89%     81.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          368      2.73%     84.57% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           87      0.65%     85.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1543     11.47%     96.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          153      1.14%     97.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           50      0.37%     98.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8          244      1.81%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        13458                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              18781                       # Number of instructions committed
system.cpu10.commit.committedOps                19354                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         3641                       # Number of memory references committed
system.cpu10.commit.loads                        3221                       # Number of loads committed
system.cpu10.commit.membars                        26                       # Number of memory barriers committed
system.cpu10.commit.branches                     3889                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   15563                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 62                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          14942     77.20%     77.20% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           771      3.98%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.19% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          3221     16.64%     97.83% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          420      2.17%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           19354                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                 244                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      33395                       # The number of ROB reads
system.cpu10.rob.rob_writes                     41001                       # The number of ROB writes
system.cpu10.timesIdled                            15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      81765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     18781                       # Number of Instructions Simulated
system.cpu10.committedOps                       19354                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.784729                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.784729                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.274325                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.274325                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  27824                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 10536                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   69924                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  22513                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  4564                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   24                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           7.248890                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              3685                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           59.435484                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     7.248890                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.007079                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.007079                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            7745                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           7745                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         3297                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3297                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          385                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          385                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            1                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         3682                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           3682                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         3683                       # number of overall hits
system.cpu10.dcache.overall_hits::total          3683                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          115                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           27                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            5                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          142                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          142                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          143                       # number of overall misses
system.cpu10.dcache.overall_misses::total          143                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      2464250                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      2464250                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3288500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3288500                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        21498                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        21498                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      5752750                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      5752750                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      5752750                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      5752750                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         3412                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         3412                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          412                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          412                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         3824                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         3824                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         3826                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         3826                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.033705                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.033705                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.065534                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.065534                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.037134                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.037134                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.037376                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.037376                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 21428.260870                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 21428.260870                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 121796.296296                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 121796.296296                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  4299.600000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  4299.600000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         4000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 40512.323944                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 40512.323944                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 40229.020979                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 40229.020979                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          172                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           53                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           17                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           70                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           70                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           62                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            5                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           72                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           73                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data       451500                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total       451500                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1007750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1007750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        13002                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        13002                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      1459250                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      1459250                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      1461750                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      1461750                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.018171                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.018171                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.018828                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.018828                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.019080                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.019080                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data  7282.258065                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total  7282.258065                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data       100775                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total       100775                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  2600.400000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2600.400000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         2500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 20267.361111                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 20267.361111                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 20023.972603                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 20023.972603                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           6.880176                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              5814                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          107.666667                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     6.880176                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.013438                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.013438                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           11796                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          11796                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         5814                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          5814                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         5814                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           5814                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         5814                       # number of overall hits
system.cpu10.icache.overall_hits::total          5814                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           57                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           57                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           57                       # number of overall misses
system.cpu10.icache.overall_misses::total           57                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1064743                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1064743                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1064743                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1064743                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1064743                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1064743                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         5871                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         5871                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         5871                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         5871                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         5871                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         5871                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.009709                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.009709                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.009709                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.009709                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.009709                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.009709                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 18679.701754                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 18679.701754                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 18679.701754                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 18679.701754                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 18679.701754                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 18679.701754                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs    21.600000                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst            3                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst            3                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst            3                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           54                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst       993757                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total       993757                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst       993757                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total       993757                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst       993757                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total       993757                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.009198                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.009198                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.009198                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.009198                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.009198                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.009198                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 18402.907407                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 18402.907407                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 18402.907407                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 18402.907407                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 18402.907407                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 18402.907407                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  4490                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            4106                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             166                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               2274                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  2176                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           95.690413                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   145                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          14220                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles              800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        22189                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      4490                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2321                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       11902                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   371                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          248                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    5940                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  23                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            13148                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.809629                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.163009                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   1773     13.48%     13.48% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   5062     38.50%     51.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    208      1.58%     53.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   6105     46.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              13148                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.315752                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.560408                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                    961                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                1472                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   10448                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                 109                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  158                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                144                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                21755                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 743                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  158                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   1486                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                   332                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles          941                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   10022                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                 209                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                21114                       # Number of instructions processed by rename
system.cpu11.rename.SquashedInsts                 247                       # Number of squashed instructions processed by rename
system.cpu11.rename.ROBFullEvents                  89                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.SQFullEvents                   94                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             34213                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              102644                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          29482                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               32400                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   1802                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               22                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                     308                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               3622                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               627                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             139                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             68                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    20789                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                51                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   20363                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              74                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          1464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         3794                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        13148                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.548753                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.095700                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              3175     24.15%     24.15% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              2590     19.70%     43.85% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              4458     33.91%     77.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              2843     21.62%     99.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4                82      0.62%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         13148                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2238     63.92%     63.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                   25      0.71%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     64.64% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  833     23.79%     88.43% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 405     11.57%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               15474     75.99%     75.99% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                771      3.79%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.78% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               3579     17.58%     97.35% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               539      2.65%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                20363                       # Type of FU issued
system.cpu11.iq.rate                         1.431997                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3501                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.171929                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            57446                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           22306                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        19918                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                23864                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          396                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          194                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  158                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                    68                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             20843                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                3622                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                627                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          110                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                144                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               20085                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                3466                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             275                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       3972                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   3956                       # Number of branches executed
system.cpu11.iew.exec_stores                      506                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.412447                       # Inst execution rate
system.cpu11.iew.wb_sent                        19950                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       19918                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   13884                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   22494                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.400703                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.617231                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          1156                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             139                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        12922                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.499458                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.885437                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4024     31.14%     31.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         5926     45.86%     77.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          531      4.11%     81.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          363      2.81%     83.92% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           78      0.60%     84.52% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1551     12.00%     96.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          155      1.20%     97.72% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           50      0.39%     98.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          244      1.89%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        12922                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              18783                       # Number of instructions committed
system.cpu11.commit.committedOps                19376                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         3659                       # Number of memory references committed
system.cpu11.commit.loads                        3226                       # Number of loads committed
system.cpu11.commit.membars                        26                       # Number of memory barriers committed
system.cpu11.commit.branches                     3887                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   15591                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 64                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          14946     77.14%     77.14% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           771      3.98%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.12% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          3226     16.65%     97.77% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          433      2.23%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           19376                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 244                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      32989                       # The number of ROB reads
system.cpu11.rob.rob_writes                     41302                       # The number of ROB writes
system.cpu11.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      82283                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     18783                       # Number of Instructions Simulated
system.cpu11.committedOps                       19376                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.757068                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.757068                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.320886                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.320886                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  27894                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 10623                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   70251                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  22466                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  4639                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           7.653862                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              3723                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           58.171875                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     7.653862                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.007474                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.007474                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            7824                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           7824                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3322                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3322                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          398                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          398                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            1                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data         3720                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           3720                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         3721                       # number of overall hits
system.cpu11.dcache.overall_hits::total          3721                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          115                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           27                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            4                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          142                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          142                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          143                       # number of overall misses
system.cpu11.dcache.overall_misses::total          143                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      1836740                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      1836740                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      2299248                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      2299248                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        17000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        17000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      4135988                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      4135988                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      4135988                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      4135988                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         3437                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         3437                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          425                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          425                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         3862                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         3862                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         3864                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         3864                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.033459                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.033459                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.063529                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.063529                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.036769                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.036769                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.037008                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.037008                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 15971.652174                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 15971.652174                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 85157.333333                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 85157.333333                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         4250                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         3000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 29126.676056                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 29126.676056                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 28922.993007                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 28922.993007                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           52                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           17                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           69                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           69                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           63                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            4                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           73                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           74                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data       470505                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total       470505                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data       669251                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total       669251                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      1139756                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      1139756                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      1142756                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      1142756                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.018330                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.018330                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.023529                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.023529                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.018902                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.018902                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.019151                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.019151                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data  7468.333333                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total  7468.333333                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 66925.100000                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 66925.100000                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         3000                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         1875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 15613.095890                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 15613.095890                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 15442.648649                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 15442.648649                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           6.853321                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              5881                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          105.017857                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     6.853321                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.013385                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.013385                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           11936                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          11936                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         5881                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          5881                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         5881                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           5881                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         5881                       # number of overall hits
system.cpu11.icache.overall_hits::total          5881                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           59                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           59                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           59                       # number of overall misses
system.cpu11.icache.overall_misses::total           59                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1175957                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1175957                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1175957                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1175957                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1175957                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1175957                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         5940                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         5940                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         5940                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         5940                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         5940                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         5940                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.009933                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.009933                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.009933                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.009933                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.009933                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.009933                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 19931.474576                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 19931.474576                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 19931.474576                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 19931.474576                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 19931.474576                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 19931.474576                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          226                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs    20.545455                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            3                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            3                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           56                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           56                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1098543                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1098543                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1098543                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1098543                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1098543                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1098543                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.009428                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.009428                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.009428                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.009428                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.009428                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.009428                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 19616.839286                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 19616.839286                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 19616.839286                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 19616.839286                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 19616.839286                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 19616.839286                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  4263                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            3909                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             161                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               2184                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2088                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.604396                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   126                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          13866                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles              794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        21292                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      4263                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2214                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       11595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   359                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          247                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    5681                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            12828                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.776271                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.178466                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   1943     15.15%     15.15% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   4834     37.68%     52.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    201      1.57%     54.40% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   5850     45.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              12828                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.307443                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.535555                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                    950                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                1602                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   10013                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                 111                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  152                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                136                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                20877                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 739                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  152                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   1463                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                   501                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles          864                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    9597                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                 251                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                20262                       # Number of instructions processed by rename
system.cpu12.rename.SquashedInsts                 248                       # Number of squashed instructions processed by rename
system.cpu12.rename.ROBFullEvents                  94                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.SQFullEvents                  127                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             32755                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               98530                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          28368                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               31100                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   1652                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                     307                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               3487                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               598                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             137                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             64                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    19947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                46                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   19571                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              80                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          1340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         3471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        12828                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.525647                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.107835                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3277     25.55%     25.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              2448     19.08%     44.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              4264     33.24%     77.87% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              2761     21.52%     99.39% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4                78      0.61%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         12828                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2174     63.68%     63.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                   25      0.73%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     64.41% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  815     23.87%     88.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 400     11.72%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               14831     75.78%     75.78% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                771      3.94%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.72% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               3457     17.66%     97.38% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               512      2.62%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                19571                       # Type of FU issued
system.cpu12.iq.rate                         1.411438                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3414                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.174442                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            55463                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           21335                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        19152                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                22985                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          355                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          180                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  152                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                    56                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             19996                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                3487                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                598                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           33                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          107                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                140                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               19311                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                3352                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             259                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       3834                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   3777                       # Number of branches executed
system.cpu12.iew.exec_stores                      482                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.392687                       # Inst execution rate
system.cpu12.iew.wb_sent                        19179                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       19152                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   13362                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   21673                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.381220                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.616527                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          1037                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             134                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        12620                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.478051                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.886571                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4091     32.42%     32.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         5648     44.75%     77.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          524      4.15%     81.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          365      2.89%     84.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           81      0.64%     84.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1467     11.62%     96.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          151      1.20%     97.68% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           47      0.37%     98.05% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          246      1.95%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        12620                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              18080                       # Number of instructions committed
system.cpu12.commit.committedOps                18653                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         3550                       # Number of memory references committed
system.cpu12.commit.loads                        3132                       # Number of loads committed
system.cpu12.commit.membars                        26                       # Number of memory barriers committed
system.cpu12.commit.branches                     3714                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   15037                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 62                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          14332     76.83%     76.83% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           771      4.13%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.97% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          3132     16.79%     97.76% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          418      2.24%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           18653                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 246                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      31856                       # The number of ROB reads
system.cpu12.rob.rob_writes                     39602                       # The number of ROB writes
system.cpu12.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      82637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     18080                       # Number of Instructions Simulated
system.cpu12.committedOps                       18653                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.766925                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.766925                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.303909                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.303909                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  26870                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 10275                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   67590                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  21464                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  4472                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           7.350736                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              3601                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           57.158730                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     7.350736                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.007178                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.007178                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            7570                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           7570                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3213                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3213                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          385                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          385                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            1                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data         3598                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           3598                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         3599                       # number of overall hits
system.cpu12.dcache.overall_hits::total          3599                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          114                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           27                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          141                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          141                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          142                       # number of overall misses
system.cpu12.dcache.overall_misses::total          142                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      1989240                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      1989240                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      2641498                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      2641498                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        12000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        14000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      4630738                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      4630738                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      4630738                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      4630738                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         3327                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         3327                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          412                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          412                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         3739                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         3739                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         3741                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         3741                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.034265                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.034265                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.065534                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.065534                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.037711                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.037711                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.037958                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.037958                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 17449.473684                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 17449.473684                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 97833.259259                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 97833.259259                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         4000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  4666.666667                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  4666.666667                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 32842.113475                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 32842.113475                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 32610.830986                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 32610.830986                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           51                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           17                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           68                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           68                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           63                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           73                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           74                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data       460009                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total       460009                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data       787001                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total       787001                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      1247010                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      1247010                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      1249510                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      1249510                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.018936                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.018936                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.019524                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.019524                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.019781                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.019781                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data  7301.730159                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total  7301.730159                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 78700.100000                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 78700.100000                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  3166.666667                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 17082.328767                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 17082.328767                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 16885.270270                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 16885.270270                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           6.552393                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5624                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          104.148148                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     6.552393                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.012798                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.012798                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           11416                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          11416                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5624                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5624                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5624                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5624                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5624                       # number of overall hits
system.cpu12.icache.overall_hits::total          5624                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           57                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           57                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           57                       # number of overall misses
system.cpu12.icache.overall_misses::total           57                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1098740                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1098740                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1098740                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1098740                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1098740                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1098740                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         5681                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         5681                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         5681                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         5681                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         5681                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         5681                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.010033                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.010033                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.010033                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.010033                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.010033                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.010033                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 19276.140351                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 19276.140351                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 19276.140351                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 19276.140351                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 19276.140351                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 19276.140351                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    26.200000                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst            3                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst            3                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst            3                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           54                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           54                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1029260                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1029260                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1029260                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1029260                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1029260                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1029260                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.009505                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.009505                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.009505                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.009505                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.009505                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.009505                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 19060.370370                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 19060.370370                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 19060.370370                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 19060.370370                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 19060.370370                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 19060.370370                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  3883                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            3536                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             160                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               1982                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1885                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           95.105954                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   121                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          13516                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles              779                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        19734                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      3883                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2006                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       11252                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   353                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          282                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    5286                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            12501                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.692665                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.212377                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   2414     19.31%     19.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   4456     35.65%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    189      1.51%     56.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5442     43.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              12501                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.287289                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.460047                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                    925                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                2078                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    9238                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                 111                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  149                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                132                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                19279                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 722                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  149                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   1431                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   958                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles          890                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    8831                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                 242                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                18665                       # Number of instructions processed by rename
system.cpu13.rename.SquashedInsts                 249                       # Number of squashed instructions processed by rename
system.cpu13.rename.ROBFullEvents                  83                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.SQFullEvents                  128                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             29894                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               90780                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          26199                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               28139                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   1747                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               20                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           20                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                     287                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               3276                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               563                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             131                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             58                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    18340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                48                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   17919                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          1387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         3667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        12501                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.433405                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.136162                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              3753     30.02%     30.02% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              2281     18.25%     48.27% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              3839     30.71%     78.98% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              2552     20.41%     99.39% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4                76      0.61%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         12501                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1921     61.91%     61.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                   25      0.81%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     62.71% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  810     26.10%     88.82% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 347     11.18%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               13441     75.01%     75.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                771      4.30%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               3233     18.04%     97.35% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               474      2.65%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                17919                       # Type of FU issued
system.cpu13.iq.rate                         1.325762                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3103                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.173168                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            51512                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           19777                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        17507                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                21022                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          372                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          178                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  149                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                    63                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             18391                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                3276                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                563                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               20                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           31                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          110                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                141                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               17660                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                3124                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             256                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       3569                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   3386                       # Number of branches executed
system.cpu13.iew.exec_stores                      445                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.306600                       # Inst execution rate
system.cpu13.iew.wb_sent                        17536                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       17507                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   12194                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   19647                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.295280                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.620655                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          1084                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             133                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        12289                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.383432                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.865193                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         4535     36.90%     36.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         5101     41.51%     78.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          506      4.12%     82.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          354      2.88%     85.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           73      0.59%     86.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         1305     10.62%     96.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          135      1.10%     97.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           41      0.33%     98.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          239      1.94%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        12289                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              16486                       # Number of instructions committed
system.cpu13.commit.committedOps                17001                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         3289                       # Number of memory references committed
system.cpu13.commit.loads                        2904                       # Number of loads committed
system.cpu13.commit.membars                        24                       # Number of memory barriers committed
system.cpu13.commit.branches                     3321                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   13768                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 56                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          12941     76.12%     76.12% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           771      4.54%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.65% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          2904     17.08%     97.74% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          385      2.26%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           17001                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 239                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      29953                       # The number of ROB reads
system.cpu13.rob.rob_writes                     36404                       # The number of ROB writes
system.cpu13.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      82987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     16486                       # Number of Instructions Simulated
system.cpu13.committedOps                       17001                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.819847                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.819847                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.219740                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.219740                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  24657                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  9610                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   61986                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  19204                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  4224                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   29                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           6.979478                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              3337                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           53.822581                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     6.979478                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.006816                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.006816                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            7046                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           7046                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         2985                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          2985                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          349                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          349                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            1                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data         3334                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           3334                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         3335                       # number of overall hits
system.cpu13.dcache.overall_hits::total          3335                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          112                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           27                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            6                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          139                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          139                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          140                       # number of overall misses
system.cpu13.dcache.overall_misses::total          140                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      2516495                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      2516495                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3398750                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3398750                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        26000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      5915245                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      5915245                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      5915245                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      5915245                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         3097                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         3097                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         3473                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         3473                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         3475                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         3475                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.036164                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.036164                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.071809                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.071809                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.040023                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.040023                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.040288                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.040288                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 22468.705357                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 22468.705357                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 125879.629630                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 125879.629630                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  4333.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  4333.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 42555.719424                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 42555.719424                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 42251.750000                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 42251.750000                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          218                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          218                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           50                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           17                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           67                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           67                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           62                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           72                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           73                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data       535503                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total       535503                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1015250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1015250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      1550753                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      1550753                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      1553253                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      1553253                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020019                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020019                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.026596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.026596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.020731                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.020731                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.021007                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.021007                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data  8637.145161                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total  8637.145161                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data       101525                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total       101525                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  2833.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2833.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 21538.236111                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 21538.236111                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 21277.438356                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 21277.438356                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.315338                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              5228                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           95.054545                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.315338                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.012335                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.012335                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           10627                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          10627                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         5228                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          5228                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         5228                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           5228                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         5228                       # number of overall hits
system.cpu13.icache.overall_hits::total          5228                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           58                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           58                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           58                       # number of overall misses
system.cpu13.icache.overall_misses::total           58                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1004986                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1004986                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1004986                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1004986                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1004986                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1004986                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         5286                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         5286                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         5286                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         5286                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         5286                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         5286                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.010972                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.010972                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.010972                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.010972                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.010972                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.010972                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 17327.344828                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 17327.344828                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 17327.344828                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 17327.344828                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 17327.344828                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 17327.344828                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst            3                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst            3                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst       934514                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total       934514                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst       934514                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total       934514                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst       934514                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total       934514                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.010405                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.010405                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.010405                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.010405                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.010405                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.010405                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 16991.163636                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 16991.163636                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 16991.163636                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 16991.163636                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 16991.163636                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 16991.163636                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  3766                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            3400                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             165                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               1923                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1819                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           94.591784                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   122                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          13124                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles              794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        19314                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      3766                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             1941                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       10851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   361                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          276                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    5192                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  22                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            12111                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.714970                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.205892                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   2227     18.39%     18.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   4342     35.85%     54.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    198      1.63%     55.87% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   5344     44.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              12111                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.286955                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.471655                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                    948                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                1928                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    8959                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                 123                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  153                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                134                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                18719                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 709                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  153                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   1460                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   613                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1032                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    8559                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                 294                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                18094                       # Number of instructions processed by rename
system.cpu14.rename.SquashedInsts                 249                       # Number of squashed instructions processed by rename
system.cpu14.rename.ROBFullEvents                  78                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.SQFullEvents                  174                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             28837                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               88026                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          25424                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               27147                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   1687                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               26                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                     303                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               3188                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               556                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             122                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             53                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    17745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                60                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   17351                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          1361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         3551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        12111                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.432665                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.135452                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              3619     29.88%     29.88% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              2259     18.65%     48.53% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              3682     30.40%     78.94% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              2476     20.44%     99.38% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4                75      0.62%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         12111                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1839     61.46%     61.46% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                   25      0.84%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     62.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  798     26.67%     88.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 330     11.03%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               12971     74.76%     74.76% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                771      4.44%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               3144     18.12%     97.32% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               465      2.68%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                17351                       # Type of FU issued
system.cpu14.iq.rate                         1.322082                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      2992                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.172440                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            49870                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           19168                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        16951                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                20343                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          362                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          182                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  153                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                    62                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             17808                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                3188                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                556                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           30                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          114                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                144                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               17099                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                3038                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             251                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       3471                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   3255                       # Number of branches executed
system.cpu14.iew.exec_stores                      433                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.302880                       # Inst execution rate
system.cpu14.iew.wb_sent                        16981                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       16951                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   11796                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   18962                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.291603                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.622086                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          1068                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             138                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        11897                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.382197                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.862478                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4385     36.86%     36.86% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         4932     41.46%     78.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          510      4.29%     82.60% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          345      2.90%     85.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           77      0.65%     86.15% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1247     10.48%     96.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          128      1.08%     97.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           38      0.32%     98.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          235      1.98%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        11897                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              15958                       # Number of instructions committed
system.cpu14.commit.committedOps                16444                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         3200                       # Number of memory references committed
system.cpu14.commit.loads                        2826                       # Number of loads committed
system.cpu14.commit.membars                        23                       # Number of memory barriers committed
system.cpu14.commit.branches                     3190                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   13337                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 53                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          12473     75.85%     75.85% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           771      4.69%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          2826     17.19%     97.73% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          374      2.27%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           16444                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 235                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      29005                       # The number of ROB reads
system.cpu14.rob.rob_writes                     35252                       # The number of ROB writes
system.cpu14.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      83379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     15958                       # Number of Instructions Simulated
system.cpu14.committedOps                       16444                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.822409                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.822409                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.215940                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.215940                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  23900                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  9380                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   60084                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  18451                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  4140                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           6.899678                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              3228                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              61                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           52.918033                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     6.899678                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.006738                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.006738                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.059570                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            6845                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           6845                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         2894                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          2894                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          331                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          331                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            1                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            1                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data         3225                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           3225                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         3226                       # number of overall hits
system.cpu14.dcache.overall_hits::total          3226                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          111                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          111                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           27                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           12                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          138                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          139                       # number of overall misses
system.cpu14.dcache.overall_misses::total          139                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      2125248                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      2125248                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      2910250                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      2910250                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        64998                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        64998                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      5035498                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      5035498                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      5035498                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      5035498                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         3005                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         3005                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          358                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          358                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         3363                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         3363                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         3365                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         3365                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.036938                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.036938                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.075419                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.075419                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.041035                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.041035                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.041308                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.041308                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 19146.378378                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 19146.378378                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 107787.037037                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 107787.037037                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  5416.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  5416.500000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 36489.115942                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 36489.115942                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 36226.604317                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 36226.604317                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           50                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           17                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           67                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           67                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           61                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           12                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           71                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           72                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           72                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data       518001                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total       518001                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       867250                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       867250                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        46002                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        46002                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      1385251                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      1385251                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      1387751                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      1387751                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.020300                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.020300                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.027933                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.027933                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.021112                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.021112                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.021397                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.021397                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data  8491.819672                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total  8491.819672                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data        86725                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total        86725                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  3833.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3833.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 19510.577465                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 19510.577465                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 19274.319444                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 19274.319444                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.183855                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5134                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           93.345455                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.183855                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.012078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.012078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           10439                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          10439                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5134                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5134                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5134                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5134                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5134                       # number of overall hits
system.cpu14.icache.overall_hits::total          5134                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           58                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           58                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           58                       # number of overall misses
system.cpu14.icache.overall_misses::total           58                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1051744                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1051744                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1051744                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1051744                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1051744                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1051744                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5192                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5192                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5192                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5192                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5192                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5192                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.011171                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.011171                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.011171                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.011171                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.011171                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.011171                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 18133.517241                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 18133.517241                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 18133.517241                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 18133.517241                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 18133.517241                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 18133.517241                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          243                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    24.300000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst            3                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst            3                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst            3                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst       980756                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total       980756                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst       980756                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total       980756                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst       980756                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total       980756                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.010593                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.010593                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.010593                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.010593                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.010593                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.010593                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 17831.927273                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 17831.927273                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 17831.927273                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 17831.927273                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 17831.927273                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 17831.927273                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  3460                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            3132                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             156                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               1771                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1673                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.466403                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   120                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          12738                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             1026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        18110                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      3460                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             1793                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       10433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   347                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          226                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    4866                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  20                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            11868                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.641473                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.228351                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   2583     21.76%     21.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   4094     34.50%     56.26% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    186      1.57%     57.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   5005     42.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              11868                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.271628                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.421730                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                    953                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                2269                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    8392                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                 109                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                124                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                17485                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 701                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   1450                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   749                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1324                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    7995                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                 205                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                16895                       # Number of instructions processed by rename
system.cpu15.rename.SquashedInsts                 231                       # Number of squashed instructions processed by rename
system.cpu15.rename.ROBFullEvents                  72                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.SQFullEvents                   94                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             26777                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               82193                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          23801                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               25272                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   1494                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                     289                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               3047                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               502                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             122                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             54                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    16574                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                60                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   16213                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          1178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         3241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        11868                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.366111                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.150738                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              3941     33.21%     33.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              2111     17.79%     50.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              3415     28.77%     79.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              2332     19.65%     99.42% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4                69      0.58%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         11868                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1694     59.99%     59.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                   26      0.92%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     60.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  795     28.15%     89.06% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 309     10.94%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               12003     74.03%     74.03% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                771      4.76%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.79% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               3000     18.50%     97.29% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               439      2.71%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                16213                       # Type of FU issued
system.cpu15.iq.rate                         1.272806                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      2824                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.174181                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            47172                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           17814                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        15844                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                19037                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          349                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          119                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                    48                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             16637                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                3047                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                502                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           31                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                132                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               15989                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                2891                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             221                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       3317                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   2978                       # Number of branches executed
system.cpu15.iew.exec_stores                      426                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.255221                       # Inst execution rate
system.cpu15.iew.wb_sent                        15866                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       15844                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   10979                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   17597                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.243837                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.623913                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts           926                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             128                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        11676                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.323741                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.856438                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4670     40.00%     40.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         4560     39.05%     79.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          496      4.25%     83.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          342      2.93%     86.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           78      0.67%     86.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1126      9.64%     96.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          130      1.11%     97.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           36      0.31%     97.96% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          238      2.04%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        11676                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              14962                       # Number of instructions committed
system.cpu15.commit.committedOps                15456                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         3081                       # Number of memory references committed
system.cpu15.commit.loads                        2698                       # Number of loads committed
system.cpu15.commit.membars                        23                       # Number of memory barriers committed
system.cpu15.commit.branches                     2934                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   12605                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 53                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          11604     75.08%     75.08% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           771      4.99%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.07% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          2698     17.46%     97.52% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          383      2.48%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           15456                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 238                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      27625                       # The number of ROB reads
system.cpu15.rob.rob_writes                     32968                       # The number of ROB writes
system.cpu15.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      83765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     14962                       # Number of Instructions Simulated
system.cpu15.committedOps                       15456                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.851357                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.851357                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.174596                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.174596                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  22427                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  8930                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   56295                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  16854                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  4051                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           6.992877                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              3092                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           46.848485                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     6.992877                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.006829                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.006829                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            6579                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           6579                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         2749                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          2749                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          340                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          340                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            1                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            5                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         3089                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           3089                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         3090                       # number of overall hits
system.cpu15.dcache.overall_hits::total          3090                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          110                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          110                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           28                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            8                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          138                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          139                       # number of overall misses
system.cpu15.dcache.overall_misses::total          139                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      1687500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      1687500                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2309500                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2309500                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        35500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        35500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        36501                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        36501                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        15000                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        15000                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      3997000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      3997000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      3997000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      3997000                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         2859                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         2859                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          368                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          368                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         3227                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         3227                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         3229                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         3229                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.038475                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.038475                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.076087                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.076087                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.615385                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.615385                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.042764                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.042764                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.043047                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.043047                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 15340.909091                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 15340.909091                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 82482.142857                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 82482.142857                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  4437.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  4437.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  6083.500000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6083.500000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 28963.768116                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 28963.768116                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 28755.395683                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 28755.395683                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           48                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           16                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           64                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           64                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           62                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            8                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           74                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           75                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data       593000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total       593000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       695250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       695250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        23500                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        23500                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        31999                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      1288250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      1288250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      1290750                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      1290750                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021686                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021686                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.032609                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.032609                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.615385                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.022932                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.022932                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.023227                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.023227                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data  9564.516129                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total  9564.516129                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 57937.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 57937.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  2937.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2937.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  5333.166667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  5333.166667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 17408.783784                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 17408.783784                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data        17210                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total        17210                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.953018                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              4809                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           87.436364                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.953018                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.011627                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.011627                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            9787                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           9787                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         4809                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          4809                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         4809                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           4809                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         4809                       # number of overall hits
system.cpu15.icache.overall_hits::total          4809                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           57                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           57                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           57                       # number of overall misses
system.cpu15.icache.overall_misses::total           57                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1190995                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1190995                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1190995                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1190995                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1190995                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1190995                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         4866                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         4866                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         4866                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         4866                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         4866                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         4866                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.011714                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.011714                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.011714                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.011714                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.011714                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.011714                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 20894.649123                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 20894.649123                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 20894.649123                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 20894.649123                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 20894.649123                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 20894.649123                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          351                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs    35.100000                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            2                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            2                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            2                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           55                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           55                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           55                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1126005                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1126005                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1126005                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1126005                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1126005                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1126005                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.011303                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.011303                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.011303                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.011303                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.011303                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.011303                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 20472.818182                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 20472.818182                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 20472.818182                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 20472.818182                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 20472.818182                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 20472.818182                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             1280                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1282                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   310                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   406.531678                       # Cycle average of tags in use
system.l2.tags.total_refs                         955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.382055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.434733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      302.782306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       74.268764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        3.858948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.182119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        0.741620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.180005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.163964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.634980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.064407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.194564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        0.071987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.953281                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.009240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012406                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           670                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.020447                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17899                       # Number of tag accesses
system.l2.tags.data_accesses                    17899                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                118                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 17                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                  9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                  9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     953                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               24                       # number of Writeback hits
system.l2.Writeback_hits::total                    24                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data              176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   177                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 118                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  17                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                   9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                   9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  39                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1130                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                118                       # number of overall hits
system.l2.overall_hits::cpu00.data                213                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 17                       # number of overall hits
system.l2.overall_hits::cpu01.data                  9                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 31                       # number of overall hits
system.l2.overall_hits::cpu02.data                 10                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 38                       # number of overall hits
system.l2.overall_hits::cpu03.data                  9                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 37                       # number of overall hits
system.l2.overall_hits::cpu04.data                 10                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 39                       # number of overall hits
system.l2.overall_hits::cpu05.data                 11                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 40                       # number of overall hits
system.l2.overall_hits::cpu06.data                 10                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu07.data                 10                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 40                       # number of overall hits
system.l2.overall_hits::cpu08.data                 12                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 41                       # number of overall hits
system.l2.overall_hits::cpu09.data                 10                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu10.data                 10                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu11.data                 10                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu12.data                 12                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu13.data                 10                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu14.data                 10                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu15.data                 11                       # number of overall hits
system.l2.overall_hits::total                    1130                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              502                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              122                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               34                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   781                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 166                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               502                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               228                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    947                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              502                       # number of overall misses
system.l2.overall_misses::cpu00.data              228                       # number of overall misses
system.l2.overall_misses::cpu01.inst               34                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               21                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               12                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst               15                       # number of overall misses
system.l2.overall_misses::cpu04.data                5                       # number of overall misses
system.l2.overall_misses::cpu05.inst               12                       # number of overall misses
system.l2.overall_misses::cpu05.data                5                       # number of overall misses
system.l2.overall_misses::cpu06.inst               11                       # number of overall misses
system.l2.overall_misses::cpu06.data                5                       # number of overall misses
system.l2.overall_misses::cpu07.data                4                       # number of overall misses
system.l2.overall_misses::cpu08.inst               12                       # number of overall misses
system.l2.overall_misses::cpu08.data                5                       # number of overall misses
system.l2.overall_misses::cpu09.inst               12                       # number of overall misses
system.l2.overall_misses::cpu09.data                5                       # number of overall misses
system.l2.overall_misses::cpu10.inst                1                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst               12                       # number of overall misses
system.l2.overall_misses::cpu11.data                5                       # number of overall misses
system.l2.overall_misses::cpu12.inst                1                       # number of overall misses
system.l2.overall_misses::cpu12.data                4                       # number of overall misses
system.l2.overall_misses::cpu13.inst                1                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                2                       # number of overall misses
system.l2.overall_misses::cpu15.data                5                       # number of overall misses
system.l2.overall_misses::total                   947                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     35146250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      8855750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3335000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       114000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2016500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        90500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1289500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        91000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst       966000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data        20500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       864000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data        19500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       744500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data        11500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       818500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        11000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       805500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data        12500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst        24250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       701500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data        22000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst        45250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst        88000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       150500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data        65000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56308500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data      9986750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       480500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       825000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       471000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       499250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       895750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       355500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       981250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       642250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data       756000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       989750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       841250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       622750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20756500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     35146250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     18842500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data       594500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      1047500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst       966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       880000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       510750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       895750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       818500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       366500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       805500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst        24250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       981250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       664250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst        45250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data       756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst        88000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       989750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       841250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       150500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       687750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77065000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     35146250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     18842500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3335000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data       594500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2016500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       915500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1289500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      1047500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst       966000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       880000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       864000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       490500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       744500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       510750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       895750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       818500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       366500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       805500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       606000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst        24250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       981250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       701500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       664250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst        45250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data       756000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst        88000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       989750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       841250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       150500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       687750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77065000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1734                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           24                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                24                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               343                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             620                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             441                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data              14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data              14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data              14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data              14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data              14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2077                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            620                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            441                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data             14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data             14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data             14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data             14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data             14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2077                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.809677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.767296                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.403846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.240000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.288462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.235294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.215686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.226415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.214286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.018182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.450404                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.375887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483965                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.809677                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.517007                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.403846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.240000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.357143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.288462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.215686                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.226415                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.214286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.455946                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.809677                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.517007                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.403846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.240000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.357143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.288462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.215686                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.226415                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.214286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.455946                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 70012.450199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 72588.114754                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 98088.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        57000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 96023.809524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        90500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 107458.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        91000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst        64400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        20500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst        72000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data        19500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 67681.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data        11500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 68208.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        11000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        67125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        12500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst        24250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 58458.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data        22000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst        45250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst        88000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        75250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data        65000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72097.951344                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 94214.622642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       120125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       206250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       239125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       214875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       117750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 124812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 223937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data        88875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       148375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 245312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 160562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       189000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 247437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 210312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 155687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125039.156627                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 70012.450199                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 82642.543860                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 98088.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 99083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 96023.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       183100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 107458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       209500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst        64400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       176000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst        72000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data        98100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 67681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       102150                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 223937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 68208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data        73300                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        67125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       121200                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst        24250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 245312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 58458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data       132850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst        45250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       189000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst        88000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 247437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 210312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        75250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data       137550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81378.035903                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 70012.450199                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 82642.543860                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 98088.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 99083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 96023.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       183100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 107458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       209500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst        64400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       176000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst        72000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data        98100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 67681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       102150                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 223937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 68208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data        73300                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        67125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       121200                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst        24250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 245312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 58458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data       132850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst        45250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       189000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst        88000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 247437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 210312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        75250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data       137550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81378.035903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              986                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       9                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   109.555556                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.data            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                130                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu00.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu00.data             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 134                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.data            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                134                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          502                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              651                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          257                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            257                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            162                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1070                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     30883750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      7072250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1969000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data        83500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       550250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        84500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       105000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       502250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst        52750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       133000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data        57000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41493250                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     11771485                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     11771485                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        55004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        55004                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        15000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        29001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data      8825250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       446500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       922000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       824500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       437500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       463750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       861250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       319500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       946250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       607750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       721500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       956750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       808250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       588250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19079500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     30883750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     15897500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1969000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       550250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       790500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        84500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       824500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       463750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       861250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       502250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       319500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       560000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       946250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst        52750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       607750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       721500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       956750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       808250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       133000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       645250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60572750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     30883750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     15897500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1969000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       550250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       790500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        84500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       824500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       437500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       463750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       861250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       502250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       319500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       560000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       946250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst        52750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       607750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       721500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       956750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       808250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       133000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       645250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     11771485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     72344235                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.809677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.685535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.411765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.090909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.096154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.039216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.115385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.375433                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.361702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472303                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.809677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.478458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.411765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.096154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.039216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.115385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.391430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.809677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.478458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.411765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.096154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.039216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.115385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.515166                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 61521.414343                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 64883.027523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 93761.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        83500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst       110050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        84500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst        52500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst 83708.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        52750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        66500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data        57000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63737.711214                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 45803.443580                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 45803.443580                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        13751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13751                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        15000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14500.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 86522.058824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data       111625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       197625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       230500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       206125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       109375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 115937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 215312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data        79875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       140000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 236562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 151937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data       180375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 239187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 202062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 147062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117774.691358                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 61521.414343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 75343.601896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 93761.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data       106000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       110050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       197625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       230500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        84500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       206125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst        52500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data       109375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 115937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 215312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 83708.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data        79875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       140000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 236562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        52750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 151937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       180375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 239187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 202062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        66500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data       129050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74505.227552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 61521.414343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 75343.601896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 93761.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data       106000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       110050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       197625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       230500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        84500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       206125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst        52500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data       109375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 115937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 215312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 83708.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data        79875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       140000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 236562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        52750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 151937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       180375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 239187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 202062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        66500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data       129050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 45803.443580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67611.434579                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 850                       # Transaction distribution
system.membus.trans_dist::ReadResp                849                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               22                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             47                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               162                       # Transaction distribution
system.membus.trans_dist::ReadExResp              162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        64704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   64704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoop_fanout::samples              1081                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1081    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1081                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1307059                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5369494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2675                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2673                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               24                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              316                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              23                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             70                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           95                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           97                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        39552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        29760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 134336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1408                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             3525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           31.089645                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.285714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                  3209     91.04%     91.04% # Request fanout histogram
system.tol2bus.snoop_fanout::32                   316      8.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             32                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1633239                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1030244                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            714489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82960                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            130485                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85973                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            128491                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            82476                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           134995                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            83454                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           135492                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            80963                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           126985                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            80460                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           137730                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            77988                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           136749                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            79972                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy           139987                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            83952                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy           128992                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            83243                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy           118748                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            88457                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy           122244                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            82240                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy           118490                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            83986                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy           120247                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            84244                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy           127747                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            83495                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy           128251                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
