//! **************************************************************************
// Written by: Map P.15xf on Wed Jun 20 21:40:23 2012
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "dds_logic_step_to_next_value" LOCATE = SITE "D7" LEVEL 1;
COMP "dds_logic_data_out<10>" LOCATE = SITE "A5" LEVEL 1;
COMP "dds_logic_data_out<11>" LOCATE = SITE "M18" LEVEL 1;
COMP "dds_logic_data_out<12>" LOCATE = SITE "D14" LEVEL 1;
COMP "dds_logic_data_out<13>" LOCATE = SITE "P18" LEVEL 1;
COMP "dds_logic_data_out<14>" LOCATE = SITE "C14" LEVEL 1;
COMP "dds_logic_data_out<15>" LOCATE = SITE "R19" LEVEL 1;
COMP "dds_logic_reset_dds_chip" LOCATE = SITE "D10" LEVEL 1;
COMP "dds_logic_address<0>" LOCATE = SITE "D15" LEVEL 1;
COMP "dds_logic_address<1>" LOCATE = SITE "C6" LEVEL 1;
COMP "dds_logic_address<2>" LOCATE = SITE "C16" LEVEL 1;
COMP "i2c_sda" LOCATE = SITE "AB9" LEVEL 1;
COMP "i2c_scl" LOCATE = SITE "Y9" LEVEL 1;
COMP "clk1" LOCATE = SITE "AB13" LEVEL 1;
COMP "hi_inout<0>" LOCATE = SITE "AB12" LEVEL 1;
COMP "hi_inout<1>" LOCATE = SITE "AA12" LEVEL 1;
COMP "hi_inout<2>" LOCATE = SITE "Y13" LEVEL 1;
COMP "hi_inout<3>" LOCATE = SITE "AB18" LEVEL 1;
COMP "hi_inout<4>" LOCATE = SITE "AA18" LEVEL 1;
COMP "hi_inout<5>" LOCATE = SITE "V15" LEVEL 1;
COMP "hi_inout<6>" LOCATE = SITE "AB2" LEVEL 1;
COMP "hi_inout<7>" LOCATE = SITE "AA2" LEVEL 1;
COMP "hi_inout<8>" LOCATE = SITE "Y7" LEVEL 1;
COMP "hi_inout<9>" LOCATE = SITE "Y4" LEVEL 1;
COMP "hi_out<0>" LOCATE = SITE "Y19" LEVEL 1;
COMP "hi_out<1>" LOCATE = SITE "AA8" LEVEL 1;
COMP "hi_aa" LOCATE = SITE "W11" LEVEL 1;
COMP "hi_muxsel" LOCATE = SITE "AA22" LEVEL 1;
COMP "hi_inout<10>" LOCATE = SITE "W4" LEVEL 1;
COMP "hi_inout<11>" LOCATE = SITE "AB6" LEVEL 1;
COMP "hi_inout<12>" LOCATE = SITE "AA6" LEVEL 1;
COMP "hi_inout<13>" LOCATE = SITE "U13" LEVEL 1;
COMP "hi_inout<14>" LOCATE = SITE "U14" LEVEL 1;
COMP "hi_inout<15>" LOCATE = SITE "AA20" LEVEL 1;
COMP "dds_logic_ram_reset" LOCATE = SITE "C8" LEVEL 1;
COMP "dds_logic_fifo_empty" LOCATE = SITE "K18" LEVEL 1;
COMP "dds_logic_fifo_rd_en" LOCATE = SITE "D9" LEVEL 1;
COMP "dds_logic_data_out<0>" LOCATE = SITE "W20" LEVEL 1;
COMP "dds_logic_data_out<1>" LOCATE = SITE "T19" LEVEL 1;
COMP "dds_logic_data_out<2>" LOCATE = SITE "W22" LEVEL 1;
COMP "dds_logic_data_out<3>" LOCATE = SITE "T20" LEVEL 1;
COMP "dds_logic_data_out<4>" LOCATE = SITE "U19" LEVEL 1;
COMP "dds_logic_data_out<5>" LOCATE = SITE "P17" LEVEL 1;
COMP "dds_logic_data_out<6>" LOCATE = SITE "V20" LEVEL 1;
COMP "dds_logic_data_out<7>" LOCATE = SITE "N16" LEVEL 1;
COMP "dds_logic_data_out<8>" LOCATE = SITE "C5" LEVEL 1;
COMP "dds_logic_data_out<9>" LOCATE = SITE "M17" LEVEL 1;
COMP "hi_in<0>" LOCATE = SITE "Y12" LEVEL 1;
COMP "hi_in<1>" LOCATE = SITE "AB20" LEVEL 1;
COMP "hi_in<2>" LOCATE = SITE "AB7" LEVEL 1;
COMP "hi_in<3>" LOCATE = SITE "AB8" LEVEL 1;
COMP "hi_in<4>" LOCATE = SITE "AA4" LEVEL 1;
COMP "hi_in<5>" LOCATE = SITE "AB4" LEVEL 1;
COMP "hi_in<6>" LOCATE = SITE "Y3" LEVEL 1;
COMP "hi_in<7>" LOCATE = SITE "AB3" LEVEL 1;
COMP "led<0>" LOCATE = SITE "Y17" LEVEL 1;
COMP "led<1>" LOCATE = SITE "AB17" LEVEL 1;
COMP "led<2>" LOCATE = SITE "AA14" LEVEL 1;
COMP "led<3>" LOCATE = SITE "AB14" LEVEL 1;
COMP "led<4>" LOCATE = SITE "AA16" LEVEL 1;
COMP "led<5>" LOCATE = SITE "AB16" LEVEL 1;
COMP "led<6>" LOCATE = SITE "AA10" LEVEL 1;
COMP "led<7>" LOCATE = SITE "AB10" LEVEL 1;
COMP "pmt_input" LOCATE = SITE "V22" LEVEL 1;
PIN pmt_input_pin<0> = BEL "pmt_input" PINNAME PAD;
PIN "pmt_input_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "logic_out<10>" LOCATE = SITE "M22" LEVEL 1;
COMP "logic_out<11>" LOCATE = SITE "N22" LEVEL 1;
COMP "logic_out<12>" LOCATE = SITE "L20" LEVEL 1;
COMP "logic_out<20>" LOCATE = SITE "F21" LEVEL 1;
COMP "logic_out<13>" LOCATE = SITE "M20" LEVEL 1;
COMP "logic_out<21>" LOCATE = SITE "G20" LEVEL 1;
COMP "logic_out<14>" LOCATE = SITE "L22" LEVEL 1;
COMP "logic_out<22>" LOCATE = SITE "F22" LEVEL 1;
COMP "logic_out<30>" LOCATE = SITE "B22" LEVEL 1;
COMP "logic_out<15>" LOCATE = SITE "L19" LEVEL 1;
COMP "logic_out<23>" LOCATE = SITE "G22" LEVEL 1;
COMP "logic_out<31>" LOCATE = SITE "C22" LEVEL 1;
COMP "logic_out<16>" LOCATE = SITE "H21" LEVEL 1;
COMP "logic_out<24>" LOCATE = SITE "D21" LEVEL 1;
COMP "logic_out<17>" LOCATE = SITE "K21" LEVEL 1;
COMP "logic_out<25>" LOCATE = SITE "E20" LEVEL 1;
COMP "logic_out<18>" LOCATE = SITE "H22" LEVEL 1;
COMP "logic_out<26>" LOCATE = SITE "D22" LEVEL 1;
COMP "logic_out<19>" LOCATE = SITE "K22" LEVEL 1;
COMP "logic_out<27>" LOCATE = SITE "E22" LEVEL 1;
COMP "logic_out<28>" LOCATE = SITE "B21" LEVEL 1;
COMP "logic_out<29>" LOCATE = SITE "C20" LEVEL 1;
COMP "dds_logic_fifo_rd_clk" LOCATE = SITE "C10" LEVEL 1;
PIN dds_logic_fifo_rd_clk_pin<0> = BEL "dds_logic_fifo_rd_clk" PINNAME PAD;
PIN "dds_logic_fifo_rd_clk_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "logic_in<0>" LOCATE = SITE "G16" LEVEL 1;
COMP "logic_in<1>" LOCATE = SITE "G19" LEVEL 1;
COMP "logic_in<2>" LOCATE = SITE "G17" LEVEL 1;
COMP "logic_in<3>" LOCATE = SITE "F20" LEVEL 1;
COMP "logic_out<0>" LOCATE = SITE "T21" LEVEL 1;
COMP "logic_out<1>" LOCATE = SITE "U20" LEVEL 1;
COMP "logic_out<2>" LOCATE = SITE "T22" LEVEL 1;
COMP "logic_out<3>" LOCATE = SITE "U22" LEVEL 1;
COMP "logic_out<4>" LOCATE = SITE "P21" LEVEL 1;
COMP "logic_out<5>" LOCATE = SITE "R20" LEVEL 1;
COMP "logic_out<6>" LOCATE = SITE "P22" LEVEL 1;
COMP "logic_out<7>" LOCATE = SITE "R22" LEVEL 1;
COMP "logic_out<8>" LOCATE = SITE "M21" LEVEL 1;
COMP "logic_out<9>" LOCATE = SITE "N20" LEVEL 1;
PIN pll/clkout2_buf_pin<1> = BEL "pll/clkout2_buf" PINNAME O;
PIN "pll/clkout2_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3" PINNAME O;
PIN pll/dcm_sp_inst_pins<2> = BEL "pll/dcm_sp_inst" PINNAME CLKFB;
TIMEGRP clk_200 = BEL "pmt_sampled" BEL "pmt_synced" BEL "fifo_photon_din_0"
        BEL "fifo_photon_din_1" BEL "fifo_photon_din_2" BEL
        "fifo_photon_din_3" BEL "fifo_photon_din_4" BEL "fifo_photon_din_5"
        BEL "fifo_photon_din_6" BEL "fifo_photon_din_7" BEL
        "fifo_photon_din_8" BEL "fifo_photon_din_9" BEL "fifo_photon_din_10"
        BEL "fifo_photon_din_11" BEL "fifo_photon_din_12" BEL
        "fifo_photon_din_13" BEL "fifo_photon_din_14" BEL "fifo_photon_din_15"
        BEL "fifo_photon_din_16" BEL "fifo_photon_din_17" BEL
        "fifo_photon_din_18" BEL "fifo_photon_din_19" BEL "fifo_photon_din_20"
        BEL "fifo_photon_din_21" BEL "fifo_photon_din_22" BEL
        "fifo_photon_din_23" BEL "fifo_photon_din_24" BEL "fifo_photon_din_25"
        BEL "fifo_photon_din_26" BEL "fifo_photon_din_27" BEL
        "fifo_photon_din_28" BEL "fifo_photon_din_29" BEL "fifo_photon_din_30"
        BEL "fifo_photon_din_31" PIN
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3_pins<1>" PIN
        "pll/dcm_sp_inst_pins<2>";
TIMEGRP pll_clk2x = BEL "pmt_sampled" BEL "pmt_synced" BEL "fifo_photon_din_0"
        BEL "fifo_photon_din_1" BEL "fifo_photon_din_2" BEL
        "fifo_photon_din_3" BEL "fifo_photon_din_4" BEL "fifo_photon_din_5"
        BEL "fifo_photon_din_6" BEL "fifo_photon_din_7" BEL
        "fifo_photon_din_8" BEL "fifo_photon_din_9" BEL "fifo_photon_din_10"
        BEL "fifo_photon_din_11" BEL "fifo_photon_din_12" BEL
        "fifo_photon_din_13" BEL "fifo_photon_din_14" BEL "fifo_photon_din_15"
        BEL "fifo_photon_din_16" BEL "fifo_photon_din_17" BEL
        "fifo_photon_din_18" BEL "fifo_photon_din_19" BEL "fifo_photon_din_20"
        BEL "fifo_photon_din_21" BEL "fifo_photon_din_22" BEL
        "fifo_photon_din_23" BEL "fifo_photon_din_24" BEL "fifo_photon_din_25"
        BEL "fifo_photon_din_26" BEL "fifo_photon_din_27" BEL
        "fifo_photon_din_28" BEL "fifo_photon_din_29" BEL "fifo_photon_din_30"
        BEL "fifo_photon_din_31" BEL "pll/clkout1_buf" PIN
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_3_pins<1>" PIN
        "pll/dcm_sp_inst_pins<2>";
TIMEGRP clk_100 = BEL "ram_data_out_2_0" BEL "ram_data_out_2_1" BEL
        "ram_data_out_2_2" BEL "ram_data_out_2_3" BEL "ram_data_out_2_4" BEL
        "ram_data_out_2_5" BEL "ram_data_out_2_6" BEL "ram_data_out_2_7" BEL
        "ram_data_out_2_8" BEL "ram_data_out_2_9" BEL "ram_data_out_2_10" BEL
        "ram_data_out_2_11" BEL "ram_data_out_2_12" BEL "ram_data_out_2_13"
        BEL "ram_data_out_2_14" BEL "ram_data_out_2_15" BEL
        "ram_data_out_2_16" BEL "ram_data_out_2_17" BEL "ram_data_out_2_18"
        BEL "ram_data_out_2_19" BEL "ram_data_out_2_20" BEL
        "ram_data_out_2_21" BEL "ram_data_out_2_22" BEL "ram_data_out_2_23"
        BEL "ram_data_out_2_24" BEL "ram_data_out_2_25" BEL
        "ram_data_out_2_26" BEL "ram_data_out_2_27" BEL "ram_data_out_2_28"
        BEL "ram_data_out_2_29" BEL "ram_data_out_2_30" BEL
        "ram_data_out_2_31" BEL "ram_data_out_2_32" BEL "ram_data_out_2_33"
        BEL "ram_data_out_2_34" BEL "ram_data_out_2_35" BEL
        "ram_data_out_2_36" BEL "ram_data_out_2_37" BEL "ram_data_out_2_38"
        BEL "ram_data_out_2_39" BEL "ram_data_out_2_40" BEL
        "ram_data_out_2_41" BEL "ram_data_out_2_42" BEL "ram_data_out_2_43"
        BEL "ram_data_out_2_44" BEL "ram_data_out_2_45" BEL
        "ram_data_out_2_46" BEL "ram_data_out_2_47" BEL "ram_data_out_2_48"
        BEL "ram_data_out_2_49" BEL "ram_data_out_2_50" BEL
        "ram_data_out_2_51" BEL "ram_data_out_2_52" BEL "ram_data_out_2_53"
        BEL "ram_data_out_2_54" BEL "ram_data_out_2_55" BEL
        "ram_data_out_2_56" BEL "ram_data_out_2_57" BEL "ram_data_out_2_58"
        BEL "ram_data_out_2_59" BEL "ram_data_out_2_60" BEL
        "ram_data_out_2_61" BEL "ram_read_address_0" BEL "ram_read_address_1"
        BEL "ram_read_address_2" BEL "ram_read_address_3" BEL
        "ram_read_address_4" BEL "ram_read_address_5" BEL "ram_read_address_6"
        BEL "ram_read_address_7" BEL "ram_read_address_8" BEL
        "ram_read_address_9" BEL "ram_data_out_1_0" BEL "ram_data_out_1_1" BEL
        "ram_data_out_1_2" BEL "ram_data_out_1_3" BEL "ram_data_out_1_4" BEL
        "ram_data_out_1_5" BEL "ram_data_out_1_6" BEL "ram_data_out_1_7" BEL
        "ram_data_out_1_8" BEL "ram_data_out_1_9" BEL "ram_data_out_1_10" BEL
        "ram_data_out_1_11" BEL "ram_data_out_1_12" BEL "ram_data_out_1_13"
        BEL "ram_data_out_1_14" BEL "ram_data_out_1_15" BEL
        "ram_data_out_1_16" BEL "ram_data_out_1_17" BEL "ram_data_out_1_18"
        BEL "ram_data_out_1_19" BEL "ram_data_out_1_20" BEL
        "ram_data_out_1_21" BEL "ram_data_out_1_22" BEL "ram_data_out_1_23"
        BEL "ram_data_out_1_24" BEL "ram_data_out_1_25" BEL
        "ram_data_out_1_26" BEL "ram_data_out_1_27" BEL "ram_data_out_1_28"
        BEL "ram_data_out_1_29" BEL "ram_data_out_1_30" BEL
        "ram_data_out_1_31" BEL "pulser_ram_addra_0" BEL "pulser_ram_addra_1"
        BEL "pulser_ram_addra_2" BEL "pulser_ram_addra_3" BEL
        "pulser_ram_addra_4" BEL "pulser_ram_addra_5" BEL "pulser_ram_addra_6"
        BEL "pulser_ram_addra_7" BEL "pulser_ram_addra_8" BEL
        "pulser_ram_addra_9" BEL "pulser_ram_dina_0" BEL "pulser_ram_dina_1"
        BEL "pulser_ram_dina_2" BEL "pulser_ram_dina_3" BEL
        "pulser_ram_dina_4" BEL "pulser_ram_dina_5" BEL "pulser_ram_dina_6"
        BEL "pulser_ram_dina_7" BEL "pulser_ram_dina_8" BEL
        "pulser_ram_dina_9" BEL "pulser_ram_dina_10" BEL "pulser_ram_dina_11"
        BEL "pulser_ram_dina_12" BEL "pulser_ram_dina_13" BEL
        "pulser_ram_dina_14" BEL "pulser_ram_dina_15" BEL "pulser_ram_dina_16"
        BEL "pulser_ram_dina_17" BEL "pulser_ram_dina_18" BEL
        "pulser_ram_dina_19" BEL "pulser_ram_dina_20" BEL "pulser_ram_dina_21"
        BEL "pulser_ram_dina_22" BEL "pulser_ram_dina_23" BEL
        "pulser_ram_dina_24" BEL "pulser_ram_dina_25" BEL "pulser_ram_dina_26"
        BEL "pulser_ram_dina_27" BEL "pulser_ram_dina_28" BEL
        "pulser_ram_dina_29" BEL "pulser_ram_dina_30" BEL "pulser_ram_dina_31"
        BEL "pulser_ram_dina_32" BEL "pulser_ram_dina_33" BEL
        "pulser_ram_dina_34" BEL "pulser_ram_dina_35" BEL "pulser_ram_dina_36"
        BEL "pulser_ram_dina_37" BEL "pulser_ram_dina_38" BEL
        "pulser_ram_dina_39" BEL "pulser_ram_dina_40" BEL "pulser_ram_dina_41"
        BEL "pulser_ram_dina_42" BEL "pulser_ram_dina_43" BEL
        "pulser_ram_dina_44" BEL "pulser_ram_dina_45" BEL "pulser_ram_dina_46"
        BEL "pulser_ram_dina_47" BEL "pulser_ram_dina_48" BEL
        "pulser_ram_dina_49" BEL "pulser_ram_dina_50" BEL "pulser_ram_dina_51"
        BEL "pulser_ram_dina_52" BEL "pulser_ram_dina_53" BEL
        "pulser_ram_dina_54" BEL "pulser_ram_dina_55" BEL "pulser_ram_dina_56"
        BEL "pulser_ram_dina_57" BEL "pulser_ram_dina_58" BEL
        "pulser_ram_dina_59" BEL "pulser_ram_dina_60" BEL "pulser_ram_dina_61"
        BEL "pulser_ram_dina_62" BEL "pulser_ram_dina_63" BEL "time_stamp_0"
        BEL "time_stamp_1" BEL "time_stamp_2" BEL "time_stamp_3" BEL
        "time_stamp_4" BEL "time_stamp_5" BEL "time_stamp_6" BEL
        "time_stamp_7" BEL "time_stamp_8" BEL "time_stamp_9" BEL
        "time_stamp_10" BEL "time_stamp_11" BEL "time_stamp_12" BEL
        "time_stamp_13" BEL "time_stamp_14" BEL "time_stamp_15" BEL
        "time_stamp_16" BEL "time_stamp_17" BEL "time_stamp_18" BEL
        "time_stamp_19" BEL "time_stamp_20" BEL "time_stamp_21" BEL
        "time_stamp_22" BEL "time_stamp_23" BEL "time_stamp_24" BEL
        "time_stamp_25" BEL "time_stamp_26" BEL "time_stamp_27" BEL
        "time_stamp_28" BEL "time_stamp_29" BEL "time_count_0" BEL
        "time_count_1" BEL "time_count_2" BEL "time_count_3" BEL
        "time_count_4" BEL "time_count_5" BEL "time_count_6" BEL
        "time_count_7" BEL "time_count_8" BEL "time_count_9" BEL
        "time_count_10" BEL "time_count_11" BEL "time_count_12" BEL
        "time_count_13" BEL "time_count_14" BEL "time_count_15" BEL
        "time_count_16" BEL "time_count_17" BEL "time_count_18" BEL
        "time_count_19" BEL "time_count_20" BEL "time_count_21" BEL
        "time_count_22" BEL "time_count_23" BEL "time_count_24" BEL
        "time_count_25" BEL "time_count_26" BEL "time_count_27" BEL
        "time_count_28" BEL "time_count_29" BEL "time_count_30" BEL
        "time_count_31" BEL "seq_count_0" BEL "seq_count_1" BEL "seq_count_2"
        BEL "seq_count_3" BEL "seq_count_4" BEL "seq_count_5" BEL
        "seq_count_6" BEL "seq_count_7" BEL "seq_count_8" BEL "seq_count_9"
        BEL "seq_count_10" BEL "seq_count_11" BEL "seq_count_12" BEL
        "seq_count_13" BEL "seq_count_14" BEL "seq_count_15" BEL
        "seq_count_bit_0" BEL "seq_count_bit_1" BEL "seq_count_bit_2" BEL
        "seq_count_bit_3" BEL "seq_count_bit_4" BEL "seq_count_bit_5" BEL
        "seq_count_bit_6" BEL "seq_count_bit_7" BEL "seq_count_bit_8" BEL
        "seq_count_bit_9" BEL "seq_count_bit_10" BEL "seq_count_bit_11" BEL
        "seq_count_bit_12" BEL "seq_count_bit_13" BEL "seq_count_bit_14" BEL
        "seq_count_bit_15" BEL "ram_process_count_0" BEL "ram_process_count_1"
        BEL "ram_process_count_2" BEL "photon_time_tag_0" BEL
        "photon_time_tag_1" BEL "photon_time_tag_2" BEL "photon_time_tag_3"
        BEL "photon_time_tag_4" BEL "photon_time_tag_5" BEL
        "photon_time_tag_6" BEL "photon_time_tag_7" BEL "photon_time_tag_8"
        BEL "photon_time_tag_9" BEL "photon_time_tag_10" BEL
        "photon_time_tag_11" BEL "photon_time_tag_12" BEL "photon_time_tag_13"
        BEL "photon_time_tag_14" BEL "photon_time_tag_15" BEL
        "photon_time_tag_16" BEL "photon_time_tag_17" BEL "photon_time_tag_18"
        BEL "photon_time_tag_19" BEL "photon_time_tag_20" BEL
        "photon_time_tag_21" BEL "photon_time_tag_22" BEL "photon_time_tag_23"
        BEL "photon_time_tag_24" BEL "photon_time_tag_25" BEL
        "photon_time_tag_26" BEL "photon_time_tag_27" BEL "photon_time_tag_28"
        BEL "photon_time_tag_29" BEL "photon_time_tag_30" BEL
        "photon_time_tag_31" BEL "pulser_ram_addrb_0" BEL "pulser_ram_addrb_1"
        BEL "pulser_ram_addrb_2" BEL "pulser_ram_addrb_3" BEL
        "pulser_ram_addrb_4" BEL "pulser_ram_addrb_5" BEL "pulser_ram_addrb_6"
        BEL "pulser_ram_addrb_7" BEL "pulser_ram_addrb_8" BEL
        "pulser_ram_addrb_9" BEL "master_logic_0" BEL "master_logic_1" BEL
        "master_logic_2" BEL "master_logic_3" BEL "master_logic_4" BEL
        "master_logic_5" BEL "master_logic_6" BEL "master_logic_7" BEL
        "master_logic_8" BEL "master_logic_9" BEL "master_logic_10" BEL
        "master_logic_11" BEL "master_logic_12" BEL "master_logic_13" BEL
        "master_logic_14" BEL "master_logic_15" BEL "master_logic_16" BEL
        "master_logic_17" BEL "master_logic_18" BEL "master_logic_19" BEL
        "master_logic_20" BEL "master_logic_21" BEL "master_logic_22" BEL
        "master_logic_23" BEL "master_logic_24" BEL "master_logic_25" BEL
        "master_logic_26" BEL "master_logic_27" BEL "master_logic_28" BEL
        "master_logic_29" BEL "master_logic_30" BEL "master_logic_31" BEL
        "wr_en_var" BEL "wr_clk_var" BEL "fifo_data_var_0" BEL
        "fifo_data_var_1" BEL "fifo_data_var_2" BEL "fifo_data_var_3" BEL
        "fifo_data_var_4" BEL "fifo_data_var_5" BEL "fifo_data_var_6" BEL
        "fifo_data_var_7" BEL "fifo_data_var_8" BEL "fifo_data_var_9" BEL
        "fifo_data_var_10" BEL "fifo_data_var_11" BEL "fifo_data_var_12" BEL
        "fifo_data_var_13" BEL "fifo_data_var_14" BEL "fifo_data_var_15" BEL
        "fifo_data_var_16" BEL "fifo_data_var_17" BEL "fifo_data_var_18" BEL
        "fifo_data_var_19" BEL "fifo_data_var_20" BEL "fifo_data_var_21" BEL
        "fifo_data_var_22" BEL "fifo_data_var_23" BEL "fifo_data_var_24" BEL
        "fifo_data_var_25" BEL "fifo_data_var_26" BEL "fifo_data_var_27" BEL
        "fifo_data_var_28" BEL "fifo_data_var_29" BEL "fifo_data_var_30" BEL
        "fifo_data_var_31" BEL "pmt_count_reset_var" BEL "_i000190_0" BEL
        "_i000190_1" BEL "_i000190_2" BEL "_i000190_3" BEL "_i000190_4" BEL
        "_i000190_5" BEL "_i000190_6" BEL "_i000190_7" BEL "_i000190_8" BEL
        "_i000190_9" BEL "_i000190_10" BEL "_i000190_11" BEL "_i000190_12" BEL
        "_i000190_13" BEL "_i000190_14" BEL "_i000190_15" BEL "_i000190_16"
        BEL "_i000190_17" BEL "_i000190_18" BEL "_i000190_19" BEL
        "_i000190_20" BEL "_i000190_21" BEL "_i000190_22" BEL "_i000190_23"
        BEL "_i000190_24" BEL "_i000190_25" BEL "_i000190_26" BEL
        "_i000190_27" BEL "_i000190_28" BEL "_i000190_29" BEL "_i000190_30"
        BEL "count_0" BEL "count_1" BEL "count_2" BEL "count_3" BEL
        "_i000133_FSM_FFd4" BEL "_i000133_FSM_FFd3" BEL "_i000133_FSM_FFd2"
        BEL "_i000133_FSM_FFd1" BEL "count1_FSM_FFd2" BEL
        "write_ram_address_0" BEL "write_ram_address_1" BEL
        "write_ram_address_2" BEL "write_ram_address_3" BEL
        "write_ram_address_4" BEL "write_ram_address_5" BEL
        "write_ram_address_6" BEL "write_ram_address_7" BEL
        "write_ram_address_8" BEL "write_ram_address_9" BEL "count1_FSM_FFd1"
        BEL "pulser_sequence_done" BEL "fifo_pulser_rd_clk" BEL
        "fifo_pulser_rd_en" BEL "pulser_ram_wea_0" BEL "pulser_ram_clka" BEL
        "pulser_ram_clkb" BEL "normal_pmt_auto_count_clk" BEL "ep40/trigff0_0"
        BEL "ep40/trigff0_1" BEL "ep40/trigff0_2" BEL "ep40/trigff0_3" BEL
        "ep40/trigff0_4" BEL "ep40/trigff0_5" BEL "ep40/trigff0_6" BEL
        "ep40/trigff0_7" BEL "ep40/trigff1_0" BEL "ep40/trigff1_1" BEL
        "ep40/trigff1_2" BEL "ep40/trigff1_3" BEL "ep40/trigff1_4" BEL
        "ep40/trigff1_5" BEL "ep40/trigff1_6" BEL "ep40/trigff1_7" BEL
        "ep40/ep_trigger_0" BEL "ep40/ep_trigger_1" BEL "ep40/ep_trigger_2"
        BEL "ep40/ep_trigger_3" BEL "ep40/ep_trigger_4" BEL
        "ep40/ep_trigger_5" BEL "ep40/ep_trigger_6" BEL "ep40/ep_trigger_7";
TIMEGRP pll_clk0 = BEL "ram_data_out_2_0" BEL "ram_data_out_2_1" BEL
        "ram_data_out_2_2" BEL "ram_data_out_2_3" BEL "ram_data_out_2_4" BEL
        "ram_data_out_2_5" BEL "ram_data_out_2_6" BEL "ram_data_out_2_7" BEL
        "ram_data_out_2_8" BEL "ram_data_out_2_9" BEL "ram_data_out_2_10" BEL
        "ram_data_out_2_11" BEL "ram_data_out_2_12" BEL "ram_data_out_2_13"
        BEL "ram_data_out_2_14" BEL "ram_data_out_2_15" BEL
        "ram_data_out_2_16" BEL "ram_data_out_2_17" BEL "ram_data_out_2_18"
        BEL "ram_data_out_2_19" BEL "ram_data_out_2_20" BEL
        "ram_data_out_2_21" BEL "ram_data_out_2_22" BEL "ram_data_out_2_23"
        BEL "ram_data_out_2_24" BEL "ram_data_out_2_25" BEL
        "ram_data_out_2_26" BEL "ram_data_out_2_27" BEL "ram_data_out_2_28"
        BEL "ram_data_out_2_29" BEL "ram_data_out_2_30" BEL
        "ram_data_out_2_31" BEL "ram_data_out_2_32" BEL "ram_data_out_2_33"
        BEL "ram_data_out_2_34" BEL "ram_data_out_2_35" BEL
        "ram_data_out_2_36" BEL "ram_data_out_2_37" BEL "ram_data_out_2_38"
        BEL "ram_data_out_2_39" BEL "ram_data_out_2_40" BEL
        "ram_data_out_2_41" BEL "ram_data_out_2_42" BEL "ram_data_out_2_43"
        BEL "ram_data_out_2_44" BEL "ram_data_out_2_45" BEL
        "ram_data_out_2_46" BEL "ram_data_out_2_47" BEL "ram_data_out_2_48"
        BEL "ram_data_out_2_49" BEL "ram_data_out_2_50" BEL
        "ram_data_out_2_51" BEL "ram_data_out_2_52" BEL "ram_data_out_2_53"
        BEL "ram_data_out_2_54" BEL "ram_data_out_2_55" BEL
        "ram_data_out_2_56" BEL "ram_data_out_2_57" BEL "ram_data_out_2_58"
        BEL "ram_data_out_2_59" BEL "ram_data_out_2_60" BEL
        "ram_data_out_2_61" BEL "ram_read_address_0" BEL "ram_read_address_1"
        BEL "ram_read_address_2" BEL "ram_read_address_3" BEL
        "ram_read_address_4" BEL "ram_read_address_5" BEL "ram_read_address_6"
        BEL "ram_read_address_7" BEL "ram_read_address_8" BEL
        "ram_read_address_9" BEL "ram_data_out_1_0" BEL "ram_data_out_1_1" BEL
        "ram_data_out_1_2" BEL "ram_data_out_1_3" BEL "ram_data_out_1_4" BEL
        "ram_data_out_1_5" BEL "ram_data_out_1_6" BEL "ram_data_out_1_7" BEL
        "ram_data_out_1_8" BEL "ram_data_out_1_9" BEL "ram_data_out_1_10" BEL
        "ram_data_out_1_11" BEL "ram_data_out_1_12" BEL "ram_data_out_1_13"
        BEL "ram_data_out_1_14" BEL "ram_data_out_1_15" BEL
        "ram_data_out_1_16" BEL "ram_data_out_1_17" BEL "ram_data_out_1_18"
        BEL "ram_data_out_1_19" BEL "ram_data_out_1_20" BEL
        "ram_data_out_1_21" BEL "ram_data_out_1_22" BEL "ram_data_out_1_23"
        BEL "ram_data_out_1_24" BEL "ram_data_out_1_25" BEL
        "ram_data_out_1_26" BEL "ram_data_out_1_27" BEL "ram_data_out_1_28"
        BEL "ram_data_out_1_29" BEL "ram_data_out_1_30" BEL
        "ram_data_out_1_31" BEL "pulser_ram_addra_0" BEL "pulser_ram_addra_1"
        BEL "pulser_ram_addra_2" BEL "pulser_ram_addra_3" BEL
        "pulser_ram_addra_4" BEL "pulser_ram_addra_5" BEL "pulser_ram_addra_6"
        BEL "pulser_ram_addra_7" BEL "pulser_ram_addra_8" BEL
        "pulser_ram_addra_9" BEL "pulser_ram_dina_0" BEL "pulser_ram_dina_1"
        BEL "pulser_ram_dina_2" BEL "pulser_ram_dina_3" BEL
        "pulser_ram_dina_4" BEL "pulser_ram_dina_5" BEL "pulser_ram_dina_6"
        BEL "pulser_ram_dina_7" BEL "pulser_ram_dina_8" BEL
        "pulser_ram_dina_9" BEL "pulser_ram_dina_10" BEL "pulser_ram_dina_11"
        BEL "pulser_ram_dina_12" BEL "pulser_ram_dina_13" BEL
        "pulser_ram_dina_14" BEL "pulser_ram_dina_15" BEL "pulser_ram_dina_16"
        BEL "pulser_ram_dina_17" BEL "pulser_ram_dina_18" BEL
        "pulser_ram_dina_19" BEL "pulser_ram_dina_20" BEL "pulser_ram_dina_21"
        BEL "pulser_ram_dina_22" BEL "pulser_ram_dina_23" BEL
        "pulser_ram_dina_24" BEL "pulser_ram_dina_25" BEL "pulser_ram_dina_26"
        BEL "pulser_ram_dina_27" BEL "pulser_ram_dina_28" BEL
        "pulser_ram_dina_29" BEL "pulser_ram_dina_30" BEL "pulser_ram_dina_31"
        BEL "pulser_ram_dina_32" BEL "pulser_ram_dina_33" BEL
        "pulser_ram_dina_34" BEL "pulser_ram_dina_35" BEL "pulser_ram_dina_36"
        BEL "pulser_ram_dina_37" BEL "pulser_ram_dina_38" BEL
        "pulser_ram_dina_39" BEL "pulser_ram_dina_40" BEL "pulser_ram_dina_41"
        BEL "pulser_ram_dina_42" BEL "pulser_ram_dina_43" BEL
        "pulser_ram_dina_44" BEL "pulser_ram_dina_45" BEL "pulser_ram_dina_46"
        BEL "pulser_ram_dina_47" BEL "pulser_ram_dina_48" BEL
        "pulser_ram_dina_49" BEL "pulser_ram_dina_50" BEL "pulser_ram_dina_51"
        BEL "pulser_ram_dina_52" BEL "pulser_ram_dina_53" BEL
        "pulser_ram_dina_54" BEL "pulser_ram_dina_55" BEL "pulser_ram_dina_56"
        BEL "pulser_ram_dina_57" BEL "pulser_ram_dina_58" BEL
        "pulser_ram_dina_59" BEL "pulser_ram_dina_60" BEL "pulser_ram_dina_61"
        BEL "pulser_ram_dina_62" BEL "pulser_ram_dina_63" BEL "time_stamp_0"
        BEL "time_stamp_1" BEL "time_stamp_2" BEL "time_stamp_3" BEL
        "time_stamp_4" BEL "time_stamp_5" BEL "time_stamp_6" BEL
        "time_stamp_7" BEL "time_stamp_8" BEL "time_stamp_9" BEL
        "time_stamp_10" BEL "time_stamp_11" BEL "time_stamp_12" BEL
        "time_stamp_13" BEL "time_stamp_14" BEL "time_stamp_15" BEL
        "time_stamp_16" BEL "time_stamp_17" BEL "time_stamp_18" BEL
        "time_stamp_19" BEL "time_stamp_20" BEL "time_stamp_21" BEL
        "time_stamp_22" BEL "time_stamp_23" BEL "time_stamp_24" BEL
        "time_stamp_25" BEL "time_stamp_26" BEL "time_stamp_27" BEL
        "time_stamp_28" BEL "time_stamp_29" BEL "time_count_0" BEL
        "time_count_1" BEL "time_count_2" BEL "time_count_3" BEL
        "time_count_4" BEL "time_count_5" BEL "time_count_6" BEL
        "time_count_7" BEL "time_count_8" BEL "time_count_9" BEL
        "time_count_10" BEL "time_count_11" BEL "time_count_12" BEL
        "time_count_13" BEL "time_count_14" BEL "time_count_15" BEL
        "time_count_16" BEL "time_count_17" BEL "time_count_18" BEL
        "time_count_19" BEL "time_count_20" BEL "time_count_21" BEL
        "time_count_22" BEL "time_count_23" BEL "time_count_24" BEL
        "time_count_25" BEL "time_count_26" BEL "time_count_27" BEL
        "time_count_28" BEL "time_count_29" BEL "time_count_30" BEL
        "time_count_31" BEL "seq_count_0" BEL "seq_count_1" BEL "seq_count_2"
        BEL "seq_count_3" BEL "seq_count_4" BEL "seq_count_5" BEL
        "seq_count_6" BEL "seq_count_7" BEL "seq_count_8" BEL "seq_count_9"
        BEL "seq_count_10" BEL "seq_count_11" BEL "seq_count_12" BEL
        "seq_count_13" BEL "seq_count_14" BEL "seq_count_15" BEL
        "seq_count_bit_0" BEL "seq_count_bit_1" BEL "seq_count_bit_2" BEL
        "seq_count_bit_3" BEL "seq_count_bit_4" BEL "seq_count_bit_5" BEL
        "seq_count_bit_6" BEL "seq_count_bit_7" BEL "seq_count_bit_8" BEL
        "seq_count_bit_9" BEL "seq_count_bit_10" BEL "seq_count_bit_11" BEL
        "seq_count_bit_12" BEL "seq_count_bit_13" BEL "seq_count_bit_14" BEL
        "seq_count_bit_15" BEL "ram_process_count_0" BEL "ram_process_count_1"
        BEL "ram_process_count_2" BEL "photon_time_tag_0" BEL
        "photon_time_tag_1" BEL "photon_time_tag_2" BEL "photon_time_tag_3"
        BEL "photon_time_tag_4" BEL "photon_time_tag_5" BEL
        "photon_time_tag_6" BEL "photon_time_tag_7" BEL "photon_time_tag_8"
        BEL "photon_time_tag_9" BEL "photon_time_tag_10" BEL
        "photon_time_tag_11" BEL "photon_time_tag_12" BEL "photon_time_tag_13"
        BEL "photon_time_tag_14" BEL "photon_time_tag_15" BEL
        "photon_time_tag_16" BEL "photon_time_tag_17" BEL "photon_time_tag_18"
        BEL "photon_time_tag_19" BEL "photon_time_tag_20" BEL
        "photon_time_tag_21" BEL "photon_time_tag_22" BEL "photon_time_tag_23"
        BEL "photon_time_tag_24" BEL "photon_time_tag_25" BEL
        "photon_time_tag_26" BEL "photon_time_tag_27" BEL "photon_time_tag_28"
        BEL "photon_time_tag_29" BEL "photon_time_tag_30" BEL
        "photon_time_tag_31" BEL "pulser_ram_addrb_0" BEL "pulser_ram_addrb_1"
        BEL "pulser_ram_addrb_2" BEL "pulser_ram_addrb_3" BEL
        "pulser_ram_addrb_4" BEL "pulser_ram_addrb_5" BEL "pulser_ram_addrb_6"
        BEL "pulser_ram_addrb_7" BEL "pulser_ram_addrb_8" BEL
        "pulser_ram_addrb_9" BEL "master_logic_0" BEL "master_logic_1" BEL
        "master_logic_2" BEL "master_logic_3" BEL "master_logic_4" BEL
        "master_logic_5" BEL "master_logic_6" BEL "master_logic_7" BEL
        "master_logic_8" BEL "master_logic_9" BEL "master_logic_10" BEL
        "master_logic_11" BEL "master_logic_12" BEL "master_logic_13" BEL
        "master_logic_14" BEL "master_logic_15" BEL "master_logic_16" BEL
        "master_logic_17" BEL "master_logic_18" BEL "master_logic_19" BEL
        "master_logic_20" BEL "master_logic_21" BEL "master_logic_22" BEL
        "master_logic_23" BEL "master_logic_24" BEL "master_logic_25" BEL
        "master_logic_26" BEL "master_logic_27" BEL "master_logic_28" BEL
        "master_logic_29" BEL "master_logic_30" BEL "master_logic_31" BEL
        "wr_en_var" BEL "wr_clk_var" BEL "fifo_data_var_0" BEL
        "fifo_data_var_1" BEL "fifo_data_var_2" BEL "fifo_data_var_3" BEL
        "fifo_data_var_4" BEL "fifo_data_var_5" BEL "fifo_data_var_6" BEL
        "fifo_data_var_7" BEL "fifo_data_var_8" BEL "fifo_data_var_9" BEL
        "fifo_data_var_10" BEL "fifo_data_var_11" BEL "fifo_data_var_12" BEL
        "fifo_data_var_13" BEL "fifo_data_var_14" BEL "fifo_data_var_15" BEL
        "fifo_data_var_16" BEL "fifo_data_var_17" BEL "fifo_data_var_18" BEL
        "fifo_data_var_19" BEL "fifo_data_var_20" BEL "fifo_data_var_21" BEL
        "fifo_data_var_22" BEL "fifo_data_var_23" BEL "fifo_data_var_24" BEL
        "fifo_data_var_25" BEL "fifo_data_var_26" BEL "fifo_data_var_27" BEL
        "fifo_data_var_28" BEL "fifo_data_var_29" BEL "fifo_data_var_30" BEL
        "fifo_data_var_31" BEL "pmt_count_reset_var" BEL "_i000190_0" BEL
        "_i000190_1" BEL "_i000190_2" BEL "_i000190_3" BEL "_i000190_4" BEL
        "_i000190_5" BEL "_i000190_6" BEL "_i000190_7" BEL "_i000190_8" BEL
        "_i000190_9" BEL "_i000190_10" BEL "_i000190_11" BEL "_i000190_12" BEL
        "_i000190_13" BEL "_i000190_14" BEL "_i000190_15" BEL "_i000190_16"
        BEL "_i000190_17" BEL "_i000190_18" BEL "_i000190_19" BEL
        "_i000190_20" BEL "_i000190_21" BEL "_i000190_22" BEL "_i000190_23"
        BEL "_i000190_24" BEL "_i000190_25" BEL "_i000190_26" BEL
        "_i000190_27" BEL "_i000190_28" BEL "_i000190_29" BEL "_i000190_30"
        BEL "count_0" BEL "count_1" BEL "count_2" BEL "count_3" BEL
        "_i000133_FSM_FFd4" BEL "_i000133_FSM_FFd3" BEL "_i000133_FSM_FFd2"
        BEL "_i000133_FSM_FFd1" BEL "count1_FSM_FFd2" BEL
        "write_ram_address_0" BEL "write_ram_address_1" BEL
        "write_ram_address_2" BEL "write_ram_address_3" BEL
        "write_ram_address_4" BEL "write_ram_address_5" BEL
        "write_ram_address_6" BEL "write_ram_address_7" BEL
        "write_ram_address_8" BEL "write_ram_address_9" BEL "count1_FSM_FFd1"
        BEL "pll/clkout2_buf" BEL "pulser_sequence_done" BEL
        "fifo_pulser_rd_clk" BEL "fifo_pulser_rd_en" BEL "pulser_ram_wea_0"
        BEL "pulser_ram_clka" BEL "pulser_ram_clkb" BEL
        "normal_pmt_auto_count_clk" BEL "ep40/trigff0_0" BEL "ep40/trigff0_1"
        BEL "ep40/trigff0_2" BEL "ep40/trigff0_3" BEL "ep40/trigff0_4" BEL
        "ep40/trigff0_5" BEL "ep40/trigff0_6" BEL "ep40/trigff0_7" BEL
        "ep40/trigff1_0" BEL "ep40/trigff1_1" BEL "ep40/trigff1_2" BEL
        "ep40/trigff1_3" BEL "ep40/trigff1_4" BEL "ep40/trigff1_5" BEL
        "ep40/trigff1_6" BEL "ep40/trigff1_7" BEL "ep40/ep_trigger_0" BEL
        "ep40/ep_trigger_1" BEL "ep40/ep_trigger_2" BEL "ep40/ep_trigger_3"
        BEL "ep40/ep_trigger_4" BEL "ep40/ep_trigger_5" BEL
        "ep40/ep_trigger_6" BEL "ep40/ep_trigger_7";
PIN
        fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom_pins<28> = BEL
        "okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom" PINNAME CLKA;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2" PINNAME O;
PIN okHI/hi_dcm_pins<1> = BEL "okHI/hi_dcm" PINNAME CLKFB;
TIMEGRP okHI_dcm_clk0 = BEL "ep21wire_0" BEL "ep21wire_1" BEL "ep21wire_2" BEL
        "ep21wire_3" BEL "ep21wire_4" BEL "ep21wire_5" BEL "ep21wire_6" BEL
        "ep21wire_7" BEL "ep21wire_8" BEL "ep21wire_9" BEL "ep21wire_10" BEL
        "ep21wire_11" BEL "ep21wire_12" BEL "ep21wire_13" BEL "ep21wire_14"
        BEL "ep21wire_15" BEL "okHI/hi_datain_15" BEL "okHI/hi_datain_14" BEL
        "okHI/hi_datain_13" BEL "okHI/hi_datain_12" BEL "okHI/hi_datain_11"
        BEL "okHI/hi_datain_10" BEL "okHI/hi_datain_9" BEL "okHI/hi_datain_8"
        BEL "okHI/hi_datain_7" BEL "okHI/hi_datain_6" BEL "okHI/hi_datain_5"
        BEL "okHI/hi_datain_4" BEL "okHI/hi_datain_3" BEL "okHI/hi_datain_2"
        BEL "okHI/hi_datain_1" BEL "okHI/hi_datain_0" BEL
        "okHI/hi_dataout_reg_15" BEL "okHI/hi_dataout_reg_14" BEL
        "okHI/hi_dataout_reg_13" BEL "okHI/hi_dataout_reg_12" BEL
        "okHI/hi_dataout_reg_11" BEL "okHI/hi_dataout_reg_10" BEL
        "okHI/hi_dataout_reg_9" BEL "okHI/hi_dataout_reg_8" BEL
        "okHI/hi_dataout_reg_7" BEL "okHI/hi_dataout_reg_6" BEL
        "okHI/hi_dataout_reg_5" BEL "okHI/hi_dataout_reg_4" BEL
        "okHI/hi_dataout_reg_3" BEL "okHI/hi_dataout_reg_2" BEL
        "okHI/hi_dataout_reg_1" BEL "okHI/hi_dataout_reg_0" BEL
        "okHI/hi_drive" BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_10"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_9"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_8"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_10"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_8"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL "wi05/ep_datahold_0" BEL "wi05/ep_datahold_1" BEL
        "wi05/ep_datahold_2" BEL "wi05/ep_datahold_3" BEL "wi05/ep_datahold_4"
        BEL "wi05/ep_datahold_5" BEL "wi05/ep_datahold_6" BEL
        "wi05/ep_datahold_7" BEL "wi05/ep_datahold_8" BEL "wi05/ep_datahold_9"
        BEL "wi05/ep_datahold_10" BEL "wi05/ep_datahold_11" BEL
        "wi05/ep_datahold_12" BEL "wi05/ep_datahold_13" BEL
        "wi05/ep_datahold_14" BEL "wi05/ep_datahold_15" BEL
        "wi05/ep_dataout_0" BEL "wi05/ep_dataout_1" BEL "wi05/ep_dataout_2"
        BEL "wi05/ep_dataout_3" BEL "wi05/ep_dataout_4" BEL
        "wi05/ep_dataout_5" BEL "wi05/ep_dataout_6" BEL "wi05/ep_dataout_7"
        BEL "wi05/ep_dataout_8" BEL "wi05/ep_dataout_9" BEL
        "wi05/ep_dataout_10" BEL "wi05/ep_dataout_11" BEL "wi05/ep_dataout_12"
        BEL "wi05/ep_dataout_13" BEL "wi05/ep_dataout_14" BEL
        "wi05/ep_dataout_15" BEL "wi04/ep_datahold_0" BEL "wi04/ep_datahold_1"
        BEL "wi04/ep_datahold_2" BEL "wi04/ep_dataout_0" BEL
        "wi04/ep_dataout_1" BEL "wi04/ep_dataout_2" BEL "wi03/ep_datahold_0"
        BEL "wi03/ep_datahold_1" BEL "wi03/ep_datahold_2" BEL
        "wi03/ep_datahold_3" BEL "wi03/ep_datahold_4" BEL "wi03/ep_datahold_5"
        BEL "wi03/ep_datahold_6" BEL "wi03/ep_datahold_7" BEL
        "wi03/ep_datahold_8" BEL "wi03/ep_datahold_9" BEL "wi03/ep_dataout_0"
        BEL "wi03/ep_dataout_1" BEL "wi03/ep_dataout_2" BEL
        "wi03/ep_dataout_3" BEL "wi03/ep_dataout_4" BEL "wi03/ep_dataout_5"
        BEL "wi03/ep_dataout_6" BEL "wi03/ep_dataout_7" BEL
        "wi03/ep_dataout_8" BEL "wi03/ep_dataout_9" BEL "wi02/ep_datahold_0"
        BEL "wi02/ep_datahold_1" BEL "wi02/ep_datahold_2" BEL
        "wi02/ep_datahold_3" BEL "wi02/ep_datahold_4" BEL "wi02/ep_datahold_5"
        BEL "wi02/ep_datahold_6" BEL "wi02/ep_datahold_7" BEL
        "wi02/ep_datahold_8" BEL "wi02/ep_datahold_9" BEL "wi02/ep_dataout_0"
        BEL "wi02/ep_dataout_1" BEL "wi02/ep_dataout_2" BEL
        "wi02/ep_dataout_3" BEL "wi02/ep_dataout_4" BEL "wi02/ep_dataout_5"
        BEL "wi02/ep_dataout_6" BEL "wi02/ep_dataout_7" BEL
        "wi02/ep_dataout_8" BEL "wi02/ep_dataout_9" BEL "wi01/ep_datahold_0"
        BEL "wi01/ep_datahold_1" BEL "wi01/ep_datahold_2" BEL
        "wi01/ep_datahold_3" BEL "wi01/ep_datahold_4" BEL "wi01/ep_datahold_5"
        BEL "wi01/ep_datahold_6" BEL "wi01/ep_datahold_7" BEL
        "wi01/ep_datahold_8" BEL "wi01/ep_datahold_9" BEL
        "wi01/ep_datahold_10" BEL "wi01/ep_datahold_11" BEL
        "wi01/ep_datahold_12" BEL "wi01/ep_datahold_13" BEL
        "wi01/ep_datahold_14" BEL "wi01/ep_datahold_15" BEL
        "wi01/ep_dataout_0" BEL "wi01/ep_dataout_1" BEL "wi01/ep_dataout_2"
        BEL "wi01/ep_dataout_3" BEL "wi01/ep_dataout_4" BEL
        "wi01/ep_dataout_5" BEL "wi01/ep_dataout_6" BEL "wi01/ep_dataout_7"
        BEL "wi01/ep_dataout_8" BEL "wi01/ep_dataout_9" BEL
        "wi01/ep_dataout_10" BEL "wi01/ep_dataout_11" BEL "wi01/ep_dataout_12"
        BEL "wi01/ep_dataout_13" BEL "wi01/ep_dataout_14" BEL
        "wi01/ep_dataout_15" BEL "wi00/ep_datahold_0" BEL "wi00/ep_datahold_1"
        BEL "wi00/ep_datahold_2" BEL "wi00/ep_datahold_5" BEL
        "wi00/ep_datahold_6" BEL "wi00/ep_datahold_7" BEL "wi00/ep_dataout_0"
        BEL "wi00/ep_dataout_1" BEL "wi00/ep_dataout_2" BEL
        "wi00/ep_dataout_5" BEL "wi00/ep_dataout_6" BEL "wi00/ep_dataout_7"
        BEL "ep40/eptrig_0" BEL "ep40/eptrig_1" BEL "ep40/eptrig_2" BEL
        "ep40/eptrig_3" BEL "ep40/eptrig_4" BEL "ep40/eptrig_5" BEL
        "ep40/eptrig_6" BEL "ep40/eptrig_7" BEL "wo22/wirehold_0" BEL
        "wo22/wirehold_1" BEL "wo22/wirehold_2" BEL "wo22/wirehold_3" BEL
        "wo22/wirehold_4" BEL "wo22/wirehold_5" BEL "wo22/wirehold_6" BEL
        "wo22/wirehold_7" BEL "wo22/wirehold_8" BEL "wo22/wirehold_9" BEL
        "wo22/wirehold_10" BEL "wo22/wirehold_11" BEL "wo22/wirehold_12" BEL
        "wo22/wirehold_13" BEL "wo22/wirehold_14" BEL "wo22/wirehold_15" BEL
        "wo21/wirehold_0" BEL "wo21/wirehold_1" BEL "wo21/wirehold_2" BEL
        "wo21/wirehold_3" BEL "wo21/wirehold_4" BEL "wo21/wirehold_5" BEL
        "wo21/wirehold_6" BEL "wo21/wirehold_7" BEL "wo21/wirehold_8" BEL
        "wo21/wirehold_9" BEL "wo21/wirehold_10" BEL "wo21/wirehold_11" BEL
        "wo21/wirehold_12" BEL "wo21/wirehold_13" BEL "wo21/wirehold_14" BEL
        "wo21/wirehold_15" BEL "ep81/ep_dataout_0" BEL "ep81/ep_dataout_1" BEL
        "ep81/ep_dataout_2" BEL "ep81/ep_dataout_3" BEL "ep81/ep_dataout_4"
        BEL "ep81/ep_dataout_5" BEL "ep81/ep_dataout_6" BEL
        "ep81/ep_dataout_7" BEL "ep81/ep_dataout_8" BEL "ep81/ep_dataout_9"
        BEL "ep81/ep_dataout_10" BEL "ep81/ep_dataout_11" BEL
        "ep81/ep_dataout_12" BEL "ep81/ep_dataout_13" BEL "ep81/ep_dataout_14"
        BEL "ep81/ep_dataout_15" BEL "ep81/ep_write" BEL "ep80/ep_dataout_0"
        BEL "ep80/ep_dataout_1" BEL "ep80/ep_dataout_2" BEL
        "ep80/ep_dataout_3" BEL "ep80/ep_dataout_4" BEL "ep80/ep_dataout_5"
        BEL "ep80/ep_dataout_6" BEL "ep80/ep_dataout_7" BEL
        "ep80/ep_dataout_8" BEL "ep80/ep_dataout_9" BEL "ep80/ep_dataout_10"
        BEL "ep80/ep_dataout_11" BEL "ep80/ep_dataout_12" BEL
        "ep80/ep_dataout_13" BEL "ep80/ep_dataout_14" BEL "ep80/ep_dataout_15"
        BEL "ep80/ep_write" BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_15"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_14"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_13"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_12"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_11"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_15"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_14"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_13"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_12"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_15"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_14"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_13"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_12"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_14"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_13"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_12"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_15"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_14"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_14"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_13"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_12"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_11"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_10"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_9"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_8"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_14"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_13"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_12"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_11"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_10"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_9"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_8"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        PIN
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_9"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_8"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_0"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_9"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_8"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_0"
        BEL "okHI/core0/core0/state_FSM_FFd1" BEL
        "okHI/core0/core0/state_FSM_FFd8" BEL
        "okHI/core0/core0/state_FSM_FFd13" BEL
        "okHI/core0/core0/state_FSM_FFd3" BEL
        "okHI/core0/core0/state_FSM_FFd6" BEL
        "okHI/core0/core0/state_FSM_FFd4" BEL
        "okHI/core0/core0/state_FSM_FFd9" BEL
        "okHI/core0/core0/state_FSM_FFd7" BEL
        "okHI/core0/core0/state_FSM_FFd10" BEL
        "okHI/core0/core0/state_FSM_FFd15" BEL
        "okHI/core0/core0/state_FSM_FFd16" BEL
        "okHI/core0/core0/state_FSM_FFd14" BEL
        "okHI/core0/core0/state_FSM_FFd17" BEL "okHI/core0/core0/ti_reset" BEL
        "okHI/core0/core0/ti_wireupdate" BEL "okHI/core0/core0/ti_dataout_15"
        BEL "okHI/core0/core0/ti_dataout_14" BEL
        "okHI/core0/core0/ti_dataout_13" BEL "okHI/core0/core0/ti_dataout_12"
        BEL "okHI/core0/core0/ti_dataout_11" BEL
        "okHI/core0/core0/ti_dataout_10" BEL "okHI/core0/core0/ti_dataout_9"
        BEL "okHI/core0/core0/ti_dataout_8" BEL
        "okHI/core0/core0/ti_dataout_7" BEL "okHI/core0/core0/ti_dataout_6"
        BEL "okHI/core0/core0/ti_dataout_5" BEL
        "okHI/core0/core0/ti_dataout_4" BEL "okHI/core0/core0/ti_dataout_3"
        BEL "okHI/core0/core0/ti_dataout_2" BEL
        "okHI/core0/core0/ti_dataout_1" BEL "okHI/core0/core0/ti_dataout_0"
        BEL "okHI/core0/core0/block_size_10" BEL
        "okHI/core0/core0/block_size_9" BEL "okHI/core0/core0/block_size_8"
        BEL "okHI/core0/core0/block_size_7" BEL
        "okHI/core0/core0/block_size_6" BEL "okHI/core0/core0/block_size_5"
        BEL "okHI/core0/core0/block_size_4" BEL
        "okHI/core0/core0/block_size_3" BEL "okHI/core0/core0/block_size_2"
        BEL "okHI/core0/core0/block_size_1" BEL
        "okHI/core0/core0/block_size_0" BEL "okHI/core0/core0/ti_addr_7" BEL
        "okHI/core0/core0/ti_addr_6" BEL "okHI/core0/core0/ti_addr_5" BEL
        "okHI/core0/core0/ti_addr_4" BEL "okHI/core0/core0/ti_addr_3" BEL
        "okHI/core0/core0/ti_addr_2" BEL "okHI/core0/core0/ti_addr_1" BEL
        "okHI/core0/core0/ti_addr_0" BEL "okHI/core0/core0/block_count_10" BEL
        "okHI/core0/core0/block_count_9" BEL "okHI/core0/core0/block_count_8"
        BEL "okHI/core0/core0/block_count_7" BEL
        "okHI/core0/core0/block_count_6" BEL "okHI/core0/core0/block_count_5"
        BEL "okHI/core0/core0/block_count_4" BEL
        "okHI/core0/core0/block_count_3" BEL "okHI/core0/core0/block_count_2"
        BEL "okHI/core0/core0/block_count_1" BEL
        "okHI/core0/core0/block_count_0" BEL "okHI/core0/core0/ti_read" BEL
        "okHI/core0/core0/ti_write" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/RST_FULL_GEN" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL "okHI/core0/core0/a0/des_round_3" BEL
        "okHI/core0/core0/a0/des_round_2" BEL
        "okHI/core0/core0/a0/des_round_1" BEL
        "okHI/core0/core0/a0/des_round_0" BEL "okHI/core0/core0/a0/timeout_28"
        BEL "okHI/core0/core0/a0/timeout_27" BEL
        "okHI/core0/core0/a0/timeout_26" BEL "okHI/core0/core0/a0/timeout_25"
        BEL "okHI/core0/core0/a0/timeout_24" BEL
        "okHI/core0/core0/a0/timeout_23" BEL "okHI/core0/core0/a0/timeout_22"
        BEL "okHI/core0/core0/a0/timeout_21" BEL
        "okHI/core0/core0/a0/timeout_20" BEL "okHI/core0/core0/a0/timeout_19"
        BEL "okHI/core0/core0/a0/timeout_18" BEL
        "okHI/core0/core0/a0/timeout_17" BEL "okHI/core0/core0/a0/timeout_16"
        BEL "okHI/core0/core0/a0/timeout_15" BEL
        "okHI/core0/core0/a0/timeout_14" BEL "okHI/core0/core0/a0/timeout_13"
        BEL "okHI/core0/core0/a0/timeout_12" BEL
        "okHI/core0/core0/a0/timeout_11" BEL "okHI/core0/core0/a0/timeout_10"
        BEL "okHI/core0/core0/a0/timeout_9" BEL
        "okHI/core0/core0/a0/timeout_8" BEL "okHI/core0/core0/a0/timeout_7"
        BEL "okHI/core0/core0/a0/timeout_6" BEL
        "okHI/core0/core0/a0/timeout_5" BEL "okHI/core0/core0/a0/timeout_4"
        BEL "okHI/core0/core0/a0/timeout_3" BEL
        "okHI/core0/core0/a0/timeout_2" BEL "okHI/core0/core0/a0/timeout_1"
        BEL "okHI/core0/core0/a0/timeout_0" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_19" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_18" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_17" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_16" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_15" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_14" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_13" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_12" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_11" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_10" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_9" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_8" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_7" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_6" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_5" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_4" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_3" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_2" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_1" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_0" BEL
        "okHI/core0/core0/a0/tok_tx_7" BEL "okHI/core0/core0/a0/tok_tx_6" BEL
        "okHI/core0/core0/a0/tok_tx_5" BEL "okHI/core0/core0/a0/tok_tx_4" BEL
        "okHI/core0/core0/a0/tok_tx_3" BEL "okHI/core0/core0/a0/tok_tx_2" BEL
        "okHI/core0/core0/a0/tok_tx_1" BEL "okHI/core0/core0/a0/tok_tx_0" BEL
        "okHI/core0/core0/a0/tok_mem_rd_en" BEL
        "okHI/core0/core0/a0/tok_mem_reset" BEL
        "okHI/core0/core0/a0/tok_wk_start" BEL
        "okHI/core0/core0/a0/tok_tx_start" BEL
        "okHI/core0/core0/a0/pico_in_port_7" BEL
        "okHI/core0/core0/a0/pico_in_port_6" BEL
        "okHI/core0/core0/a0/pico_in_port_5" BEL
        "okHI/core0/core0/a0/pico_in_port_4" BEL
        "okHI/core0/core0/a0/pico_in_port_3" BEL
        "okHI/core0/core0/a0/pico_in_port_2" BEL
        "okHI/core0/core0/a0/pico_in_port_1" BEL
        "okHI/core0/core0/a0/pico_in_port_0" BEL "okHI/core0/core0/a0/edna_0"
        BEL "okHI/core0/core0/a0/edna_2" BEL "okHI/core0/core0/a0/edna_3" BEL
        "okHI/core0/core0/a0/edna_1" BEL "okHI/core0/core0/a0/edna_5" BEL
        "okHI/core0/core0/a0/edna_6" BEL "okHI/core0/core0/a0/edna_4" BEL
        "okHI/core0/core0/a0/edna_8" BEL "okHI/core0/core0/a0/edna_9" BEL
        "okHI/core0/core0/a0/edna_7" BEL "okHI/core0/core0/a0/edna_11" BEL
        "okHI/core0/core0/a0/edna_12" BEL "okHI/core0/core0/a0/edna_10" BEL
        "okHI/core0/core0/a0/edna_14" BEL "okHI/core0/core0/a0/edna_15" BEL
        "okHI/core0/core0/a0/edna_13" BEL "okHI/core0/core0/a0/edna_17" BEL
        "okHI/core0/core0/a0/edna_18" BEL "okHI/core0/core0/a0/edna_16" BEL
        "okHI/core0/core0/a0/edna_19" BEL "okHI/core0/core0/a0/des0/R_1" BEL
        "okHI/core0/core0/a0/des0/R_2" BEL "okHI/core0/core0/a0/des0/R_3" BEL
        "okHI/core0/core0/a0/des0/R_4" BEL "okHI/core0/core0/a0/des0/R_5" BEL
        "okHI/core0/core0/a0/des0/R_6" BEL "okHI/core0/core0/a0/des0/R_7" BEL
        "okHI/core0/core0/a0/des0/R_8" BEL "okHI/core0/core0/a0/des0/R_9" BEL
        "okHI/core0/core0/a0/des0/R_10" BEL "okHI/core0/core0/a0/des0/R_11"
        BEL "okHI/core0/core0/a0/des0/R_12" BEL
        "okHI/core0/core0/a0/des0/R_13" BEL "okHI/core0/core0/a0/des0/R_14"
        BEL "okHI/core0/core0/a0/des0/R_15" BEL
        "okHI/core0/core0/a0/des0/R_16" BEL "okHI/core0/core0/a0/des0/R_17"
        BEL "okHI/core0/core0/a0/des0/R_18" BEL
        "okHI/core0/core0/a0/des0/R_19" BEL "okHI/core0/core0/a0/des0/R_20"
        BEL "okHI/core0/core0/a0/des0/R_21" BEL
        "okHI/core0/core0/a0/des0/R_22" BEL "okHI/core0/core0/a0/des0/R_23"
        BEL "okHI/core0/core0/a0/des0/R_24" BEL
        "okHI/core0/core0/a0/des0/R_25" BEL "okHI/core0/core0/a0/des0/R_26"
        BEL "okHI/core0/core0/a0/des0/R_27" BEL
        "okHI/core0/core0/a0/des0/R_28" BEL "okHI/core0/core0/a0/des0/R_29"
        BEL "okHI/core0/core0/a0/des0/R_30" BEL
        "okHI/core0/core0/a0/des0/R_31" BEL "okHI/core0/core0/a0/des0/R_32"
        BEL "okHI/core0/core0/a0/des0/L_1" BEL "okHI/core0/core0/a0/des0/L_2"
        BEL "okHI/core0/core0/a0/des0/L_3" BEL "okHI/core0/core0/a0/des0/L_4"
        BEL "okHI/core0/core0/a0/des0/L_5" BEL "okHI/core0/core0/a0/des0/L_6"
        BEL "okHI/core0/core0/a0/des0/L_7" BEL "okHI/core0/core0/a0/des0/L_8"
        BEL "okHI/core0/core0/a0/des0/L_9" BEL "okHI/core0/core0/a0/des0/L_10"
        BEL "okHI/core0/core0/a0/des0/L_11" BEL
        "okHI/core0/core0/a0/des0/L_12" BEL "okHI/core0/core0/a0/des0/L_13"
        BEL "okHI/core0/core0/a0/des0/L_14" BEL
        "okHI/core0/core0/a0/des0/L_15" BEL "okHI/core0/core0/a0/des0/L_16"
        BEL "okHI/core0/core0/a0/des0/L_17" BEL
        "okHI/core0/core0/a0/des0/L_18" BEL "okHI/core0/core0/a0/des0/L_19"
        BEL "okHI/core0/core0/a0/des0/L_20" BEL
        "okHI/core0/core0/a0/des0/L_21" BEL "okHI/core0/core0/a0/des0/L_22"
        BEL "okHI/core0/core0/a0/des0/L_23" BEL
        "okHI/core0/core0/a0/des0/L_24" BEL "okHI/core0/core0/a0/des0/L_25"
        BEL "okHI/core0/core0/a0/des0/L_26" BEL
        "okHI/core0/core0/a0/des0/L_27" BEL "okHI/core0/core0/a0/des0/L_28"
        BEL "okHI/core0/core0/a0/des0/L_29" BEL
        "okHI/core0/core0/a0/des0/L_30" BEL "okHI/core0/core0/a0/des0/L_31"
        BEL "okHI/core0/core0/a0/des0/L_32" BEL
        "okHI/core0/core0/a0/d0/cycle_0" BEL "okHI/core0/core0/a0/d0/div_4"
        BEL "okHI/core0/core0/a0/d0/div_3" BEL "okHI/core0/core0/a0/d0/div_2"
        BEL "okHI/core0/core0/a0/d0/div_1" BEL "okHI/core0/core0/a0/d0/div_0"
        BEL "okHI/core0/core0/a0/d0/cycle_5" BEL
        "okHI/core0/core0/a0/d0/cycle_4" BEL "okHI/core0/core0/a0/d0/cycle_3"
        BEL "okHI/core0/core0/a0/d0/cycle_2" BEL
        "okHI/core0/core0/a0/d0/cycle_1" BEL "okHI/core0/core0/a0/d0/dna_56"
        BEL "okHI/core0/core0/a0/d0/dna_55" BEL
        "okHI/core0/core0/a0/d0/dna_54" BEL "okHI/core0/core0/a0/d0/dna_53"
        BEL "okHI/core0/core0/a0/d0/dna_52" BEL
        "okHI/core0/core0/a0/d0/dna_51" BEL "okHI/core0/core0/a0/d0/dna_50"
        BEL "okHI/core0/core0/a0/d0/dna_49" BEL
        "okHI/core0/core0/a0/d0/dna_48" BEL "okHI/core0/core0/a0/d0/dna_47"
        BEL "okHI/core0/core0/a0/d0/dna_46" BEL
        "okHI/core0/core0/a0/d0/dna_45" BEL "okHI/core0/core0/a0/d0/dna_44"
        BEL "okHI/core0/core0/a0/d0/dna_43" BEL
        "okHI/core0/core0/a0/d0/dna_42" BEL "okHI/core0/core0/a0/d0/dna_41"
        BEL "okHI/core0/core0/a0/d0/dna_40" BEL
        "okHI/core0/core0/a0/d0/dna_39" BEL "okHI/core0/core0/a0/d0/dna_38"
        BEL "okHI/core0/core0/a0/d0/dna_37" BEL
        "okHI/core0/core0/a0/d0/dna_36" BEL "okHI/core0/core0/a0/d0/dna_35"
        BEL "okHI/core0/core0/a0/d0/dna_34" BEL
        "okHI/core0/core0/a0/d0/dna_33" BEL "okHI/core0/core0/a0/d0/dna_32"
        BEL "okHI/core0/core0/a0/d0/dna_31" BEL
        "okHI/core0/core0/a0/d0/dna_30" BEL "okHI/core0/core0/a0/d0/dna_29"
        BEL "okHI/core0/core0/a0/d0/dna_28" BEL
        "okHI/core0/core0/a0/d0/dna_27" BEL "okHI/core0/core0/a0/d0/dna_26"
        BEL "okHI/core0/core0/a0/d0/dna_25" BEL
        "okHI/core0/core0/a0/d0/dna_24" BEL "okHI/core0/core0/a0/d0/dna_23"
        BEL "okHI/core0/core0/a0/d0/dna_22" BEL
        "okHI/core0/core0/a0/d0/dna_21" BEL "okHI/core0/core0/a0/d0/dna_20"
        BEL "okHI/core0/core0/a0/d0/dna_19" BEL
        "okHI/core0/core0/a0/d0/dna_18" BEL "okHI/core0/core0/a0/d0/dna_17"
        BEL "okHI/core0/core0/a0/d0/dna_16" BEL
        "okHI/core0/core0/a0/d0/dna_15" BEL "okHI/core0/core0/a0/d0/dna_14"
        BEL "okHI/core0/core0/a0/d0/dna_13" BEL
        "okHI/core0/core0/a0/d0/dna_12" BEL "okHI/core0/core0/a0/d0/dna_11"
        BEL "okHI/core0/core0/a0/d0/dna_10" BEL "okHI/core0/core0/a0/d0/dna_9"
        BEL "okHI/core0/core0/a0/d0/dna_8" BEL "okHI/core0/core0/a0/d0/dna_7"
        BEL "okHI/core0/core0/a0/d0/dna_6" BEL "okHI/core0/core0/a0/d0/dna_5"
        BEL "okHI/core0/core0/a0/d0/dna_4" BEL "okHI/core0/core0/a0/d0/dna_3"
        BEL "okHI/core0/core0/a0/d0/dna_2" BEL "okHI/core0/core0/a0/d0/dna_1"
        BEL "okHI/core0/core0/a0/d0/dna_0" BEL
        "okHI/core0/core0/a0/d0/dna_read" BEL
        "okHI/core0/core0/a0/d0/dna_shift" BEL
        "okHI/core0/core0/a0/c0/baud_count_4" BEL
        "okHI/core0/core0/a0/c0/baud_count_2" BEL
        "okHI/core0/core0/a0/c0/baud_count_1" BEL
        "okHI/core0/core0/a0/c0/baud_count_3" BEL
        "okHI/core0/core0/a0/c0/baud_count_0" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd1" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd3" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd4" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd2" BEL
        "okHI/core0/core0/a0/c0/read_valid" BEL
        "okHI/core0/core0/a0/c0/atmel_dout" BEL
        "okHI/core0/core0/a0/c0/atmel_t" BEL
        "okHI/core0/core0/a0/c0/t_count_12" BEL
        "okHI/core0/core0/a0/c0/t_count_11" BEL
        "okHI/core0/core0/a0/c0/t_count_10" BEL
        "okHI/core0/core0/a0/c0/t_count_9" BEL
        "okHI/core0/core0/a0/c0/t_count_8" BEL
        "okHI/core0/core0/a0/c0/t_count_7" BEL
        "okHI/core0/core0/a0/c0/t_count_6" BEL
        "okHI/core0/core0/a0/c0/t_count_5" BEL
        "okHI/core0/core0/a0/c0/t_count_4" BEL
        "okHI/core0/core0/a0/c0/t_count_3" BEL
        "okHI/core0/core0/a0/c0/t_count_2" BEL
        "okHI/core0/core0/a0/c0/t_count_1" BEL
        "okHI/core0/core0/a0/c0/t_count_0" BEL
        "okHI/core0/core0/a0/c0/dataout_7" BEL
        "okHI/core0/core0/a0/c0/dataout_6" BEL
        "okHI/core0/core0/a0/c0/dataout_5" BEL
        "okHI/core0/core0/a0/c0/dataout_4" BEL
        "okHI/core0/core0/a0/c0/dataout_3" BEL
        "okHI/core0/core0/a0/c0/dataout_2" BEL
        "okHI/core0/core0/a0/c0/dataout_1" BEL
        "okHI/core0/core0/a0/c0/dataout_0" BEL
        "okHI/core0/core0/a0/c0/t_count_tok_2" BEL
        "okHI/core0/core0/a0/c0/t_count_tok_1" BEL
        "okHI/core0/core0/a0/c0/t_count_tok_0" BEL
        "okHI/core0/core0/a0/c0/done" BEL
        "okHI/core0/core0/a0/c0/t_count_rd_2" BEL
        "okHI/core0/core0/a0/c0/t_count_rd_1" BEL
        "okHI/core0/core0/a0/c0/t_count_rd_0" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_7" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_6" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_5" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_4" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_3" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_2" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_1" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_0" BEL
        "okHI/core0/core0/a0/c0/baud_en" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[7].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[6].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[5].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[4].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[3].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[2].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[1].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[1].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[0].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[0].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_bit_flop" BEL
        "okHI/core0/core0/a0/pc0/shadow_bank_flop" BEL
        "okHI/core0/core0/a0/pc0/shadow_zero_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_zero_flop" BEL
        "okHI/core0/core0/a0/pc0/shadow_carry_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[11].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[11].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[10].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[10].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[9].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[9].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[8].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[8].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[7].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[7].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[6].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[6].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[5].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[5].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[4].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[4].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[3].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[3].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[2].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[2].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[1].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[1].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[0].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[0].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/zero_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/use_zero_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/carry_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/shift_carry_flop" BEL
        "okHI/core0/core0/a0/pc0/arith_carry_flop" BEL
        "okHI/core0/core0/a0/pc0/sx_addr4_flop" BEL
        "okHI/core0/core0/a0/pc0/bank_flop" BEL
        "okHI/core0/core0/a0/pc0/write_strobe_flop" BEL
        "okHI/core0/core0/a0/pc0/spm_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/register_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/flag_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/alu_mux_sel1_flop" BEL
        "okHI/core0/core0/a0/pc0/alu_mux_sel0_flop" BEL
        "okHI/core0/core0/a0/pc0/interrupt_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/t_state2_flop" BEL
        "okHI/core0/core0/a0/pc0/t_state1_flop" BEL
        "okHI/core0/core0/a0/pc0/internal_reset_flop" BEL
        "okHI/core0/core0/a0/pc0/run_flop" BEL "okHI/core0/core0/a0/valid" BEL
        "okHI/core0/core0/a0/des_running" BEL "okHI/core0/core0/a0/edna_valid"
        BEL "okHI/core0/core0/a0/stop" BEL "okHI/core0/core0/a0/d0/valid" BEL
        "okHI/core0/core0/state_FSM_FFd2" BEL
        "okHI/core0/core0/state_FSM_FFd5" BEL
        "okHI/core0/core0/state_FSM_FFd11" BEL
        "okHI/core0/core0/state_FSM_FFd12" BEL "okHI/core0/core0/hi_busy" BEL
        "okHI/core0/core0/a0/atmel_status_valid" BEL
        "okHI/core0/core0/a0/tok_done_flag" BEL
        "okHI/core0/core0/a0/c0/wk_start_h" BEL
        "okHI/core0/core0/a0/c0/tx_start_h" PIN
        "okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom_pins<28>" BEL
        "okHI/core0/core0/a0/Mshreg_async_dd" BEL
        "okHI/core0/core0/a0/async_dd" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD"
        BEL "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMA" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMB" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMD" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMA" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMB" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMC" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMD" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMA" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMB" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMC" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMD" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMB" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMC" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMD" BEL "okHI/hi_clkbuf"
        PIN "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2_pins<1>" PIN
        "okHI/hi_dcm_pins<1>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN okHI/hi_dcm_pins<2> = BEL "okHI/hi_dcm" PINNAME CLKIN;
TIMEGRP okHostClk = BEL "okHI/flop4" BEL "okHI/flop3" BEL "okHI/flop2" BEL
        "okHI/flop1" PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "okHI/hi_dcm_pins<2>";
TIMEGRP okHostINOUT_grp = BEL "hi_inout<15>" BEL "hi_inout<14>" BEL
        "hi_inout<13>" BEL "hi_inout<12>" BEL "hi_inout<11>" BEL
        "hi_inout<10>" BEL "hi_inout<9>" BEL "hi_inout<8>" BEL "hi_inout<7>"
        BEL "hi_inout<6>" BEL "hi_inout<5>" BEL "hi_inout<4>" BEL
        "hi_inout<3>" BEL "hi_inout<2>" BEL "hi_inout<1>" BEL "hi_inout<0>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_1_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_1"
        PINNAME DIVCLK;
PIN pll/dcm_sp_inst_pins<3> = BEL "pll/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP clk1 = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_1_pins<0>" PIN
        "pll/dcm_sp_inst_pins<3>";
TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
SCHEMATIC END;

