#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 06:55:36 2025
# Process ID         : 419823
# Current directory  : /home/hkchu/VerilogTest
# Command line       : vivado
# Log file           : /home/hkchu/VerilogTest/vivado.log
# Journal file       : /home/hkchu/VerilogTest/vivado.jou
# Running On         : pikespeak
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i9-11900K @ 3.50GHz
# CPU Frequency      : 4530.368 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 67262 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69410 MB
# Available Virtual  : 65485 MB
#-----------------------------------------------------------
start_gui
open_project /home/hkchu/project_3/project_3.xpr
create_ip -name pcie4c_uscale_plus -vendor xilinx.com -library ip -version 1.0 -module_name pcie4c_uscale_plus_0
set_property -dict [list \
  CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {8.0_GT/s} \
  CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X16} \
  CONFIG.mode_selection {Advanced} \
] [get_ips pcie4c_uscale_plus_0]
generate_target {instantiation_template} [get_files /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci]
catch { config_ip_cache -export [get_ips -all pcie4c_uscale_plus_0] }
export_ip_user_files -of_objects [get_files /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci]
launch_runs pcie4c_uscale_plus_0_synth_1 -jobs 8
wait_on_run pcie4c_uscale_plus_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/hkchu/project_3/project_3.cache/compile_simlib/modelsim} {questa=/home/hkchu/project_3/project_3.cache/compile_simlib/questa} {xcelium=/home/hkchu/project_3/project_3.cache/compile_simlib/xcelium} {vcs=/home/hkchu/project_3/project_3.cache/compile_simlib/vcs} {riviera=/home/hkchu/project_3/project_3.cache/compile_simlib/riviera}] -of_objects [get_files /home/hkchu/project_3/project_3.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0.xci] -directory /home/hkchu/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir /home/hkchu/project_3/project_3.ip_user_files -ipstatic_source_dir /home/hkchu/project_3/project_3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run pcie4c_uscale_plus_0_synth_1
