//Description: This file was auto generated by python
//Author     : fzan@calterah.com
//Datetime   : Tue Dec 24 20:22:58 2019

#ifndef ALPS_MP_RADIO_REG_H
#define ALPS_MP_RADIO_REG_H

#define R0_REG_BANK 0x0
#define R0_REG_BANK_SEL_S 0
#define R0_REG_BANK_SEL_M 0xF

#define R0_CHIP_ID 0x1
#define R0_CHIP_ID_S 0
#define R0_CHIP_ID_M 0xff

#define R0_POR 0x2
#define R0_POR_LDO11_SPI_TURBO_S 0
#define R0_POR_LDO11_SPI_TURBO_M 0x1
#define R0_POR_LDO11_SPI_T_SEL_S 1
#define R0_POR_LDO11_SPI_T_SEL_M 0x1
#define R0_POR_LDO11_SPI_T_EN_S 2
#define R0_POR_LDO11_SPI_T_EN_M 0x1
#define R0_POR_LDO11_SPI_BP_EN_S 3
#define R0_POR_LDO11_SPI_BP_EN_M 0x1
#define R0_POR_LDO11_SPI_VO_SEL_S 4
#define R0_POR_LDO11_SPI_VO_SEL_M 0x7
#define R0_POR_RC_OSC_EN_S 7
#define R0_POR_RC_OSC_EN_M 0x1

#define R0_CBC_EN 0x3
#define R0_CBC_EN_BG_EN_S 0
#define R0_CBC_EN_BG_EN_M 0x1
#define R0_CBC_EN_LDO_EN_S 1
#define R0_CBC_EN_LDO_EN_M 0x1
#define R0_CBC_EN_CGM_EN_S 2
#define R0_CBC_EN_CGM_EN_M 0x1
#define R0_CBC_EN_TMUX_SEL_S 3
#define R0_CBC_EN_TMUX_SEL_M 0x7
#define R0_CBC_EN_TMUX_EN_S 6
#define R0_CBC_EN_TMUX_EN_M 0x1
#define R0_CBC_EN_CGM_MODE_S 7
#define R0_CBC_EN_CGM_MODE_M 0x1

#define R0_CBC_TN 0x4
#define R0_CBC_TN_CBC_CALCTAT_SEL_S 0
#define R0_CBC_TN_CBC_CALCTAT_SEL_M 0x7
#define R0_CBC_TN_CBC_CALCTAT_SP_S 3
#define R0_CBC_TN_CBC_CALCTAT_SP_M 0x1
#define R0_CBC_TN_CBC_CALPTAT_SEL_S 4
#define R0_CBC_TN_CBC_CALPTAT_SEL_M 0x7
#define R0_CBC_TN_CBC_CALPTAT_SP_S 7
#define R0_CBC_TN_CBC_CALPTAT_SP_M 0x1

#define R0_LDO25_PMU 0x5
#define R0_LDO25_PMU_TURBO_S 0
#define R0_LDO25_PMU_TURBO_M 0x1
#define R0_LDO25_PMU_T_SEL_S 1
#define R0_LDO25_PMU_T_SEL_M 0x1
#define R0_LDO25_PMU_T_EN_S 2
#define R0_LDO25_PMU_T_EN_M 0x1
#define R0_LDO25_PMU_BP_EN_S 3
#define R0_LDO25_PMU_BP_EN_M 0x1
#define R0_LDO25_PMU_VO_SEL_S 4
#define R0_LDO25_PMU_VO_SEL_M 0x7
#define R0_LDO25_PMU_EN_S 7
#define R0_LDO25_PMU_EN_M 0x1

#define R0_LDO25_SM 0x6
#define R0_LDO25_SM_TURBO_S 0
#define R0_LDO25_SM_TURBO_M 0x1
#define R0_LDO25_SM_T_SEL_S 1
#define R0_LDO25_SM_T_SEL_M 0x1
#define R0_LDO25_SM_T_EN_S 2
#define R0_LDO25_SM_T_EN_M 0x1
#define R0_LDO25_SM_BP_EN_S 3
#define R0_LDO25_SM_BP_EN_M 0x1
#define R0_LDO25_SM_VSEL_S 4
#define R0_LDO25_SM_VSEL_M 0x7
#define R0_LDO25_SM_LDO_EN_S 7
#define R0_LDO25_SM_LDO_EN_M 0x1

#define R0_LDO11_SM 0x7
#define R0_LDO11_SM_TURBO_S 0
#define R0_LDO11_SM_TURBO_M 0x1
#define R0_LDO11_SM_T_SEL_S 1
#define R0_LDO11_SM_T_SEL_M 0x1
#define R0_LDO11_SM_T_EN_S 2
#define R0_LDO11_SM_T_EN_M 0x1
#define R0_LDO11_SM_BP_EN_S 3
#define R0_LDO11_SM_BP_EN_M 0x1
#define R0_LDO11_SM_VSEL_S 4
#define R0_LDO11_SM_VSEL_M 0x7
#define R0_LDO11_SM_LDO_EN_S 7
#define R0_LDO11_SM_LDO_EN_M 0x1

#define R0_T_CBC1 0x8
#define R0_T_CBC1_SYSCLK_SEL_S 0
#define R0_T_CBC1_SYSCLK_SEL_M 0x3
#define R0_T_CBC1_SYSCLK_EN_S 2
#define R0_T_CBC1_SYSCLK_EN_M 0x1
#define R0_T_CBC1_BOOTCLK_SEL_S 3
#define R0_T_CBC1_BOOTCLK_SEL_M 0x1
#define R0_T_CBC1_BOOTCLK_AT_EN_S 4
#define R0_T_CBC1_BOOTCLK_AT_EN_M 0x1
#define R0_T_CBC1_50M_CLK_MON_EN_S 5
#define R0_T_CBC1_50M_CLK_MON_EN_M 0x1
#define R0_T_CBC1_MUX_DIFF_EN_S 6
#define R0_T_CBC1_MUX_DIFF_EN_M 0x1
#define R0_T_CBC1_MUX_DIFF_EN_SP_S 7
#define R0_T_CBC1_MUX_DIFF_EN_SP_M 0x1

#define R0_T_CBC2 0x9
#define R0_T_CBC2_TEMP_MON_EN_S 0
#define R0_T_CBC2_TEMP_MON_EN_M 0x1
#define R0_T_CBC2_VPTAT_T_EN_S 1
#define R0_T_CBC2_VPTAT_T_EN_M 0x1
#define R0_T_CBC2_VBG_MON_EN_S 2
#define R0_T_CBC2_VBG_MON_EN_M 0x1
#define R0_T_CBC2_DV11_MON_EN_S 3
#define R0_T_CBC2_DV11_MON_EN_M 0x1
#define R0_T_CBC2_DV11SPI_MON_EN_S 4
#define R0_T_CBC2_DV11SPI_MON_EN_M 0x1
#define R0_T_CBC2_DV11SPI_MON_START_S 5
#define R0_T_CBC2_DV11SPI_MON_START_M 0x1
#define R0_T_CBC2_CBC33_MON_EN_S 6
#define R0_T_CBC2_CBC33_MON_EN_M 0x1
#define R0_T_CBC2_CBC33_MON_RDAC_EN_S 7
#define R0_T_CBC2_CBC33_MON_RDAC_EN_M 0x1

#define R0_CBC33_MON0 0xa
#define R0_CBC33_MON0_S 0
#define R0_CBC33_MON0_M 0xff

#define R0_CBC33_MON1 0xb
#define R0_CBC33_MON1_S 0
#define R0_CBC33_MON1_M 0xff

#define R0_DV11_MON 0xc
#define R0_DV11_MON_DV11SPI_MON_VSEL_S 0
#define R0_DV11_MON_DV11SPI_MON_VSEL_M 0x7
#define R0_DV11_MON_DV11_MON_VLSEL_S 3
#define R0_DV11_MON_DV11_MON_VLSEL_M 0x3
#define R0_DV11_MON_DV11_MON_VHSEL_S 5
#define R0_DV11_MON_DV11_MON_VHSEL_M 0x3

#define R0_VBG_MON 0xd
#define R0_VBG_MON_VBG_MON_VLSEL_S 0
#define R0_VBG_MON_VBG_MON_VLSEL_M 0x3
#define R0_VBG_MON_VBG_MON_VHSEL_S 2
#define R0_VBG_MON_VBG_MON_VHSEL_M 0x3
#define R0_VBG_MON_VBG_MON_VHSEL_SP_S 4
#define R0_VBG_MON_VBG_MON_VHSEL_SP_M 0xf

#define R0_TMEP_MON 0xe
#define R0_TMEP_MON_S 0
#define R0_TMEP_MON_M 0x7f

#define R0_MS 0xf
#define R0_MS_CBC33_MON_STATUS_S 0
#define R0_MS_CBC33_MON_STATUS_M 0x3
#define R0_MS_DV11_MON_STATUS_S 2
#define R0_MS_DV11_MON_STATUS_M 0x3
#define R0_MS_VBG_MON_STATUS_S 4
#define R0_MS_VBG_MON_STATUS_M 0x3

#define R0_TPANA1 0x10
#define R0_TPANA1_T_MUX_1_SEL_S 0
#define R0_TPANA1_T_MUX_1_SEL_M 0x3f
#define R0_TPANA1_T_MUX_1_EN_S 6
#define R0_TPANA1_T_MUX_1_EN_M 0x1
#define R0_TPANA1_EN_S 7
#define R0_TPANA1_EN_M 0x1

#define R0_TPANA2 0x11
#define R0_TPANA2_T_MUX_2_SEL_S 0
#define R0_TPANA2_T_MUX_2_SEL_M 0x3f
#define R0_TPANA2_T_MUX_2_EN_S 6
#define R0_TPANA2_T_MUX_2_EN_M 0x1
#define R0_TPANA2_TPANA2_EN_S 7
#define R0_TPANA2_TPANA2_EN_M 0x1

#define R0_RP_LDO0 0x12
#define R0_RP_LDO0_LDO25_XTAL_TURBO_S 0
#define R0_RP_LDO0_LDO25_XTAL_TURBO_M 0x1
#define R0_RP_LDO0_LDO25_XTAL_T_SEL_S 1
#define R0_RP_LDO0_LDO25_XTAL_T_SEL_M 0x1
#define R0_RP_LDO0_LDO25_XTAL_T_EN_S 2
#define R0_RP_LDO0_LDO25_XTAL_T_EN_M 0x1
#define R0_RP_LDO0_LDO25_XTAL_BP_EN_S 3
#define R0_RP_LDO0_LDO25_XTAL_BP_EN_M 0x1
#define R0_RP_LDO0_LDO25_XTAL_VSEL_S 4
#define R0_RP_LDO0_LDO25_XTAL_VSEL_M 0x7
#define R0_RP_LDO0_LDO25_XTAL_LDO_EN_S 7
#define R0_RP_LDO0_LDO25_XTAL_LDO_EN_M 0x1

#define R0_RP_LDO1 0x13
#define R0_RP_LDO1_LDO25_PLL_TURBO_S 0
#define R0_RP_LDO1_LDO25_PLL_TURBO_M 0x1
#define R0_RP_LDO1_LDO25_PLL_T_SEL_S 1
#define R0_RP_LDO1_LDO25_PLL_T_SEL_M 0x1
#define R0_RP_LDO1_LDO25_PLL_T_EN_S 2
#define R0_RP_LDO1_LDO25_PLL_T_EN_M 0x1
#define R0_RP_LDO1_LDO25_PLL_BP_EN_S 3
#define R0_RP_LDO1_LDO25_PLL_BP_EN_M 0x1
#define R0_RP_LDO1_LDO25_PLL_VSEL_S 4
#define R0_RP_LDO1_LDO25_PLL_VSEL_M 0x7
#define R0_RP_LDO1_LDO25_PLL_LDO_EN_S 7
#define R0_RP_LDO1_LDO25_PLL_LDO_EN_M 0x1

#define R0_RP_LDO2 0x14
#define R0_RP_LDO2_LDO11_VC_TURBO_S 0
#define R0_RP_LDO2_LDO11_VC_TURBO_M 0x1
#define R0_RP_LDO2_LDO11_VC_T_SEL_S 1
#define R0_RP_LDO2_LDO11_VC_T_SEL_M 0x1
#define R0_RP_LDO2_LDO11_VC_T_EN_S 2
#define R0_RP_LDO2_LDO11_VC_T_EN_M 0x1
#define R0_RP_LDO2_LDO11_VC_BP_EN_S 3
#define R0_RP_LDO2_LDO11_VC_BP_EN_M 0x1
#define R0_RP_LDO2_LDO11_VC_VSEL_S 4
#define R0_RP_LDO2_LDO11_VC_VSEL_M 0x7
#define R0_RP_LDO2_LDO11_VC_LDO_EN_S 7
#define R0_RP_LDO2_LDO11_VC_LDO_EN_M 0x1

#define R0_RP_LDO3 0x15
#define R0_RP_LDO3_LDO11_MD_TURBO_S 0
#define R0_RP_LDO3_LDO11_MD_TURBO_M 0x1
#define R0_RP_LDO3_LDO11_MD_T_SEL_S 1
#define R0_RP_LDO3_LDO11_MD_T_SEL_M 0x1
#define R0_RP_LDO3_LDO11_MD_T_EN_S 2
#define R0_RP_LDO3_LDO11_MD_T_EN_M 0x1
#define R0_RP_LDO3_LDO11_MD_BP_EN_S 3
#define R0_RP_LDO3_LDO11_MD_BP_EN_M 0x1
#define R0_RP_LDO3_LDO11_MD_VSEL_S 4
#define R0_RP_LDO3_LDO11_MD_VSEL_M 0x7
#define R0_RP_LDO3_LDO11_MD_LDO_EN_S 7
#define R0_RP_LDO3_LDO11_MD_LDO_EN_M 0x1

#define R0_RP_LDO4 0x16
#define R0_RP_LDO4_LDO11_MD2_TURBO_S 0
#define R0_RP_LDO4_LDO11_MD2_TURBO_M 0x1
#define R0_RP_LDO4_LDO11_MD2_T_SEL_S 1
#define R0_RP_LDO4_LDO11_MD2_T_SEL_M 0x1
#define R0_RP_LDO4_LDO11_MD2_T_EN_S 2
#define R0_RP_LDO4_LDO11_MD2_T_EN_M 0x1
#define R0_RP_LDO4_LDO11_MD2_BP_EN_S 3
#define R0_RP_LDO4_LDO11_MD2_BP_EN_M 0x1
#define R0_RP_LDO4_LDO11_MD2_VSEL_S 4
#define R0_RP_LDO4_LDO11_MD2_VSEL_M 0x7
#define R0_RP_LDO4_LDO11_MD2_LDO_EN_S 7
#define R0_RP_LDO4_LDO11_MD2_LDO_EN_M 0x1

#define R0_FP_LDO0 0x17
#define R0_FP_LDO0_LDO25_SP_TURBO_S 0
#define R0_FP_LDO0_LDO25_SP_TURBO_M 0x1
#define R0_FP_LDO0_LDO25_SP_T_SEL_S 1
#define R0_FP_LDO0_LDO25_SP_T_SEL_M 0x1
#define R0_FP_LDO0_LDO25_SP_T_EN_S 2
#define R0_FP_LDO0_LDO25_SP_T_EN_M 0x1
#define R0_FP_LDO0_LDO25_SP_BP_EN_S 3
#define R0_FP_LDO0_LDO25_SP_BP_EN_M 0x1
#define R0_FP_LDO0_LDO25_SP_VO_SEL_S 4
#define R0_FP_LDO0_LDO25_SP_VO_SEL_M 0x7
#define R0_FP_LDO0_LDO25_SP_EN_S 7
#define R0_FP_LDO0_LDO25_SP_EN_M 0x1

#define R0_FP_LDO1 0x18
#define R0_FP_LDO1_LDO25_TURBO_S 0
#define R0_FP_LDO1_LDO25_TURBO_M 0x1
#define R0_FP_LDO1_LDO25_T_SEL_S 1
#define R0_FP_LDO1_LDO25_T_SEL_M 0x1
#define R0_FP_LDO1_LDO25_T_EN_S 2
#define R0_FP_LDO1_LDO25_T_EN_M 0x1
#define R0_FP_LDO1_LDO25_BP_EN_S 3
#define R0_FP_LDO1_LDO25_BP_EN_M 0x1
#define R0_FP_LDO1_LDO25_VO_SEL_S 4
#define R0_FP_LDO1_LDO25_VO_SEL_M 0x7
#define R0_FP_LDO1_LDO25_EN_S 7
#define R0_FP_LDO1_LDO25_EN_M 0x1

#define R0_FP_LDO2 0x19
#define R0_FP_LDO2_LDO11_VC_TURBO_S 0
#define R0_FP_LDO2_LDO11_VC_TURBO_M 0x1
#define R0_FP_LDO2_LDO11_VC_T_SEL_S 1
#define R0_FP_LDO2_LDO11_VC_T_SEL_M 0x1
#define R0_FP_LDO2_LDO11_VC_T_EN_S 2
#define R0_FP_LDO2_LDO11_VC_T_EN_M 0x1
#define R0_FP_LDO2_LDO11_VC_BP_EN_S 3
#define R0_FP_LDO2_LDO11_VC_BP_EN_M 0x1
#define R0_FP_LDO2_LDO11_VC_VO_SEL_S 4
#define R0_FP_LDO2_LDO11_VC_VO_SEL_M 0x7
#define R0_FP_LDO2_LDO11_VC_EN_S 7
#define R0_FP_LDO2_LDO11_VC_EN_M 0x1

#define R0_FP_LDO3 0x1a
#define R0_FP_LDO3_LDO11_MD_TURBO_S 0
#define R0_FP_LDO3_LDO11_MD_TURBO_M 0x1
#define R0_FP_LDO3_LDO11_MD_T_SEL_S 1
#define R0_FP_LDO3_LDO11_MD_T_SEL_M 0x1
#define R0_FP_LDO3_LDO11_MD_T_EN_S 2
#define R0_FP_LDO3_LDO11_MD_T_EN_M 0x1
#define R0_FP_LDO3_LDO11_MD_BP_EN_S 3
#define R0_FP_LDO3_LDO11_MD_BP_EN_M 0x1
#define R0_FP_LDO3_LDO11_MD_VO_SEL_S 4
#define R0_FP_LDO3_LDO11_MD_VO_SEL_M 0x7
#define R0_FP_LDO3_LDO11_MD_EN_S 7
#define R0_FP_LDO3_LDO11_MD_EN_M 0x1

#define R0_RP_EN 0x1b
#define R0_RP_EN_XOSC_EN_S 0
#define R0_RP_EN_XOSC_EN_M 0x1
#define R0_RP_EN_XOSC_BUF_EN_S 1
#define R0_RP_EN_XOSC_BUF_EN_M 0x1
#define R0_RP_EN_XOSC_BOOST_EN_S 2
#define R0_RP_EN_XOSC_BOOST_EN_M 0x1
#define R0_RP_EN_CP_EN_S 3
#define R0_RP_EN_CP_EN_M 0x1
#define R0_RP_EN_CP_TURBO_S 4
#define R0_RP_EN_CP_TURBO_M 0x1
#define R0_RP_EN_VC_EN_S 5
#define R0_RP_EN_VC_EN_M 0x1
#define R0_RP_EN_DIV_EN_S 6
#define R0_RP_EN_DIV_EN_M 0x1
#define R0_RP_EN_CLK_400M_FMCW_EN_S 7
#define R0_RP_EN_CLK_400M_FMCW_EN_M 0x1

#define R0_RP_VC 0x1c
#define R0_RP_VC_RP_VCCBK_S 0
#define R0_RP_VC_RP_VCCBK_M 0xf
#define R0_RP_VC_RP_VCCBK2_S 4
#define R0_RP_VC_RP_VCCBK2_M 0xf

#define R0_RP_DIV 0x1d
#define R0_RP_DIV_L_S 0
#define R0_RP_DIV_L_M 0x7
#define R0_RP_DIV_H_S 3
#define R0_RP_DIV_H_M 0x7
#define R0_RP_DIV_LDO11_RP_VC_LP_EN_S 6
#define R0_RP_DIV_LDO11_RP_VC_LP_EN_M 0x1
#define R0_RP_DIV_LDO11_FP_VC_LP_EN_S 7
#define R0_RP_DIV_LDO11_FP_VC_LP_EN_M 0x1

#define R0_RP_LF 0x1e
#define R0_RP_LF_VCT_T_EN_S 0
#define R0_RP_LF_VCT_T_EN_M 0x1
#define R0_RP_LF_VCT_TL_EN_S 1
#define R0_RP_LF_VCT_TL_EN_M 0x1
#define R0_RP_LF_VCT_TH_EN_S 2
#define R0_RP_LF_VCT_TH_EN_M 0x1
#define R0_RP_LF_DIVH2_S 3
#define R0_RP_LF_DIVH2_M 0x7
#define R0_RP_LF_DIVDIG_EN_S 6
#define R0_RP_LF_DIVDIG_EN_M 0x1
#define R0_RP_LF_DIVCPU_EN_S 7
#define R0_RP_LF_DIVCPU_EN_M 0x1

#define R0_FP_EN 0x1f
#define R0_FP_EN_PFD_DL_DIS_S 0
#define R0_FP_EN_PFD_DL_DIS_M 0x1
#define R0_FP_EN_CP_EN_S 1
#define R0_FP_EN_CP_EN_M 0x1
#define R0_FP_EN_CP_TURBO_EN_S 2
#define R0_FP_EN_CP_TURBO_EN_M 0x1
#define R0_FP_EN_VC_EN_S 3
#define R0_FP_EN_VC_EN_M 0x1
#define R0_FP_EN_4G_EN_S 4
#define R0_FP_EN_4G_EN_M 0x1
#define R0_FP_EN_CMLDIV_EN_S 5
#define R0_FP_EN_CMLDIV_EN_M 0x1
#define R0_FP_EN_TSPCDIV_EN_S 6
#define R0_FP_EN_TSPCDIV_EN_M 0x1
#define R0_FP_EN_CM_EN_S 7
#define R0_FP_EN_CM_EN_M 0x1

#define R0_FP_VC 0x20
#define R0_FP_VC_FP_CBK_S 0
#define R0_FP_VC_FP_CBK_M 0xf
#define R0_FP_VC_FP_PFD_DL_DIS2_S 4
#define R0_FP_VC_FP_PFD_DL_DIS2_M 0x1
#define R0_FP_VC_FP_SP_S 5
#define R0_FP_VC_FP_SP_M 0x7

#define R0_FP_CML 0x21
#define R0_FP_CML_FP_CML_IB_SEL_S 0
#define R0_FP_CML_FP_CML_IB_SEL_M 0xf
#define R0_FP_CML_FP_SP_S 4
#define R0_FP_CML_FP_SP_M 0xf

#define R0_FP_TSPC 0x22
#define R0_FP_TSPC_FP_AMP_IB_SEL_S 0
#define R0_FP_TSPC_FP_AMP_IB_SEL_M 0xf
#define R0_FP_TSPC_FP_FMCWDIV_P_S 4
#define R0_FP_TSPC_FP_FMCWDIV_P_M 0xf

#define R0_FP_LF 0x23
#define R0_FP_LF_3MBW_EN_S 0
#define R0_FP_LF_3MBW_EN_M 0x1
#define R0_FP_LF_VTR_SET_EN_S 1
#define R0_FP_LF_VTR_SET_EN_M 0x1
#define R0_FP_LF_VTR_SETH_EN_S 2
#define R0_FP_LF_VTR_SETH_EN_M 0x1
#define R0_FP_LF_VTR_SETL_EN_S 3
#define R0_FP_LF_VTR_SETL_EN_M 0x1
#define R0_FP_LF_VTR_T_EN_S 4
#define R0_FP_LF_VTR_T_EN_M 0x1
#define R0_FP_LF_VTR_T_SW_EN_S 5
#define R0_FP_LF_VTR_T_SW_EN_M 0x1
#define R0_FP_LF_RP_SP_S 6
#define R0_FP_LF_RP_SP_M 0x3

#define R0_FP_LDO4 0x24
#define R0_FP_LDO4_LDO11_CM_TURBO_S 0
#define R0_FP_LDO4_LDO11_CM_TURBO_M 0x1
#define R0_FP_LDO4_LDO11_CM_T_SEL_S 1
#define R0_FP_LDO4_LDO11_CM_T_SEL_M 0x1
#define R0_FP_LDO4_LDO11_CM_T_EN_S 2
#define R0_FP_LDO4_LDO11_CM_T_EN_M 0x1
#define R0_FP_LDO4_LDO11_CM_BP_EN_S 3
#define R0_FP_LDO4_LDO11_CM_BP_EN_M 0x1
#define R0_FP_LDO4_LDO11_CM_VO_SEL_S 4
#define R0_FP_LDO4_LDO11_CM_VO_SEL_M 0x7
#define R0_FP_LDO4_LDO11_CM_EN_S 7
#define R0_FP_LDO4_LDO11_CM_EN_M 0x1

#define R0_PLL_VIO_O 0x25
#define R0_PLL_VIO_O_FP_REF_T_EN_S 0
#define R0_PLL_VIO_O_FP_REF_T_EN_M 0x1
#define R0_PLL_VIO_O_FP_MAIN_DIV_T_EN_S 1
#define R0_PLL_VIO_O_FP_MAIN_DIV_T_EN_M 0x1
#define R0_PLL_VIO_O_FP_FMCWDIV_T_EN_S 2
#define R0_PLL_VIO_O_FP_FMCWDIV_T_EN_M 0x1
#define R0_PLL_VIO_O_RP_REF_T_EN_S 3
#define R0_PLL_VIO_O_RP_REF_T_EN_M 0x1
#define R0_PLL_VIO_O_RP_MAIN_DIV_T_EN_S 4
#define R0_PLL_VIO_O_RP_MAIN_DIV_T_EN_M 0x1
#define R0_PLL_VIO_O_RP_REF_O_EN_S 5
#define R0_PLL_VIO_O_RP_REF_O_EN_M 0x1
#define R0_PLL_VIO_O_PLL_VIO_EN_S 6
#define R0_PLL_VIO_O_PLL_VIO_EN_M 0x1
#define R0_PLL_VIO_O_RP_REF_AUX_O_EN_S 7
#define R0_PLL_VIO_O_RP_REF_AUX_O_EN_M 0x1

#define R0_PLL_CLK_O 0x26
#define R0_PLL_CLK_O_FP_LKREF_EN_S 0
#define R0_PLL_CLK_O_FP_LKREF_EN_M 0x1
#define R0_PLL_CLK_O_FP_LKDIV_EN_S 1
#define R0_PLL_CLK_O_FP_LKDIV_EN_M 0x1
#define R0_PLL_CLK_O_RP_LK_REF_EN_S 2
#define R0_PLL_CLK_O_RP_LK_REF_EN_M 0x1
#define R0_PLL_CLK_O_RP_LK_DIV_EN_S 3
#define R0_PLL_CLK_O_RP_LK_DIV_EN_M 0x1
#define R0_PLL_CLK_O_RP_SDMADC_CLKSEL_S 4
#define R0_PLL_CLK_O_RP_SDMADC_CLKSEL_M 0x1
#define R0_PLL_CLK_O_RP_CLK_800M_ADC_EN_S 5
#define R0_PLL_CLK_O_RP_CLK_800M_ADC_EN_M 0x1
#define R0_PLL_CLK_O_RP_CLK_400M_ADC_EN_S 6
#define R0_PLL_CLK_O_RP_CLK_400M_ADC_EN_M 0x1
#define R0_PLL_CLK_O_RP_CLK_SP_S 7
#define R0_PLL_CLK_O_RP_CLK_SP_M 0x1

#define R0_LO_LDO0 0x27
#define R0_LO_LDO0_LDO11_LMP_TURBO_S 0
#define R0_LO_LDO0_LDO11_LMP_TURBO_M 0x1
#define R0_LO_LDO0_LDO11_LMP_T_SEL_S 1
#define R0_LO_LDO0_LDO11_LMP_T_SEL_M 0x1
#define R0_LO_LDO0_LDO11_LMP_T_EN_S 2
#define R0_LO_LDO0_LDO11_LMP_T_EN_M 0x1
#define R0_LO_LDO0_LDO11_LMP_BP_EN_S 3
#define R0_LO_LDO0_LDO11_LMP_BP_EN_M 0x1
#define R0_LO_LDO0_LDO11_LMP_VO_SEL_S 4
#define R0_LO_LDO0_LDO11_LMP_VO_SEL_M 0x7
#define R0_LO_LDO0_LDO11_LMP_EN_S 7
#define R0_LO_LDO0_LDO11_LMP_EN_M 0x1

#define R0_LO_LDO1 0x28
#define R0_LO_LDO1_LDO11_LMO_TURBO_S 0
#define R0_LO_LDO1_LDO11_LMO_TURBO_M 0x1
#define R0_LO_LDO1_LDO11_LMO_T_SEL_S 1
#define R0_LO_LDO1_LDO11_LMO_T_SEL_M 0x1
#define R0_LO_LDO1_LDO11_LMO_T_EN_S 2
#define R0_LO_LDO1_LDO11_LMO_T_EN_M 0x1
#define R0_LO_LDO1_LDO11_LMO_BP_EN_S 3
#define R0_LO_LDO1_LDO11_LMO_BP_EN_M 0x1
#define R0_LO_LDO1_LDO11_LMO_VO_SEL_S 4
#define R0_LO_LDO1_LDO11_LMO_VO_SEL_M 0x7
#define R0_LO_LDO1_LDO11_LMO_EN_S 7
#define R0_LO_LDO1_LDO11_LMO_EN_M 0x1

#define R0_LO_LDO2 0x29
#define R0_LO_LDO2_LDO11_TXLO_TURBO_S 0
#define R0_LO_LDO2_LDO11_TXLO_TURBO_M 0x1
#define R0_LO_LDO2_LDO11_TXLO_T_SEL_S 1
#define R0_LO_LDO2_LDO11_TXLO_T_SEL_M 0x1
#define R0_LO_LDO2_LDO11_TXLO_T_EN_S 2
#define R0_LO_LDO2_LDO11_TXLO_T_EN_M 0x1
#define R0_LO_LDO2_LDO11_TXLO_BP_EN_S 3
#define R0_LO_LDO2_LDO11_TXLO_BP_EN_M 0x1
#define R0_LO_LDO2_LDO11_TXLO_VO_SEL_S 4
#define R0_LO_LDO2_LDO11_TXLO_VO_SEL_M 0x7
#define R0_LO_LDO2_LDO11_TXLO_EN_S 7
#define R0_LO_LDO2_LDO11_TXLO_EN_M 0x1

#define R0_LO_LDO3 0x2a
#define R0_LO_LDO3_LDO11_RXLO_TURBO_S 0
#define R0_LO_LDO3_LDO11_RXLO_TURBO_M 0x1
#define R0_LO_LDO3_LDO11_RXLO_T_SEL_S 1
#define R0_LO_LDO3_LDO11_RXLO_T_SEL_M 0x1
#define R0_LO_LDO3_LDO11_RXLO_T_EN_S 2
#define R0_LO_LDO3_LDO11_RXLO_T_EN_M 0x1
#define R0_LO_LDO3_LDO11_RXLO_BP_EN_S 3
#define R0_LO_LDO3_LDO11_RXLO_BP_EN_M 0x1
#define R0_LO_LDO3_LDO11_RXLO_VO_SEL_S 4
#define R0_LO_LDO3_LDO11_RXLO_VO_SEL_M 0x7
#define R0_LO_LDO3_LDO11_RXLO_EN_S 7
#define R0_LO_LDO3_LDO11_RXLO_EN_M 0x1

#define R0_LO_EN0 0x2b
#define R0_LO_EN0_VCBUFF1_EN_S 0
#define R0_LO_EN0_VCBUFF1_EN_M 0x1
#define R0_LO_EN0_VCBUFF2_EN_S 1
#define R0_LO_EN0_VCBUFF2_EN_M 0x1
#define R0_LO_EN0_LODR_EN_S 2
#define R0_LO_EN0_LODR_EN_M 0x1
#define R0_LO_EN0_DBL1_EN_S 3
#define R0_LO_EN0_DBL1_EN_M 0x1
#define R0_LO_EN0_DBL2_EN_S 4
#define R0_LO_EN0_DBL2_EN_M 0x1
#define R0_LO_EN0_LO_RXDR_STG1_EN_S 5
#define R0_LO_EN0_LO_RXDR_STG1_EN_M 0x1
#define R0_LO_EN0_LO_RXDR_STG2_EN_S 6
#define R0_LO_EN0_LO_RXDR_STG2_EN_M 0x1
#define R0_LO_EN0_LO_RXDR_STG3_EN_S 7
#define R0_LO_EN0_LO_RXDR_STG3_EN_M 0x1

#define R0_LO_EN1 0x2c
#define R0_LO_EN1_LO2_TXDR_STG1_EN_S 0
#define R0_LO_EN1_LO2_TXDR_STG1_EN_M 0x1
#define R0_LO_EN1_LO2_TXDR_STG2_EN_S 1
#define R0_LO_EN1_LO2_TXDR_STG2_EN_M 0x1
#define R0_LO_EN1_LO2_TXDR_STG3_EN_S 2
#define R0_LO_EN1_LO2_TXDR_STG3_EN_M 0x1
#define R0_LO_EN1_LO1_TXDR_STG1_EN_S 3
#define R0_LO_EN1_LO1_TXDR_STG1_EN_M 0x1
#define R0_LO_EN1_LO1_TXDR_STG2_EN_S 4
#define R0_LO_EN1_LO1_TXDR_STG2_EN_M 0x1
#define R0_LO_EN1_LO1_TXDR_STG3_EN_S 5
#define R0_LO_EN1_LO1_TXDR_STG3_EN_M 0x1
#define R0_LO_EN1_LO_VTN_VAR_EN_S 6
#define R0_LO_EN1_LO_VTN_VAR_EN_M 0x1
#define R0_LO_EN1_TLB_PDT_CALGEN_EN_S 7
#define R0_LO_EN1_TLB_PDT_CALGEN_EN_M 0x1

#define R0_LO_EN2 0x2d
#define R0_LO_EN2_LMI_STG1_EN_S 0
#define R0_LO_EN2_LMI_STG1_EN_M 0x1
#define R0_LO_EN2_LMI_STG2_EN_S 1
#define R0_LO_EN2_LMI_STG2_EN_M 0x1
#define R0_LO_EN2_LMI_STG3_EN_S 2
#define R0_LO_EN2_LMI_STG3_EN_M 0x1
#define R0_LO_EN2_LMI_STG4_EN_S 3
#define R0_LO_EN2_LMI_STG4_EN_M 0x1
#define R0_LO_EN2_LMI_PREAMP_STG1_EN_S 4
#define R0_LO_EN2_LMI_PREAMP_STG1_EN_M 0x1
#define R0_LO_EN2_LMI_PREAMP_STG2_EN_S 5
#define R0_LO_EN2_LMI_PREAMP_STG2_EN_M 0x1
#define R0_LO_EN2_LMI_EN_S 6
#define R0_LO_EN2_LMI_EN_M 0x1
#define R0_LO_EN2_LOMUXO_EN_S 7
#define R0_LO_EN2_LOMUXO_EN_M 0x1

#define R0_LO_TN0 0x2e
#define R0_LO_TN0_VCBUFF1_BI_S 0
#define R0_LO_TN0_VCBUFF1_BI_M 0xf
#define R0_LO_TN0_LO_VTN_VAR_S 4
#define R0_LO_TN0_LO_VTN_VAR_M 0xf

#define R0_LO_TN1 0x2f
#define R0_LO_TN1_DBL1_BI_S 0
#define R0_LO_TN1_DBL1_BI_M 0xf
#define R0_LO_TN1_VCBUFF2_BI_S 4
#define R0_LO_TN1_VCBUFF2_BI_M 0xf

#define R0_LO_TN2 0x30
#define R0_LO_TN2_LODR_BI_S 0
#define R0_LO_TN2_LODR_BI_M 0xf
#define R0_LO_TN2_DBL2_BI_S 4
#define R0_LO_TN2_DBL2_BI_M 0xf

#define R0_LO_TN3 0x31
#define R0_LO_TN3_LO_RXDR_STG1_BI_S 0
#define R0_LO_TN3_LO_RXDR_STG1_BI_M 0xf
#define R0_LO_TN3_LO_RXDR_STG2_BI_S 4
#define R0_LO_TN3_LO_RXDR_STG2_BI_M 0xf

#define R0_LO_TN4 0x32
#define R0_LO_TN4_LO_RXDR_STG3_BI_S 0
#define R0_LO_TN4_LO_RXDR_STG3_BI_M 0xf
#define R0_LO_TN4_LO_TXDR_STG1_BI_S 4
#define R0_LO_TN4_LO_TXDR_STG1_BI_M 0xf

#define R0_LO_TN5 0x33
#define R0_LO_TN5_LO_TXDR_STG3_BI_S 0
#define R0_LO_TN5_LO_TXDR_STG3_BI_M 0xf
#define R0_LO_TN5_LO_TXDR_STG2_BI_S 4
#define R0_LO_TN5_LO_TXDR_STG2_BI_M 0xf

#define R0_LO_TN6 0x34
#define R0_LO_TN6_LMI_STG2_BI_S 0
#define R0_LO_TN6_LMI_STG2_BI_M 0xf
#define R0_LO_TN6_LMI_STG1_BI_S 4
#define R0_LO_TN6_LMI_STG1_BI_M 0xf

#define R0_LO_TN7 0x35
#define R0_LO_TN7_LMI_STG4_BI_S 0
#define R0_LO_TN7_LMI_STG4_BI_M 0xf
#define R0_LO_TN7_LMI_STG3_BI_S 4
#define R0_LO_TN7_LMI_STG3_BI_M 0xf

#define R0_LO_TN8 0x36
#define R0_LO_TN8_LMI_PREAMP_STG1_BI_S 0
#define R0_LO_TN8_LMI_PREAMP_STG1_BI_M 0xf
#define R0_LO_TN8_LMI_PREAMP_STG2_BI_S 4
#define R0_LO_TN8_LMI_PREAMP_STG2_BI_M 0xf

#define R0_LO_TN9 0x37
#define R0_LO_TN9_LO_PDT_BI_S 0
#define R0_LO_TN9_LO_PDT_BI_M 0xf
#define R0_LO_TN9_LOMUXO_BI_S 4
#define R0_LO_TN9_LOMUXO_BI_M 0xf

#define R0_LO_TN10 0x38
#define R0_LO_TN10_LO_PDTO_SEL_S 0
#define R0_LO_TN10_LO_PDTO_SEL_M 0x7
#define R0_LO_TN10_LO_PDT_CALGEN_RSEL_S 3
#define R0_LO_TN10_LO_PDT_CALGEN_RSEL_M 0x3
#define R0_LO_TN10_LO_PDT_EN_S 5
#define R0_LO_TN10_LO_PDT_EN_M 0x1
#define R0_LO_TN10_LO_PDT_CALGEN_EN_S 6
#define R0_LO_TN10_LO_PDT_CALGEN_EN_M 0x1
#define R0_LO_TN10_TLB_PDT_EN_S 7
#define R0_LO_TN10_TLB_PDT_EN_M 0x1

#define R0_RX_LDO0 0x39
#define R0_RX_LDO0_LDO11_RFN_TURBO_S 0
#define R0_RX_LDO0_LDO11_RFN_TURBO_M 0x1
#define R0_RX_LDO0_LDO11_RFN_T_SEL_S 1
#define R0_RX_LDO0_LDO11_RFN_T_SEL_M 0x1
#define R0_RX_LDO0_LDO11_RFN_T_EN_S 2
#define R0_RX_LDO0_LDO11_RFN_T_EN_M 0x1
#define R0_RX_LDO0_LDO11_RFN_BP_EN_S 3
#define R0_RX_LDO0_LDO11_RFN_BP_EN_M 0x1
#define R0_RX_LDO0_LDO11_RFN_VO_SEL_S 4
#define R0_RX_LDO0_LDO11_RFN_VO_SEL_M 0x7
#define R0_RX_LDO0_LDO11_RFN_EN_S 7
#define R0_RX_LDO0_LDO11_RFN_EN_M 0x1

#define R0_RX_LDO1 0x3a
#define R0_RX_LDO1_LDO11_RFS_TURBO_S 0
#define R0_RX_LDO1_LDO11_RFS_TURBO_M 0x1
#define R0_RX_LDO1_LDO11_RFS_T_SEL_S 1
#define R0_RX_LDO1_LDO11_RFS_T_SEL_M 0x1
#define R0_RX_LDO1_LDO11_RFS_T_EN_S 2
#define R0_RX_LDO1_LDO11_RFS_T_EN_M 0x1
#define R0_RX_LDO1_LDO11_RFS_BP_EN_S 3
#define R0_RX_LDO1_LDO11_RFS_BP_EN_M 0x1
#define R0_RX_LDO1_LDO11_RFS_VO_SEL_S 4
#define R0_RX_LDO1_LDO11_RFS_VO_SEL_M 0x7
#define R0_RX_LDO1_LDO11_RFS_EN_S 7
#define R0_RX_LDO1_LDO11_RFS_EN_M 0x1

#define R0_RX_LDO2 0x3b
#define R0_RX_LDO2_LDO25_BBN_TURBO_S 0
#define R0_RX_LDO2_LDO25_BBN_TURBO_M 0x1
#define R0_RX_LDO2_LDO25_BBN_T_SEL_S 1
#define R0_RX_LDO2_LDO25_BBN_T_SEL_M 0x1
#define R0_RX_LDO2_LDO25_BBN_T_EN_S 2
#define R0_RX_LDO2_LDO25_BBN_T_EN_M 0x1
#define R0_RX_LDO2_LDO25_BBN_BP_EN_S 3
#define R0_RX_LDO2_LDO25_BBN_BP_EN_M 0x1
#define R0_RX_LDO2_LDO25_BBN_VO_SEL_S 4
#define R0_RX_LDO2_LDO25_BBN_VO_SEL_M 0x7
#define R0_RX_LDO2_LDO25_BBN_EN_S 7
#define R0_RX_LDO2_LDO25_BBN_EN_M 0x1

#define R0_RX_LDO3 0x3c
#define R0_RX_LDO3_LDO25_BBS_TURBO_S 0
#define R0_RX_LDO3_LDO25_BBS_TURBO_M 0x1
#define R0_RX_LDO3_LDO25_BBS_T_SEL_S 1
#define R0_RX_LDO3_LDO25_BBS_T_SEL_M 0x1
#define R0_RX_LDO3_LDO25_BBS_T_EN_S 2
#define R0_RX_LDO3_LDO25_BBS_T_EN_M 0x1
#define R0_RX_LDO3_LDO25_BBS_BP_EN_S 3
#define R0_RX_LDO3_LDO25_BBS_BP_EN_M 0x1
#define R0_RX_LDO3_LDO25_BBS_VO_SEL_S 4
#define R0_RX_LDO3_LDO25_BBS_VO_SEL_M 0x7
#define R0_RX_LDO3_LDO25_BBS_EN_S 7
#define R0_RX_LDO3_LDO25_BBS_EN_M 0x1

#define R0_CH0_RX_RF_EN 0x3d
#define R0_CH0_RX_RF_EN_TIA_VCTRL_EN_S 0
#define R0_CH0_RX_RF_EN_TIA_VCTRL_EN_M 0x1
#define R0_CH0_RX_RF_EN_TIA_S1_EN_S 1
#define R0_CH0_RX_RF_EN_TIA_S1_EN_M 0x3
#define R0_CH0_RX_RF_EN_TIA_BI_EN_S 3
#define R0_CH0_RX_RF_EN_TIA_BI_EN_M 0x1
#define R0_CH0_RX_RF_EN_LNA1_BI_EN_S 4
#define R0_CH0_RX_RF_EN_LNA1_BI_EN_M 0x1
#define R0_CH0_RX_RF_EN_LNA2_BI_EN_S 5
#define R0_CH0_RX_RF_EN_LNA2_BI_EN_M 0x1
#define R0_CH0_RX_RF_EN_LNA2_BI2_EN_S 6
#define R0_CH0_RX_RF_EN_LNA2_BI2_EN_M 0x1
#define R0_CH0_RX_RF_EN_RLB_BI_EN_S 7
#define R0_CH0_RX_RF_EN_RLB_BI_EN_M 0x1

#define R0_CH0_RX_BB_EN 0x3e
#define R0_CH0_RX_BB_EN_VGA2_EN_S 0
#define R0_CH0_RX_BB_EN_VGA2_EN_M 0x1
#define R0_CH0_RX_BB_EN_VGA1_EN_S 1
#define R0_CH0_RX_BB_EN_VGA1_EN_M 0x1
#define R0_CH0_RX_BB_EN_BI_EN_S 2
#define R0_CH0_RX_BB_EN_BI_EN_M 0x1
#define R0_CH0_RX_BB_EN_RX_CH0_EN_SP_S 3
#define R0_CH0_RX_BB_EN_RX_CH0_EN_SP_M 0x1f

#define R0_CH0_RX_TN0 0x3f
#define R0_CH0_RX_TN0_LNA_GC_S 0
#define R0_CH0_RX_TN0_LNA_GC_M 0xf
#define R0_CH0_RX_TN0_TIA_RFB_SEL_S 4
#define R0_CH0_RX_TN0_TIA_RFB_SEL_M 0xf

#define R0_CH0_RX_TN1 0x40
#define R0_CH0_RX_TN1_VGA1_GAINSEL_S 0
#define R0_CH0_RX_TN1_VGA1_GAINSEL_M 0x7
#define R0_CH0_RX_TN1_VGA1_GAIN_SP_S 3
#define R0_CH0_RX_TN1_VGA1_GAIN_SP_M 0x1
#define R0_CH0_RX_TN1_VGA2_GAINSEL_S 4
#define R0_CH0_RX_TN1_VGA2_GAINSEL_M 0x7
#define R0_CH0_RX_TN1_VGA2_GAIN_SP_S 7
#define R0_CH0_RX_TN1_VGA2_GAIN_SP_M 0x1

#define R0_CH0_RX_TN2 0x41
#define R0_CH0_RX_TN2_HP1_SEL_S 0
#define R0_CH0_RX_TN2_HP1_SEL_M 0x7
#define R0_CH0_RX_TN2_HP1_SP_S 3
#define R0_CH0_RX_TN2_HP1_SP_M 0x1
#define R0_CH0_RX_TN2_HP2_SEL_S 4
#define R0_CH0_RX_TN2_HP2_SEL_M 0x7
#define R0_CH0_RX_TN2_HP2_SP_S 7
#define R0_CH0_RX_TN2_HP2_SP_M 0x1

#define R0_CH0_RX_BI0 0x42
#define R0_CH0_RX_BI0_RLB_BI_S 0
#define R0_CH0_RX_BI0_RLB_BI_M 0xf
#define R0_CH0_RX_BI0_TIA_VINN_T_EN_S 4
#define R0_CH0_RX_BI0_TIA_VINN_T_EN_M 0x1
#define R0_CH0_RX_BI0_TIA_VINP_T_EN_S 5
#define R0_CH0_RX_BI0_TIA_VINP_T_EN_M 0x1
#define R0_CH0_RX_BI0_TIA_SAFE_EN_S 6
#define R0_CH0_RX_BI0_TIA_SAFE_EN_M 0x1

#define R0_CH0_RX_BI1 0x43
#define R0_CH0_RX_BI1_TIA_VCTRL_GM_S 0
#define R0_CH0_RX_BI1_TIA_VCTRL_GM_M 0xf
#define R0_CH0_RX_BI1_TIA_VCTRL_PN_S 4
#define R0_CH0_RX_BI1_TIA_VCTRL_PN_M 0x1
#define R0_CH0_RX_BI1_TIA_SP_S 5
#define R0_CH0_RX_BI1_TIA_SP_M 0x7

#define R0_CH0_RX_BI2 0x44
#define R0_CH0_RX_BI2_TIA_VCMREF_SEL_S 0
#define R0_CH0_RX_BI2_TIA_VCMREF_SEL_M 0x7
#define R0_CH0_RX_BI2_TIA_VCMREF_T_EN_S 3
#define R0_CH0_RX_BI2_TIA_VCMREF_T_EN_M 0x1
#define R0_CH0_RX_BI2_TIA_BI_S 4
#define R0_CH0_RX_BI2_TIA_BI_M 0xf

#define R0_CH0_RX_BI3 0x45
#define R0_CH0_RX_BI3_LNA2_BI_S 0
#define R0_CH0_RX_BI3_LNA2_BI_M 0xf
#define R0_CH0_RX_BI3_LNA1_BI_S 4
#define R0_CH0_RX_BI3_LNA1_BI_M 0xf

#define R0_CH0_RX_BI4 0x46
#define R0_CH0_RX_BI4_VGA1_VCMSEL_S 0
#define R0_CH0_RX_BI4_VGA1_VCMSEL_M 0x7
#define R0_CH0_RX_BI4_VGA1_VCM_SP_S 3
#define R0_CH0_RX_BI4_VGA1_VCM_SP_M 0x1
#define R0_CH0_RX_BI4_VGA2_VCMSEL_S 4
#define R0_CH0_RX_BI4_VGA2_VCMSEL_M 0x7
#define R0_CH0_RX_BI4_VGA2_VCM_SP_S 7
#define R0_CH0_RX_BI4_VGA2_VCM_SP_M 0x1

#define R0_CH0_RX_BI5 0x47
#define R0_CH0_RX_BI5_VGA1_IBSEL_S 0
#define R0_CH0_RX_BI5_VGA1_IBSEL_M 0x7
#define R0_CH0_RX_BI5_VGA1_IB_SP_S 3
#define R0_CH0_RX_BI5_VGA1_IB_SP_M 0x1
#define R0_CH0_RX_BI5_VGA2_IBSEL_S 4
#define R0_CH0_RX_BI5_VGA2_IBSEL_M 0x7
#define R0_CH0_RX_BI5_VGA2_IB_SP_S 7
#define R0_CH0_RX_BI5_VGA2_IB_SP_M 0x1

#define R0_CH0_RX_BI6 0x48
#define R0_CH0_RX_BI6_TSEL_S 0
#define R0_CH0_RX_BI6_TSEL_M 0x7
#define R0_CH0_RX_BI6_T_SP_S 3
#define R0_CH0_RX_BI6_T_SP_M 0x1
#define R0_CH0_RX_BI6_HP1_VCMSEL_S 4
#define R0_CH0_RX_BI6_HP1_VCMSEL_M 0x3
#define R0_CH0_RX_BI6_FASTSETTING_SEL_S 6
#define R0_CH0_RX_BI6_FASTSETTING_SEL_M 0x3

#define R0_CH0_RX_PDT 0x49
#define R0_CH0_RX_PDT_PKD_VTHSEL_S 0
#define R0_CH0_RX_PDT_PKD_VTHSEL_M 0x3
#define R0_CH0_RX_PDT_PKD_VGA_S 2
#define R0_CH0_RX_PDT_PKD_VGA_M 0x1
#define R0_CH0_RX_PDT_PKD_EN_S 3
#define R0_CH0_RX_PDT_PKD_EN_M 0x1
#define R0_CH0_RX_PDT_TIA_SAT_VREF_SEL_S 4
#define R0_CH0_RX_PDT_TIA_SAT_VREF_SEL_M 0x3
#define R0_CH0_RX_PDT_SAT_IN_SEL_S 6
#define R0_CH0_RX_PDT_SAT_IN_SEL_M 0x1
#define R0_CH0_RX_PDT_SAT_EN_S 7
#define R0_CH0_RX_PDT_SAT_EN_M 0x1

#define R0_CH0_RX_T 0x4a
#define R0_CH0_RX_T_OMUX_SEL_S 0
#define R0_CH0_RX_T_OMUX_SEL_M 0xf
#define R0_CH0_RX_T_TSTMUX_SEL_S 4
#define R0_CH0_RX_T_TSTMUX_SEL_M 0xf

#define R0_CH1_RX_RF_EN 0x4b
#define R0_CH1_RX_RF_EN_TIA_VCTRL_EN_S 0
#define R0_CH1_RX_RF_EN_TIA_VCTRL_EN_M 0x1
#define R0_CH1_RX_RF_EN_TIA_S1_EN_S 1
#define R0_CH1_RX_RF_EN_TIA_S1_EN_M 0x3
#define R0_CH1_RX_RF_EN_TIA_BI_EN_S 3
#define R0_CH1_RX_RF_EN_TIA_BI_EN_M 0x1
#define R0_CH1_RX_RF_EN_LNA1_BI_EN_S 4
#define R0_CH1_RX_RF_EN_LNA1_BI_EN_M 0x1
#define R0_CH1_RX_RF_EN_LNA2_BI_EN_S 5
#define R0_CH1_RX_RF_EN_LNA2_BI_EN_M 0x1
#define R0_CH1_RX_RF_EN_LNA2_BI2_EN_S 6
#define R0_CH1_RX_RF_EN_LNA2_BI2_EN_M 0x1
#define R0_CH1_RX_RF_EN_RLB_BI_EN_S 7
#define R0_CH1_RX_RF_EN_RLB_BI_EN_M 0x1

#define R0_CH1_RX_BB_EN 0x4c
#define R0_CH1_RX_BB_EN_VGA2_EN_S 0
#define R0_CH1_RX_BB_EN_VGA2_EN_M 0x1
#define R0_CH1_RX_BB_EN_VGA1_EN_S 1
#define R0_CH1_RX_BB_EN_VGA1_EN_M 0x1
#define R0_CH1_RX_BB_EN_BI_EN_S 2
#define R0_CH1_RX_BB_EN_BI_EN_M 0x1
#define R0_CH1_RX_BB_EN_RX_CH1_EN_SP_S 3
#define R0_CH1_RX_BB_EN_RX_CH1_EN_SP_M 0x1f

#define R0_CH1_RX_TN0 0x4d
#define R0_CH1_RX_TN0_LNA_GC_S 0
#define R0_CH1_RX_TN0_LNA_GC_M 0xf
#define R0_CH1_RX_TN0_TIA_RFB_SEL_S 4
#define R0_CH1_RX_TN0_TIA_RFB_SEL_M 0xf

#define R0_CH1_RX_TN1 0x4e
#define R0_CH1_RX_TN1_VGA1_GAINSEL_S 0
#define R0_CH1_RX_TN1_VGA1_GAINSEL_M 0x7
#define R0_CH1_RX_TN1_VGA1_GAIN_SP_S 3
#define R0_CH1_RX_TN1_VGA1_GAIN_SP_M 0x1
#define R0_CH1_RX_TN1_VGA2_GAINSEL_S 4
#define R0_CH1_RX_TN1_VGA2_GAINSEL_M 0x7
#define R0_CH1_RX_TN1_VGA2_GAIN_SP_S 7
#define R0_CH1_RX_TN1_VGA2_GAIN_SP_M 0x1

#define R0_CH1_RX_TN2 0x4f
#define R0_CH1_RX_TN2_HP1_SEL_S 0
#define R0_CH1_RX_TN2_HP1_SEL_M 0x7
#define R0_CH1_RX_TN2_HP1_SP_S 3
#define R0_CH1_RX_TN2_HP1_SP_M 0x1
#define R0_CH1_RX_TN2_HP2_SEL_S 4
#define R0_CH1_RX_TN2_HP2_SEL_M 0x7
#define R0_CH1_RX_TN2_HP2_SP_S 7
#define R0_CH1_RX_TN2_HP2_SP_M 0x1

#define R0_CH1_RX_BI0 0x50
#define R0_CH1_RX_BI0_RLB_BI_S 0
#define R0_CH1_RX_BI0_RLB_BI_M 0xf
#define R0_CH1_RX_BI0_TIA_VINN_T_EN_S 4
#define R0_CH1_RX_BI0_TIA_VINN_T_EN_M 0x1
#define R0_CH1_RX_BI0_TIA_VINP_T_EN_S 5
#define R0_CH1_RX_BI0_TIA_VINP_T_EN_M 0x1
#define R0_CH1_RX_BI0_TIA_SAFE_EN_S 6
#define R0_CH1_RX_BI0_TIA_SAFE_EN_M 0x1

#define R0_CH1_RX_BI1 0x51
#define R0_CH1_RX_BI1_TIA_VCTRL_GM_S 0
#define R0_CH1_RX_BI1_TIA_VCTRL_GM_M 0xf
#define R0_CH1_RX_BI1_TIA_VCTRL_PN_S 4
#define R0_CH1_RX_BI1_TIA_VCTRL_PN_M 0x1
#define R0_CH1_RX_BI1_TIA_SP_S 5
#define R0_CH1_RX_BI1_TIA_SP_M 0x7

#define R0_CH1_RX_BI2 0x52
#define R0_CH1_RX_BI2_TIA_VCMREF_SEL_S 0
#define R0_CH1_RX_BI2_TIA_VCMREF_SEL_M 0x7
#define R0_CH1_RX_BI2_TIA_VCMREF_T_EN_S 3
#define R0_CH1_RX_BI2_TIA_VCMREF_T_EN_M 0x1
#define R0_CH1_RX_BI2_TIA_BI_S 4
#define R0_CH1_RX_BI2_TIA_BI_M 0xf

#define R0_CH1_RX_BI3 0x53
#define R0_CH1_RX_BI3_LNA2_BI_S 0
#define R0_CH1_RX_BI3_LNA2_BI_M 0xf
#define R0_CH1_RX_BI3_LNA1_BI_S 4
#define R0_CH1_RX_BI3_LNA1_BI_M 0xf

#define R0_CH1_RX_BI4 0x54
#define R0_CH1_RX_BI4_VGA1_VCMSEL_S 0
#define R0_CH1_RX_BI4_VGA1_VCMSEL_M 0x7
#define R0_CH1_RX_BI4_VGA1_VCM_SP_S 3
#define R0_CH1_RX_BI4_VGA1_VCM_SP_M 0x1
#define R0_CH1_RX_BI4_VGA2_VCMSEL_S 4
#define R0_CH1_RX_BI4_VGA2_VCMSEL_M 0x7
#define R0_CH1_RX_BI4_VGA2_VCM_SP_S 7
#define R0_CH1_RX_BI4_VGA2_VCM_SP_M 0x1

#define R0_CH1_RX_BI5 0x55
#define R0_CH1_RX_BI5_VGA1_IBSEL_S 0
#define R0_CH1_RX_BI5_VGA1_IBSEL_M 0x7
#define R0_CH1_RX_BI5_VGA1_IB_SP_S 3
#define R0_CH1_RX_BI5_VGA1_IB_SP_M 0x1
#define R0_CH1_RX_BI5_VGA2_IBSEL_S 4
#define R0_CH1_RX_BI5_VGA2_IBSEL_M 0x7
#define R0_CH1_RX_BI5_VGA2_IB_SP_S 7
#define R0_CH1_RX_BI5_VGA2_IB_SP_M 0x1

#define R0_CH1_RX_BI6 0x56
#define R0_CH1_RX_BI6_TSEL_S 0
#define R0_CH1_RX_BI6_TSEL_M 0x7
#define R0_CH1_RX_BI6_T_SP_S 3
#define R0_CH1_RX_BI6_T_SP_M 0x1
#define R0_CH1_RX_BI6_HP1_VCMSEL_S 4
#define R0_CH1_RX_BI6_HP1_VCMSEL_M 0x3
#define R0_CH1_RX_BI6_FASTSETTING_SEL_S 6
#define R0_CH1_RX_BI6_FASTSETTING_SEL_M 0x3

#define R0_CH1_RX_PDT 0x57
#define R0_CH1_RX_PDT_PKD_VTHSEL_S 0
#define R0_CH1_RX_PDT_PKD_VTHSEL_M 0x3
#define R0_CH1_RX_PDT_PKD_VGA_S 2
#define R0_CH1_RX_PDT_PKD_VGA_M 0x1
#define R0_CH1_RX_PDT_PKD_EN_S 3
#define R0_CH1_RX_PDT_PKD_EN_M 0x1
#define R0_CH1_RX_PDT_TIA_SAT_VREF_SEL_S 4
#define R0_CH1_RX_PDT_TIA_SAT_VREF_SEL_M 0x3
#define R0_CH1_RX_PDT_SAT_IN_SEL_S 6
#define R0_CH1_RX_PDT_SAT_IN_SEL_M 0x1
#define R0_CH1_RX_PDT_SAT_EN_S 7
#define R0_CH1_RX_PDT_SAT_EN_M 0x1

#define R0_CH1_RX_T 0x58
#define R0_CH1_RX_T_OMUX_SEL_S 0
#define R0_CH1_RX_T_OMUX_SEL_M 0xf
#define R0_CH1_RX_T_TSTMUX_SEL_S 4
#define R0_CH1_RX_T_TSTMUX_SEL_M 0xf

#define R0_CH2_RX_RF_EN 0x59
#define R0_CH2_RX_RF_EN_TIA_VCTRL_EN_S 0
#define R0_CH2_RX_RF_EN_TIA_VCTRL_EN_M 0x1
#define R0_CH2_RX_RF_EN_TIA_S1_EN_S 1
#define R0_CH2_RX_RF_EN_TIA_S1_EN_M 0x3
#define R0_CH2_RX_RF_EN_TIA_BI_EN_S 3
#define R0_CH2_RX_RF_EN_TIA_BI_EN_M 0x1
#define R0_CH2_RX_RF_EN_LNA1_BI_EN_S 4
#define R0_CH2_RX_RF_EN_LNA1_BI_EN_M 0x1
#define R0_CH2_RX_RF_EN_LNA2_BI_EN_S 5
#define R0_CH2_RX_RF_EN_LNA2_BI_EN_M 0x1
#define R0_CH2_RX_RF_EN_LNA2_BI2_EN_S 6
#define R0_CH2_RX_RF_EN_LNA2_BI2_EN_M 0x1
#define R0_CH2_RX_RF_EN_RLB_BI_EN_S 7
#define R0_CH2_RX_RF_EN_RLB_BI_EN_M 0x1

#define R0_CH2_RX_BB_EN 0x5a
#define R0_CH2_RX_BB_EN_VGA2_EN_S 0
#define R0_CH2_RX_BB_EN_VGA2_EN_M 0x1
#define R0_CH2_RX_BB_EN_VGA1_EN_S 1
#define R0_CH2_RX_BB_EN_VGA1_EN_M 0x1
#define R0_CH2_RX_BB_EN_BI_EN_S 2
#define R0_CH2_RX_BB_EN_BI_EN_M 0x1
#define R0_CH2_RX_BB_EN_RX_CH2_EN_SP_S 3
#define R0_CH2_RX_BB_EN_RX_CH2_EN_SP_M 0x1f

#define R0_CH2_RX_TN0 0x5b
#define R0_CH2_RX_TN0_LNA_GC_S 0
#define R0_CH2_RX_TN0_LNA_GC_M 0xf
#define R0_CH2_RX_TN0_TIA_RFB_SEL_S 4
#define R0_CH2_RX_TN0_TIA_RFB_SEL_M 0xf

#define R0_CH2_RX_TN1 0x5c
#define R0_CH2_RX_TN1_VGA1_GAINSEL_S 0
#define R0_CH2_RX_TN1_VGA1_GAINSEL_M 0x7
#define R0_CH2_RX_TN1_VGA1_GAIN_SP_S 3
#define R0_CH2_RX_TN1_VGA1_GAIN_SP_M 0x1
#define R0_CH2_RX_TN1_VGA2_GAINSEL_S 4
#define R0_CH2_RX_TN1_VGA2_GAINSEL_M 0x7
#define R0_CH2_RX_TN1_VGA2_GAIN_SP_S 7
#define R0_CH2_RX_TN1_VGA2_GAIN_SP_M 0x1

#define R0_CH2_RX_TN2 0x5d
#define R0_CH2_RX_TN2_HP1_SEL_S 0
#define R0_CH2_RX_TN2_HP1_SEL_M 0x7
#define R0_CH2_RX_TN2_HP1_SP_S 3
#define R0_CH2_RX_TN2_HP1_SP_M 0x1
#define R0_CH2_RX_TN2_HP2_SEL_S 4
#define R0_CH2_RX_TN2_HP2_SEL_M 0x7
#define R0_CH2_RX_TN2_HP2_SP_S 7
#define R0_CH2_RX_TN2_HP2_SP_M 0x1

#define R0_CH2_RX_BI0 0x5e
#define R0_CH2_RX_BI0_RLB_BI_S 0
#define R0_CH2_RX_BI0_RLB_BI_M 0xf
#define R0_CH2_RX_BI0_TIA_VINN_T_EN_S 4
#define R0_CH2_RX_BI0_TIA_VINN_T_EN_M 0x1
#define R0_CH2_RX_BI0_TIA_VINP_T_EN_S 5
#define R0_CH2_RX_BI0_TIA_VINP_T_EN_M 0x1
#define R0_CH2_RX_BI0_TIA_SAFE_EN_S 6
#define R0_CH2_RX_BI0_TIA_SAFE_EN_M 0x1

#define R0_CH2_RX_BI1 0x5f
#define R0_CH2_RX_BI1_TIA_VCTRL_GM_S 0
#define R0_CH2_RX_BI1_TIA_VCTRL_GM_M 0xf
#define R0_CH2_RX_BI1_TIA_VCTRL_PN_S 4
#define R0_CH2_RX_BI1_TIA_VCTRL_PN_M 0x1
#define R0_CH2_RX_BI1_TIA_SP_S 5
#define R0_CH2_RX_BI1_TIA_SP_M 0x7

#define R0_CH2_RX_BI2 0x60
#define R0_CH2_RX_BI2_TIA_VCMREF_SEL_S 0
#define R0_CH2_RX_BI2_TIA_VCMREF_SEL_M 0x7
#define R0_CH2_RX_BI2_TIA_VCMREF_T_EN_S 3
#define R0_CH2_RX_BI2_TIA_VCMREF_T_EN_M 0x1
#define R0_CH2_RX_BI2_TIA_BI_S 4
#define R0_CH2_RX_BI2_TIA_BI_M 0xf

#define R0_CH2_RX_BI3 0x61
#define R0_CH2_RX_BI3_LNA2_BI_S 0
#define R0_CH2_RX_BI3_LNA2_BI_M 0xf
#define R0_CH2_RX_BI3_LNA1_BI_S 4
#define R0_CH2_RX_BI3_LNA1_BI_M 0xf

#define R0_CH2_RX_BI4 0x62
#define R0_CH2_RX_BI4_VGA1_VCMSEL_S 0
#define R0_CH2_RX_BI4_VGA1_VCMSEL_M 0x7
#define R0_CH2_RX_BI4_VGA1_VCM_SP_S 3
#define R0_CH2_RX_BI4_VGA1_VCM_SP_M 0x1
#define R0_CH2_RX_BI4_VGA2_VCMSEL_S 4
#define R0_CH2_RX_BI4_VGA2_VCMSEL_M 0x7
#define R0_CH2_RX_BI4_VGA2_VCM_SP_S 7
#define R0_CH2_RX_BI4_VGA2_VCM_SP_M 0x1

#define R0_CH2_RX_BI5 0x63
#define R0_CH2_RX_BI5_VGA1_IBSEL_S 0
#define R0_CH2_RX_BI5_VGA1_IBSEL_M 0x7
#define R0_CH2_RX_BI5_VGA1_IB_SP_S 3
#define R0_CH2_RX_BI5_VGA1_IB_SP_M 0x1
#define R0_CH2_RX_BI5_VGA2_IBSEL_S 4
#define R0_CH2_RX_BI5_VGA2_IBSEL_M 0x7
#define R0_CH2_RX_BI5_VGA2_IB_SP_S 7
#define R0_CH2_RX_BI5_VGA2_IB_SP_M 0x1

#define R0_CH2_RX_BI6 0x64
#define R0_CH2_RX_BI6_TSEL_S 0
#define R0_CH2_RX_BI6_TSEL_M 0x7
#define R0_CH2_RX_BI6_T_SP_S 3
#define R0_CH2_RX_BI6_T_SP_M 0x1
#define R0_CH2_RX_BI6_HP1_VCMSEL_S 4
#define R0_CH2_RX_BI6_HP1_VCMSEL_M 0x3
#define R0_CH2_RX_BI6_FASTSETTING_SEL_S 6
#define R0_CH2_RX_BI6_FASTSETTING_SEL_M 0x3

#define R0_CH2_RX_PDT 0x65
#define R0_CH2_RX_PDT_PKD_VTHSEL_S 0
#define R0_CH2_RX_PDT_PKD_VTHSEL_M 0x3
#define R0_CH2_RX_PDT_PKD_VGA_S 2
#define R0_CH2_RX_PDT_PKD_VGA_M 0x1
#define R0_CH2_RX_PDT_PKD_EN_S 3
#define R0_CH2_RX_PDT_PKD_EN_M 0x1
#define R0_CH2_RX_PDT_TIA_SAT_VREF_SEL_S 4
#define R0_CH2_RX_PDT_TIA_SAT_VREF_SEL_M 0x3
#define R0_CH2_RX_PDT_SAT_IN_SEL_S 6
#define R0_CH2_RX_PDT_SAT_IN_SEL_M 0x1
#define R0_CH2_RX_PDT_SAT_EN_S 7
#define R0_CH2_RX_PDT_SAT_EN_M 0x1

#define R0_CH2_RX_T 0x66
#define R0_CH2_RX_T_OMUX_SEL_S 0
#define R0_CH2_RX_T_OMUX_SEL_M 0xf
#define R0_CH2_RX_T_TSTMUX_SEL_S 4
#define R0_CH2_RX_T_TSTMUX_SEL_M 0xf

#define R0_CH3_RX_RF_EN 0x67
#define R0_CH3_RX_RF_EN_TIA_VCTRL_EN_S 0
#define R0_CH3_RX_RF_EN_TIA_VCTRL_EN_M 0x1
#define R0_CH3_RX_RF_EN_TIA_S1_EN_S 1
#define R0_CH3_RX_RF_EN_TIA_S1_EN_M 0x3
#define R0_CH3_RX_RF_EN_TIA_BI_EN_S 3
#define R0_CH3_RX_RF_EN_TIA_BI_EN_M 0x1
#define R0_CH3_RX_RF_EN_LNA1_BI_EN_S 4
#define R0_CH3_RX_RF_EN_LNA1_BI_EN_M 0x1
#define R0_CH3_RX_RF_EN_LNA2_BI_EN_S 5
#define R0_CH3_RX_RF_EN_LNA2_BI_EN_M 0x1
#define R0_CH3_RX_RF_EN_LNA2_BI2_EN_S 6
#define R0_CH3_RX_RF_EN_LNA2_BI2_EN_M 0x1
#define R0_CH3_RX_RF_EN_RLB_BI_EN_S 7
#define R0_CH3_RX_RF_EN_RLB_BI_EN_M 0x1

#define R0_CH3_RX_BB_EN 0x68
#define R0_CH3_RX_BB_EN_VGA2_EN_S 0
#define R0_CH3_RX_BB_EN_VGA2_EN_M 0x1
#define R0_CH3_RX_BB_EN_VGA1_EN_S 1
#define R0_CH3_RX_BB_EN_VGA1_EN_M 0x1
#define R0_CH3_RX_BB_EN_BI_EN_S 2
#define R0_CH3_RX_BB_EN_BI_EN_M 0x1
#define R0_CH3_RX_BB_EN_RX_CH3_EN_SP_S 3
#define R0_CH3_RX_BB_EN_RX_CH3_EN_SP_M 0x1f

#define R0_CH3_RX_TN0 0x69
#define R0_CH3_RX_TN0_LNA_GC_S 0
#define R0_CH3_RX_TN0_LNA_GC_M 0xf
#define R0_CH3_RX_TN0_TIA_RFB_SEL_S 4
#define R0_CH3_RX_TN0_TIA_RFB_SEL_M 0xf

#define R0_CH3_RX_TN1 0x6a
#define R0_CH3_RX_TN1_VGA1_GAINSEL_S 0
#define R0_CH3_RX_TN1_VGA1_GAINSEL_M 0x7
#define R0_CH3_RX_TN1_VGA1_GAIN_SP_S 3
#define R0_CH3_RX_TN1_VGA1_GAIN_SP_M 0x1
#define R0_CH3_RX_TN1_VGA2_GAINSEL_S 4
#define R0_CH3_RX_TN1_VGA2_GAINSEL_M 0x7
#define R0_CH3_RX_TN1_VGA2_GAIN_SP_S 7
#define R0_CH3_RX_TN1_VGA2_GAIN_SP_M 0x1

#define R0_CH3_RX_TN2 0x6b
#define R0_CH3_RX_TN2_HP1_SEL_S 0
#define R0_CH3_RX_TN2_HP1_SEL_M 0x7
#define R0_CH3_RX_TN2_HP1_SP_S 3
#define R0_CH3_RX_TN2_HP1_SP_M 0x1
#define R0_CH3_RX_TN2_HP2_SEL_S 4
#define R0_CH3_RX_TN2_HP2_SEL_M 0x7
#define R0_CH3_RX_TN2_HP2_SP_S 7
#define R0_CH3_RX_TN2_HP2_SP_M 0x1

#define R0_CH3_RX_BI0 0x6c
#define R0_CH3_RX_BI0_RLB_BI_S 0
#define R0_CH3_RX_BI0_RLB_BI_M 0xf
#define R0_CH3_RX_BI0_TIA_VINN_T_EN_S 4
#define R0_CH3_RX_BI0_TIA_VINN_T_EN_M 0x1
#define R0_CH3_RX_BI0_TIA_VINP_T_EN_S 5
#define R0_CH3_RX_BI0_TIA_VINP_T_EN_M 0x1
#define R0_CH3_RX_BI0_TIA_SAFE_EN_S 6
#define R0_CH3_RX_BI0_TIA_SAFE_EN_M 0x1

#define R0_CH3_RX_BI1 0x6d
#define R0_CH3_RX_BI1_TIA_VCTRL_GM_S 0
#define R0_CH3_RX_BI1_TIA_VCTRL_GM_M 0xf
#define R0_CH3_RX_BI1_TIA_VCTRL_PN_S 4
#define R0_CH3_RX_BI1_TIA_VCTRL_PN_M 0x1
#define R0_CH3_RX_BI1_TIA_SP_S 5
#define R0_CH3_RX_BI1_TIA_SP_M 0x7

#define R0_CH3_RX_BI2 0x6e
#define R0_CH3_RX_BI2_TIA_VCMREF_SEL_S 0
#define R0_CH3_RX_BI2_TIA_VCMREF_SEL_M 0x7
#define R0_CH3_RX_BI2_TIA_VCMREF_T_EN_S 3
#define R0_CH3_RX_BI2_TIA_VCMREF_T_EN_M 0x1
#define R0_CH3_RX_BI2_TIA_BI_S 4
#define R0_CH3_RX_BI2_TIA_BI_M 0xf

#define R0_CH3_RX_BI3 0x6f
#define R0_CH3_RX_BI3_LNA2_BI_S 0
#define R0_CH3_RX_BI3_LNA2_BI_M 0xf
#define R0_CH3_RX_BI3_LNA1_BI_S 4
#define R0_CH3_RX_BI3_LNA1_BI_M 0xf

#define R0_CH3_RX_BI4 0x70
#define R0_CH3_RX_BI4_VGA1_VCMSEL_S 0
#define R0_CH3_RX_BI4_VGA1_VCMSEL_M 0x7
#define R0_CH3_RX_BI4_VGA1_VCM_SP_S 3
#define R0_CH3_RX_BI4_VGA1_VCM_SP_M 0x1
#define R0_CH3_RX_BI4_VGA2_VCMSEL_S 4
#define R0_CH3_RX_BI4_VGA2_VCMSEL_M 0x7
#define R0_CH3_RX_BI4_VGA2_VCM_SP_S 7
#define R0_CH3_RX_BI4_VGA2_VCM_SP_M 0x1

#define R0_CH3_RX_BI5 0x71
#define R0_CH3_RX_BI5_VGA1_IBSEL_S 0
#define R0_CH3_RX_BI5_VGA1_IBSEL_M 0x7
#define R0_CH3_RX_BI5_VGA1_IB_SP_S 3
#define R0_CH3_RX_BI5_VGA1_IB_SP_M 0x1
#define R0_CH3_RX_BI5_VGA2_IBSEL_S 4
#define R0_CH3_RX_BI5_VGA2_IBSEL_M 0x7
#define R0_CH3_RX_BI5_VGA2_IB_SP_S 7
#define R0_CH3_RX_BI5_VGA2_IB_SP_M 0x1

#define R0_CH3_RX_BI6 0x72
#define R0_CH3_RX_BI6_TSEL_S 0
#define R0_CH3_RX_BI6_TSEL_M 0x7
#define R0_CH3_RX_BI6_T_SP_S 3
#define R0_CH3_RX_BI6_T_SP_M 0x1
#define R0_CH3_RX_BI6_HP1_VCMSEL_S 4
#define R0_CH3_RX_BI6_HP1_VCMSEL_M 0x3
#define R0_CH3_RX_BI6_FASTSETTING_SEL_S 6
#define R0_CH3_RX_BI6_FASTSETTING_SEL_M 0x3

#define R0_CH3_RX_PDT 0x73
#define R0_CH3_RX_PDT_PKD_VTHSEL_S 0
#define R0_CH3_RX_PDT_PKD_VTHSEL_M 0x3
#define R0_CH3_RX_PDT_PKD_VGA_S 2
#define R0_CH3_RX_PDT_PKD_VGA_M 0x1
#define R0_CH3_RX_PDT_PKD_EN_S 3
#define R0_CH3_RX_PDT_PKD_EN_M 0x1
#define R0_CH3_RX_PDT_TIA_SAT_VREF_SEL_S 4
#define R0_CH3_RX_PDT_TIA_SAT_VREF_SEL_M 0x3
#define R0_CH3_RX_PDT_SAT_IN_SEL_S 6
#define R0_CH3_RX_PDT_SAT_IN_SEL_M 0x1
#define R0_CH3_RX_PDT_SAT_EN_S 7
#define R0_CH3_RX_PDT_SAT_EN_M 0x1

#define R0_CH3_RX_T 0x74
#define R0_CH3_RX_T_OMUX_SEL_S 0
#define R0_CH3_RX_T_OMUX_SEL_M 0xf
#define R0_CH3_RX_T_TSTMUX_SEL_S 4
#define R0_CH3_RX_T_TSTMUX_SEL_M 0xf

#define R0_LK_DTC1_0 0x75
#define R0_LK_DTC1_0_LD_RSTN_50M_S 0
#define R0_LK_DTC1_0_LD_RSTN_50M_M 0x1
#define R0_LK_DTC1_0_LD_MODE_SEL_50M_S 1
#define R0_LK_DTC1_0_LD_MODE_SEL_50M_M 0x1
#define R0_LK_DTC1_0_LD_SP_50M_S 2
#define R0_LK_DTC1_0_LD_SP_50M_M 0x1
#define R0_LK_DTC1_0_LD_CNT_PWR_50M_S 3
#define R0_LK_DTC1_0_LD_CNT_PWR_50M_M 0xf

#define R0_LK_DTC1_1 0x76
#define R0_LK_DTC1_1_S 0
#define R0_LK_DTC1_1_M 0x1

#define R0_LK_DTC1_2 0x77
#define R0_LK_DTC1_2_S 0
#define R0_LK_DTC1_2_M 0xff

#define R0_LK_DTC1_3 0x78
#define R0_LK_DTC1_3_S 0
#define R0_LK_DTC1_3_M 0xff

#define R0_LK_DTC2_0 0x79
#define R0_LK_DTC2_0_LD_RSTN_400M_S 0
#define R0_LK_DTC2_0_LD_RSTN_400M_M 0x1
#define R0_LK_DTC2_0_LD_MODE_SEL_400M_S 1
#define R0_LK_DTC2_0_LD_MODE_SEL_400M_M 0x1
#define R0_LK_DTC2_0_LD_SP_400M_S 2
#define R0_LK_DTC2_0_LD_SP_400M_M 0x1
#define R0_LK_DTC2_0_LD_CNT_PWR_400M_S 3
#define R0_LK_DTC2_0_LD_CNT_PWR_400M_M 0xf

#define R0_LK_DTC2_1 0x7a
#define R0_LK_DTC2_1_S 0
#define R0_LK_DTC2_1_M 0x1

#define R0_LK_DTC2_2 0x7b
#define R0_LK_DTC2_2_S 0
#define R0_LK_DTC2_2_M 0xff

#define R0_LK_DTC2_3 0x7c
#define R0_LK_DTC2_3_S 0
#define R0_LK_DTC2_3_M 0xff

#define R0_AT_LK0 0x7d
#define R0_AT_LK0_RP_RSTN_S 0
#define R0_AT_LK0_RP_RSTN_M 0x1
#define R0_AT_LK0_RP_BYP_S 1
#define R0_AT_LK0_RP_BYP_M 0x1
#define R0_AT_LK0_FP_RSTN_S 2
#define R0_AT_LK0_FP_RSTN_M 0x1
#define R0_AT_LK0_FP_BYP_S 3
#define R0_AT_LK0_FP_BYP_M 0x1
#define R0_AT_LK0_FSCM_RSTN_S 4
#define R0_AT_LK0_FSCM_RSTN_M 0x1

#define R0_AT_LK_TH 0x7e
#define R0_AT_LK_TH_RP_LCK_TH_S 0
#define R0_AT_LK_TH_RP_LCK_TH_M 0x3
#define R0_AT_LK_TH_RP_DIF_TH_S 2
#define R0_AT_LK_TH_RP_DIF_TH_M 0x3
#define R0_AT_LK_TH_FP_LCK_TH_S 4
#define R0_AT_LK_TH_FP_LCK_TH_M 0x3
#define R0_AT_LK_TH_FP_DIF_TH_S 6
#define R0_AT_LK_TH_FP_DIF_TH_M 0x3

#define R0_AT_LK1 0x7f
#define R0_AT_LK1_RP_LCKED_S 0
#define R0_AT_LK1_RP_LCKED_M 0x1
#define R0_AT_LK1_FP_LCKED_S 1
#define R0_AT_LK1_FP_LCKED_M 0x1
#define R0_AT_LK1_FSCM_O_S 2
#define R0_AT_LK1_FSCM_O_M 0x1

#define R1_TX_LDO_EN 0x1
#define R1_TX_LDO_EN_LDO11_TX3_PA_EN_S 0
#define R1_TX_LDO_EN_LDO11_TX3_PA_EN_M 0x1
#define R1_TX_LDO_EN_LDO11_TX3_EN_S 1
#define R1_TX_LDO_EN_LDO11_TX3_EN_M 0x1
#define R1_TX_LDO_EN_LDO11_TX2_PA_EN_S 2
#define R1_TX_LDO_EN_LDO11_TX2_PA_EN_M 0x1
#define R1_TX_LDO_EN_LDO11_TX2_EN_S 3
#define R1_TX_LDO_EN_LDO11_TX2_EN_M 0x1
#define R1_TX_LDO_EN_LDO11_TX1_PA_EN_S 4
#define R1_TX_LDO_EN_LDO11_TX1_PA_EN_M 0x1
#define R1_TX_LDO_EN_LDO11_TX1_EN_S 5
#define R1_TX_LDO_EN_LDO11_TX1_EN_M 0x1
#define R1_TX_LDO_EN_LDO11_TX0_PA_EN_S 6
#define R1_TX_LDO_EN_LDO11_TX0_PA_EN_M 0x1
#define R1_TX_LDO_EN_LDO11_TX0_EN_S 7
#define R1_TX_LDO_EN_LDO11_TX0_EN_M 0x1

#define R1_TX_LDO0 0x2
#define R1_TX_LDO0_LDO11_TX0_TURBO_S 0
#define R1_TX_LDO0_LDO11_TX0_TURBO_M 0x1
#define R1_TX_LDO0_LDO11_TX0_T_SEL_S 1
#define R1_TX_LDO0_LDO11_TX0_T_SEL_M 0x1
#define R1_TX_LDO0_LDO11_TX0_T_EN_S 2
#define R1_TX_LDO0_LDO11_TX0_T_EN_M 0x1
#define R1_TX_LDO0_LDO11_TX0_BP_EN_S 3
#define R1_TX_LDO0_LDO11_TX0_BP_EN_M 0x1
#define R1_TX_LDO0_LDO11_TX0_VO_SEL_S 4
#define R1_TX_LDO0_LDO11_TX0_VO_SEL_M 0x7

#define R1_TX_LDO1 0x3
#define R1_TX_LDO1_LDO11_TX1_TURBO_S 0
#define R1_TX_LDO1_LDO11_TX1_TURBO_M 0x1
#define R1_TX_LDO1_LDO11_TX1_T_SEL_S 1
#define R1_TX_LDO1_LDO11_TX1_T_SEL_M 0x1
#define R1_TX_LDO1_LDO11_TX1_T_EN_S 2
#define R1_TX_LDO1_LDO11_TX1_T_EN_M 0x1
#define R1_TX_LDO1_LDO11_TX1_BP_EN_S 3
#define R1_TX_LDO1_LDO11_TX1_BP_EN_M 0x1
#define R1_TX_LDO1_LDO11_TX1_VO_SEL_S 4
#define R1_TX_LDO1_LDO11_TX1_VO_SEL_M 0x7

#define R1_TX_LDO2 0x4
#define R1_TX_LDO2_LDO11_TX2_TURBO_S 0
#define R1_TX_LDO2_LDO11_TX2_TURBO_M 0x1
#define R1_TX_LDO2_LDO11_TX2_T_SEL_S 1
#define R1_TX_LDO2_LDO11_TX2_T_SEL_M 0x1
#define R1_TX_LDO2_LDO11_TX2_T_EN_S 2
#define R1_TX_LDO2_LDO11_TX2_T_EN_M 0x1
#define R1_TX_LDO2_LDO11_TX2_BP_EN_S 3
#define R1_TX_LDO2_LDO11_TX2_BP_EN_M 0x1
#define R1_TX_LDO2_LDO11_TX2_VO_SEL_S 4
#define R1_TX_LDO2_LDO11_TX2_VO_SEL_M 0x7

#define R1_TX_LDO3 0x5
#define R1_TX_LDO3_LDO11_TX3_TURBO_S 0
#define R1_TX_LDO3_LDO11_TX3_TURBO_M 0x1
#define R1_TX_LDO3_LDO11_TX3_T_SEL_S 1
#define R1_TX_LDO3_LDO11_TX3_T_SEL_M 0x1
#define R1_TX_LDO3_LDO11_TX3_T_EN_S 2
#define R1_TX_LDO3_LDO11_TX3_T_EN_M 0x1
#define R1_TX_LDO3_LDO11_TX3_BP_EN_S 3
#define R1_TX_LDO3_LDO11_TX3_BP_EN_M 0x1
#define R1_TX_LDO3_LDO11_TX3_VO_SEL_S 4
#define R1_TX_LDO3_LDO11_TX3_VO_SEL_M 0x7

#define R1_CH0_PA_LDO 0x6
#define R1_CH0_PA_LDO_LDO11_TX_PA_TURBO_S 0
#define R1_CH0_PA_LDO_LDO11_TX_PA_TURBO_M 0x1
#define R1_CH0_PA_LDO_LDO11_TX_PA_T_SEL_S 1
#define R1_CH0_PA_LDO_LDO11_TX_PA_T_SEL_M 0x1
#define R1_CH0_PA_LDO_LDO11_TX_PA_T_EN_S 2
#define R1_CH0_PA_LDO_LDO11_TX_PA_T_EN_M 0x1
#define R1_CH0_PA_LDO_LDO11_TX_PA_BP_EN_S 3
#define R1_CH0_PA_LDO_LDO11_TX_PA_BP_EN_M 0x1
#define R1_CH0_PA_LDO_LDO11_TX_PA_VO_SEL_S 4
#define R1_CH0_PA_LDO_LDO11_TX_PA_VO_SEL_M 0xf

#define R1_CH1_PA_LDO 0x7
#define R1_CH1_PA_LDO_LDO11_TX_PA_TURBO_S 0
#define R1_CH1_PA_LDO_LDO11_TX_PA_TURBO_M 0x1
#define R1_CH1_PA_LDO_LDO11_TX_PA_T_SEL_S 1
#define R1_CH1_PA_LDO_LDO11_TX_PA_T_SEL_M 0x1
#define R1_CH1_PA_LDO_LDO11_TX_PA_T_EN_S 2
#define R1_CH1_PA_LDO_LDO11_TX_PA_T_EN_M 0x1
#define R1_CH1_PA_LDO_LDO11_TX_PA_BP_EN_S 3
#define R1_CH1_PA_LDO_LDO11_TX_PA_BP_EN_M 0x1
#define R1_CH1_PA_LDO_LDO11_TX_PA_VO_SEL_S 4
#define R1_CH1_PA_LDO_LDO11_TX_PA_VO_SEL_M 0xf

#define R1_CH2_PA_LDO 0x8
#define R1_CH2_PA_LDO_LDO11_TX_PA_TURBO_S 0
#define R1_CH2_PA_LDO_LDO11_TX_PA_TURBO_M 0x1
#define R1_CH2_PA_LDO_LDO11_TX_PA_T_SEL_S 1
#define R1_CH2_PA_LDO_LDO11_TX_PA_T_SEL_M 0x1
#define R1_CH2_PA_LDO_LDO11_TX_PA_T_EN_S 2
#define R1_CH2_PA_LDO_LDO11_TX_PA_T_EN_M 0x1
#define R1_CH2_PA_LDO_LDO11_TX_PA_BP_EN_S 3
#define R1_CH2_PA_LDO_LDO11_TX_PA_BP_EN_M 0x1
#define R1_CH2_PA_LDO_LDO11_TX_PA_VO_SEL_S 4
#define R1_CH2_PA_LDO_LDO11_TX_PA_VO_SEL_M 0xf

#define R1_CH3_PA_LDO 0x9
#define R1_CH3_PA_LDO_LDO11_TX_PA_TURBO_S 0
#define R1_CH3_PA_LDO_LDO11_TX_PA_TURBO_M 0x1
#define R1_CH3_PA_LDO_LDO11_TX_PA_T_SEL_S 1
#define R1_CH3_PA_LDO_LDO11_TX_PA_T_SEL_M 0x1
#define R1_CH3_PA_LDO_LDO11_TX_PA_T_EN_S 2
#define R1_CH3_PA_LDO_LDO11_TX_PA_T_EN_M 0x1
#define R1_CH3_PA_LDO_LDO11_TX_PA_BP_EN_S 3
#define R1_CH3_PA_LDO_LDO11_TX_PA_BP_EN_M 0x1
#define R1_CH3_PA_LDO_LDO11_TX_PA_VO_SEL_S 4
#define R1_CH3_PA_LDO_LDO11_TX_PA_VO_SEL_M 0xf

#define R1_CH0_TX_EN0 0xa
#define R1_CH0_TX_EN0_IDAC_BI_EN_S 0
#define R1_CH0_TX_EN0_IDAC_BI_EN_M 0x1
#define R1_CH0_TX_EN0_QDAC_BI_EN_S 1
#define R1_CH0_TX_EN0_QDAC_BI_EN_M 0x1
#define R1_CH0_TX_EN0_PA_BI_EN_S 2
#define R1_CH0_TX_EN0_PA_BI_EN_M 0x1
#define R1_CH0_TX_EN0_PADR_BI_EN_S 3
#define R1_CH0_TX_EN0_PADR_BI_EN_M 0x1

#define R1_CH0_TX_EN1 0xb
#define R1_CH0_TX_EN1_TXBBSIG_BI_EN_S 0
#define R1_CH0_TX_EN1_TXBBSIG_BI_EN_M 0x1
#define R1_CH0_TX_EN1_TXBB_BPSK_EN_S 1
#define R1_CH0_TX_EN1_TXBB_BPSK_EN_M 0x1
#define R1_CH0_TX_EN1_TXBBSIG_EN_S 2
#define R1_CH0_TX_EN1_TXBBSIG_EN_M 0x1

#define R1_CH0_TX_BI0 0xc
#define R1_CH0_TX_BI0_PA_BI_S 0
#define R1_CH0_TX_BI0_PA_BI_M 0xf
#define R1_CH0_TX_BI0_PADR_BI_S 4
#define R1_CH0_TX_BI0_PADR_BI_M 0xf

#define R1_CH0_TX_BI1 0xd
#define R1_CH0_TX_BI1_PA2_BI_S 0
#define R1_CH0_TX_BI1_PA2_BI_M 0xf
#define R1_CH0_TX_BI1_PDR_BI_S 4
#define R1_CH0_TX_BI1_PDR_BI_M 0xf

#define R1_CH0_TX_BI2 0xe
#define R1_CH0_TX_BI2_IDAC_BI_S 0
#define R1_CH0_TX_BI2_IDAC_BI_M 0xf
#define R1_CH0_TX_BI2_QDAC_BI_S 4
#define R1_CH0_TX_BI2_QDAC_BI_M 0xf

#define R1_CH0_TX_BI3 0xf
#define R1_CH0_TX_BI3_S 0
#define R1_CH0_TX_BI3_M 0xf

#define R1_CH0_TX_TN0 0x10
#define R1_CH0_TX_TN0_IDACT_S 0
#define R1_CH0_TX_TN0_IDACT_M 0xf
#define R1_CH0_TX_TN0_IDACS_S 4
#define R1_CH0_TX_TN0_IDACS_M 0x1

#define R1_CH0_TX_TN1 0x11
#define R1_CH0_TX_TN1_QDACT_S 0
#define R1_CH0_TX_TN1_QDACT_M 0xf
#define R1_CH0_TX_TN1_QDACS_S 4
#define R1_CH0_TX_TN1_QDACS_M 0x1

#define R1_CH0_TX_TN2 0x12
#define R1_CH0_TX_TN2_PDTO_SEL_S 0
#define R1_CH0_TX_TN2_PDTO_SEL_M 0x7
#define R1_CH0_TX_TN2_PDT_CALGEN_RSEL_S 3
#define R1_CH0_TX_TN2_PDT_CALGEN_RSEL_M 0x3
#define R1_CH0_TX_TN2_PDT_EN_S 5
#define R1_CH0_TX_TN2_PDT_EN_M 0x1
#define R1_CH0_TX_TN2_PDT_CALGEN_EN_S 6
#define R1_CH0_TX_TN2_PDT_CALGEN_EN_M 0x1

#define R1_CH1_TX_EN0 0x13
#define R1_CH1_TX_EN0_IDAC_BI_EN_S 0
#define R1_CH1_TX_EN0_IDAC_BI_EN_M 0x1
#define R1_CH1_TX_EN0_QDAC_BI_EN_S 1
#define R1_CH1_TX_EN0_QDAC_BI_EN_M 0x1
#define R1_CH1_TX_EN0_PA_BI_EN_S 2
#define R1_CH1_TX_EN0_PA_BI_EN_M 0x1
#define R1_CH1_TX_EN0_PADR_BI_EN_S 3
#define R1_CH1_TX_EN0_PADR_BI_EN_M 0x1

#define R1_CH1_TX_EN1 0x14
#define R1_CH1_TX_EN1_TXBBSIG_BI_EN_S 0
#define R1_CH1_TX_EN1_TXBBSIG_BI_EN_M 0x1
#define R1_CH1_TX_EN1_TXBB_BPSK_EN_S 1
#define R1_CH1_TX_EN1_TXBB_BPSK_EN_M 0x1
#define R1_CH1_TX_EN1_TXBBSIG_EN_S 2
#define R1_CH1_TX_EN1_TXBBSIG_EN_M 0x1

#define R1_CH1_TX_BI0 0x15
#define R1_CH1_TX_BI0_PA_BI_S 0
#define R1_CH1_TX_BI0_PA_BI_M 0xf
#define R1_CH1_TX_BI0_PADR_BI_S 4
#define R1_CH1_TX_BI0_PADR_BI_M 0xf

#define R1_CH1_TX_BI1 0x16
#define R1_CH1_TX_BI1_PA2_BI_S 0
#define R1_CH1_TX_BI1_PA2_BI_M 0xf
#define R1_CH1_TX_BI1_PDR_BI_S 4
#define R1_CH1_TX_BI1_PDR_BI_M 0xf

#define R1_CH1_TX_BI2 0x17
#define R1_CH1_TX_BI2_IDAC_BI_S 0
#define R1_CH1_TX_BI2_IDAC_BI_M 0xf
#define R1_CH1_TX_BI2_QDAC_BI_S 4
#define R1_CH1_TX_BI2_QDAC_BI_M 0xf

#define R1_CH1_TX_BI3 0x18
#define R1_CH1_TX_BI3_S 0
#define R1_CH1_TX_BI3_M 0xf

#define R1_CH1_TX_TN0 0x19
#define R1_CH1_TX_TN0_IDACT_S 0
#define R1_CH1_TX_TN0_IDACT_M 0xf
#define R1_CH1_TX_TN0_IDACS_S 4
#define R1_CH1_TX_TN0_IDACS_M 0x1

#define R1_CH1_TX_TN1 0x1a
#define R1_CH1_TX_TN1_QDACT_S 0
#define R1_CH1_TX_TN1_QDACT_M 0xf
#define R1_CH1_TX_TN1_QDACS_S 4
#define R1_CH1_TX_TN1_QDACS_M 0x1

#define R1_CH1_TX_TN2 0x1b
#define R1_CH1_TX_TN2_PDTO_SEL_S 0
#define R1_CH1_TX_TN2_PDTO_SEL_M 0x7
#define R1_CH1_TX_TN2_PDT_CALGEN_RSEL_S 3
#define R1_CH1_TX_TN2_PDT_CALGEN_RSEL_M 0x3
#define R1_CH1_TX_TN2_PDT_EN_S 5
#define R1_CH1_TX_TN2_PDT_EN_M 0x1
#define R1_CH1_TX_TN2_PDT_CALGEN_EN_S 6
#define R1_CH1_TX_TN2_PDT_CALGEN_EN_M 0x1

#define R1_CH2_TX_EN0 0x1c
#define R1_CH2_TX_EN0_IDAC_BI_EN_S 0
#define R1_CH2_TX_EN0_IDAC_BI_EN_M 0x1
#define R1_CH2_TX_EN0_QDAC_BI_EN_S 1
#define R1_CH2_TX_EN0_QDAC_BI_EN_M 0x1
#define R1_CH2_TX_EN0_PA_BI_EN_S 2
#define R1_CH2_TX_EN0_PA_BI_EN_M 0x1
#define R1_CH2_TX_EN0_PADR_BI_EN_S 3
#define R1_CH2_TX_EN0_PADR_BI_EN_M 0x1

#define R1_CH2_TX_EN1 0x1d
#define R1_CH2_TX_EN1_TXBBSIG_BI_EN_S 0
#define R1_CH2_TX_EN1_TXBBSIG_BI_EN_M 0x1
#define R1_CH2_TX_EN1_TXBB_BPSK_EN_S 1
#define R1_CH2_TX_EN1_TXBB_BPSK_EN_M 0x1
#define R1_CH2_TX_EN1_TXBBSIG_EN_S 2
#define R1_CH2_TX_EN1_TXBBSIG_EN_M 0x1

#define R1_CH2_TX_BI0 0x1e
#define R1_CH2_TX_BI0_PA_BI_S 0
#define R1_CH2_TX_BI0_PA_BI_M 0xf
#define R1_CH2_TX_BI0_PADR_BI_S 4
#define R1_CH2_TX_BI0_PADR_BI_M 0xf

#define R1_CH2_TX_BI1 0x1f
#define R1_CH2_TX_BI1_PA2_BI_S 0
#define R1_CH2_TX_BI1_PA2_BI_M 0xf
#define R1_CH2_TX_BI1_PDR_BI_S 4
#define R1_CH2_TX_BI1_PDR_BI_M 0xf

#define R1_CH2_TX_BI2 0x20
#define R1_CH2_TX_BI2_IDAC_BI_S 0
#define R1_CH2_TX_BI2_IDAC_BI_M 0xf
#define R1_CH2_TX_BI2_QDAC_BI_S 4
#define R1_CH2_TX_BI2_QDAC_BI_M 0xf

#define R1_CH2_TX_BI3 0x21
#define R1_CH2_TX_BI3_S 0
#define R1_CH2_TX_BI3_M 0xf

#define R1_CH2_TX_TN0 0x22
#define R1_CH2_TX_TN0_IDACT_S 0
#define R1_CH2_TX_TN0_IDACT_M 0xf
#define R1_CH2_TX_TN0_IDACS_S 4
#define R1_CH2_TX_TN0_IDACS_M 0x1

#define R1_CH2_TX_TN1 0x23
#define R1_CH2_TX_TN1_QDACT_S 0
#define R1_CH2_TX_TN1_QDACT_M 0xf
#define R1_CH2_TX_TN1_QDACS_S 4
#define R1_CH2_TX_TN1_QDACS_M 0x1

#define R1_CH2_TX_TN2 0x24
#define R1_CH2_TX_TN2_PDTO_SEL_S 0
#define R1_CH2_TX_TN2_PDTO_SEL_M 0x7
#define R1_CH2_TX_TN2_PDT_CALGEN_RSEL_S 3
#define R1_CH2_TX_TN2_PDT_CALGEN_RSEL_M 0x3
#define R1_CH2_TX_TN2_PDT_EN_S 5
#define R1_CH2_TX_TN2_PDT_EN_M 0x1
#define R1_CH2_TX_TN2_PDT_CALGEN_EN_S 6
#define R1_CH2_TX_TN2_PDT_CALGEN_EN_M 0x1

#define R1_CH3_TX_EN0 0x25
#define R1_CH3_TX_EN0_IDAC_BI_EN_S 0
#define R1_CH3_TX_EN0_IDAC_BI_EN_M 0x1
#define R1_CH3_TX_EN0_QDAC_BI_EN_S 1
#define R1_CH3_TX_EN0_QDAC_BI_EN_M 0x1
#define R1_CH3_TX_EN0_PA_BI_EN_S 2
#define R1_CH3_TX_EN0_PA_BI_EN_M 0x1
#define R1_CH3_TX_EN0_PADR_BI_EN_S 3
#define R1_CH3_TX_EN0_PADR_BI_EN_M 0x1

#define R1_CH3_TX_EN1 0x26
#define R1_CH3_TX_EN1_TXBBSIG_BI_EN_S 0
#define R1_CH3_TX_EN1_TXBBSIG_BI_EN_M 0x1
#define R1_CH3_TX_EN1_TXBB_BPSK_EN_S 1
#define R1_CH3_TX_EN1_TXBB_BPSK_EN_M 0x1
#define R1_CH3_TX_EN1_TXBBSIG_EN_S 2
#define R1_CH3_TX_EN1_TXBBSIG_EN_M 0x1

#define R1_CH3_TX_BI0 0x27
#define R1_CH3_TX_BI0_PA_BI_S 0
#define R1_CH3_TX_BI0_PA_BI_M 0xf
#define R1_CH3_TX_BI0_PADR_BI_S 4
#define R1_CH3_TX_BI0_PADR_BI_M 0xf

#define R1_CH3_TX_BI1 0x28
#define R1_CH3_TX_BI1_PA2_BI_S 0
#define R1_CH3_TX_BI1_PA2_BI_M 0xf
#define R1_CH3_TX_BI1_PDR_BI_S 4
#define R1_CH3_TX_BI1_PDR_BI_M 0xf

#define R1_CH3_TX_BI2 0x29
#define R1_CH3_TX_BI2_IDAC_BI_S 0
#define R1_CH3_TX_BI2_IDAC_BI_M 0xf
#define R1_CH3_TX_BI2_QDAC_BI_S 4
#define R1_CH3_TX_BI2_QDAC_BI_M 0xf

#define R1_CH3_TX_BI3 0x2a
#define R1_CH3_TX_BI3_S 0
#define R1_CH3_TX_BI3_M 0xf

#define R1_CH3_TX_TN0 0x2b
#define R1_CH3_TX_TN0_IDACT_S 0
#define R1_CH3_TX_TN0_IDACT_M 0xf
#define R1_CH3_TX_TN0_IDACS_S 4
#define R1_CH3_TX_TN0_IDACS_M 0x1

#define R1_CH3_TX_TN1 0x2c
#define R1_CH3_TX_TN1_QDACT_S 0
#define R1_CH3_TX_TN1_QDACT_M 0xf
#define R1_CH3_TX_TN1_QDACS_S 4
#define R1_CH3_TX_TN1_QDACS_M 0x1

#define R1_CH3_TX_TN2 0x2d
#define R1_CH3_TX_TN2_PDTO_SEL_S 0
#define R1_CH3_TX_TN2_PDTO_SEL_M 0x7
#define R1_CH3_TX_TN2_PDT_CALGEN_RSEL_S 3
#define R1_CH3_TX_TN2_PDT_CALGEN_RSEL_M 0x3
#define R1_CH3_TX_TN2_PDT_EN_S 5
#define R1_CH3_TX_TN2_PDT_EN_M 0x1
#define R1_CH3_TX_TN2_PDT_CALGEN_EN_S 6
#define R1_CH3_TX_TN2_PDT_CALGEN_EN_M 0x1

#define R1_ADC_LDO0 0x2e
#define R1_ADC_LDO0_LDO11_ADC12_TURBO_S 0
#define R1_ADC_LDO0_LDO11_ADC12_TURBO_M 0x1
#define R1_ADC_LDO0_LDO11_ADC12_T_SEL_S 1
#define R1_ADC_LDO0_LDO11_ADC12_T_SEL_M 0x1
#define R1_ADC_LDO0_LDO11_ADC12_T_EN_S 2
#define R1_ADC_LDO0_LDO11_ADC12_T_EN_M 0x1
#define R1_ADC_LDO0_LDO11_ADC12_BP_EN_S 3
#define R1_ADC_LDO0_LDO11_ADC12_BP_EN_M 0x1
#define R1_ADC_LDO0_LDO11_ADC12_VO_SEL_S 4
#define R1_ADC_LDO0_LDO11_ADC12_VO_SEL_M 0x7
#define R1_ADC_LDO0_LDO11_ADC12_EN_S 7
#define R1_ADC_LDO0_LDO11_ADC12_EN_M 0x1

#define R1_ADC_LDO1 0x2f
#define R1_ADC_LDO1_LDO12_ADC12_TURBO_S 0
#define R1_ADC_LDO1_LDO12_ADC12_TURBO_M 0x1
#define R1_ADC_LDO1_LDO12_ADC12_T_SEL_S 1
#define R1_ADC_LDO1_LDO12_ADC12_T_SEL_M 0x1
#define R1_ADC_LDO1_LDO12_ADC12_T_EN_S 2
#define R1_ADC_LDO1_LDO12_ADC12_T_EN_M 0x1
#define R1_ADC_LDO1_LDO12_ADC12_BP_EN_S 3
#define R1_ADC_LDO1_LDO12_ADC12_BP_EN_M 0x1
#define R1_ADC_LDO1_LDO12_ADC12_VO_SEL_S 4
#define R1_ADC_LDO1_LDO12_ADC12_VO_SEL_M 0x7
#define R1_ADC_LDO1_LDO12_ADC12_EN_S 7
#define R1_ADC_LDO1_LDO12_ADC12_EN_M 0x1

#define R1_ADC_LDO2 0x30
#define R1_ADC_LDO2_LDO25_ADC12_TURBO_S 0
#define R1_ADC_LDO2_LDO25_ADC12_TURBO_M 0x1
#define R1_ADC_LDO2_LDO25_ADC12_T_SEL_S 1
#define R1_ADC_LDO2_LDO25_ADC12_T_SEL_M 0x1
#define R1_ADC_LDO2_LDO25_ADC12_T_EN_S 2
#define R1_ADC_LDO2_LDO25_ADC12_T_EN_M 0x1
#define R1_ADC_LDO2_LDO25_ADC12_BP_EN_S 3
#define R1_ADC_LDO2_LDO25_ADC12_BP_EN_M 0x1
#define R1_ADC_LDO2_LDO25_ADC12_VO_SEL_S 4
#define R1_ADC_LDO2_LDO25_ADC12_VO_SEL_M 0x7
#define R1_ADC_LDO2_LDO25_ADC12_EN_S 7
#define R1_ADC_LDO2_LDO25_ADC12_EN_M 0x1

#define R1_ADC_LDO3 0x31
#define R1_ADC_LDO3_LDO11_ADC34_TURBO_S 0
#define R1_ADC_LDO3_LDO11_ADC34_TURBO_M 0x1
#define R1_ADC_LDO3_LDO11_ADC34_T_SEL_S 1
#define R1_ADC_LDO3_LDO11_ADC34_T_SEL_M 0x1
#define R1_ADC_LDO3_LDO11_ADC34_T_EN_S 2
#define R1_ADC_LDO3_LDO11_ADC34_T_EN_M 0x1
#define R1_ADC_LDO3_LDO11_ADC34_BP_EN_S 3
#define R1_ADC_LDO3_LDO11_ADC34_BP_EN_M 0x1
#define R1_ADC_LDO3_LDO11_ADC34_VO_SEL_S 4
#define R1_ADC_LDO3_LDO11_ADC34_VO_SEL_M 0x7
#define R1_ADC_LDO3_LDO11_ADC34_EN_S 7
#define R1_ADC_LDO3_LDO11_ADC34_EN_M 0x1

#define R1_ADC_LDO4 0x32
#define R1_ADC_LDO4_LDO12_ADC34_TURBO_S 0
#define R1_ADC_LDO4_LDO12_ADC34_TURBO_M 0x1
#define R1_ADC_LDO4_LDO12_ADC34_T_SEL_S 1
#define R1_ADC_LDO4_LDO12_ADC34_T_SEL_M 0x1
#define R1_ADC_LDO4_LDO12_ADC34_T_EN_S 2
#define R1_ADC_LDO4_LDO12_ADC34_T_EN_M 0x1
#define R1_ADC_LDO4_LDO12_ADC34_BP_EN_S 3
#define R1_ADC_LDO4_LDO12_ADC34_BP_EN_M 0x1
#define R1_ADC_LDO4_LDO12_ADC34_VO_SEL_S 4
#define R1_ADC_LDO4_LDO12_ADC34_VO_SEL_M 0x7
#define R1_ADC_LDO4_LDO12_ADC34_EN_S 7
#define R1_ADC_LDO4_LDO12_ADC34_EN_M 0x1

#define R1_ADC_LDO5 0x33
#define R1_ADC_LDO5_LDO25_ADC34_TURBO_S 0
#define R1_ADC_LDO5_LDO25_ADC34_TURBO_M 0x1
#define R1_ADC_LDO5_LDO25_ADC34_T_SEL_S 1
#define R1_ADC_LDO5_LDO25_ADC34_T_SEL_M 0x1
#define R1_ADC_LDO5_LDO25_ADC34_T_EN_S 2
#define R1_ADC_LDO5_LDO25_ADC34_T_EN_M 0x1
#define R1_ADC_LDO5_LDO25_ADC34_BP_EN_S 3
#define R1_ADC_LDO5_LDO25_ADC34_BP_EN_M 0x1
#define R1_ADC_LDO5_LDO25_ADC34_VO_SEL_S 4
#define R1_ADC_LDO5_LDO25_ADC34_VO_SEL_M 0x7
#define R1_ADC_LDO5_LDO25_ADC34_EN_S 7
#define R1_ADC_LDO5_LDO25_ADC34_EN_M 0x1

#define R1_CH0_ADC_EN0 0x34
#define R1_CH0_ADC_EN0_OP3_EN_S 0
#define R1_CH0_ADC_EN0_OP3_EN_M 0x1
#define R1_CH0_ADC_EN0_OP2_EN_S 1
#define R1_CH0_ADC_EN0_OP2_EN_M 0x1
#define R1_CH0_ADC_EN0_OP1_EN_S 2
#define R1_CH0_ADC_EN0_OP1_EN_M 0x1
#define R1_CH0_ADC_EN0_ANALS_EN_S 3
#define R1_CH0_ADC_EN0_ANALS_EN_M 0x1
#define R1_CH0_ADC_EN0_BUFFER_VCMBUF_EN_S 4
#define R1_CH0_ADC_EN0_BUFFER_VCMBUF_EN_M 0x1
#define R1_CH0_ADC_EN0_BUFFER_EN_S 5
#define R1_CH0_ADC_EN0_BUFFER_EN_M 0x1
#define R1_CH0_ADC_EN0_RST_S 6
#define R1_CH0_ADC_EN0_RST_M 0x1
#define R1_CH0_ADC_EN0_BW20M_EN_S 7
#define R1_CH0_ADC_EN0_BW20M_EN_M 0x1

#define R1_CH0_ADC_EN1 0x35
#define R1_CH0_ADC_EN1_ZEROSEL_S 0
#define R1_CH0_ADC_EN1_ZEROSEL_M 0x1
#define R1_CH0_ADC_EN1_REFNBUF_EN_S 1
#define R1_CH0_ADC_EN1_REFNBUF_EN_M 0x1
#define R1_CH0_ADC_EN1_REFPBUF_EN_S 2
#define R1_CH0_ADC_EN1_REFPBUF_EN_M 0x1
#define R1_CH0_ADC_EN1_ESL_EN_S 3
#define R1_CH0_ADC_EN1_ESL_EN_M 0x1
#define R1_CH0_ADC_EN1_IDAC3_EN_S 4
#define R1_CH0_ADC_EN1_IDAC3_EN_M 0x1
#define R1_CH0_ADC_EN1_IDAC1_EN_S 5
#define R1_CH0_ADC_EN1_IDAC1_EN_M 0x1
#define R1_CH0_ADC_EN1_BI_EN_S 6
#define R1_CH0_ADC_EN1_BI_EN_M 0x1
#define R1_CH0_ADC_EN1_CMP_VCALREF_EN_S 7
#define R1_CH0_ADC_EN1_CMP_VCALREF_EN_M 0x1

#define R1_CH0_ADC_TN0 0x36
#define R1_CH0_ADC_TN0_OP_SHORTRST_S 0
#define R1_CH0_ADC_TN0_OP_SHORTRST_M 0x1
#define R1_CH0_ADC_TN0_OP_FBRST_S 1
#define R1_CH0_ADC_TN0_OP_FBRST_M 0x1
#define R1_CH0_ADC_TN0_IDAC_RST_S 2
#define R1_CH0_ADC_TN0_IDAC_RST_M 0x1
#define R1_CH0_ADC_TN0_SHORTRST_S 3
#define R1_CH0_ADC_TN0_SHORTRST_M 0x1
#define R1_CH0_ADC_TN0_FBRST_S 4
#define R1_CH0_ADC_TN0_FBRST_M 0x1

#define R1_CH0_ADC_TN1 0x37
#define R1_CH0_ADC_TN1_BUFFER_IBSEL_S 0
#define R1_CH0_ADC_TN1_BUFFER_IBSEL_M 0x7
#define R1_CH0_ADC_TN1_BUFFER_IBSEL_SP_S 3
#define R1_CH0_ADC_TN1_BUFFER_IBSEL_SP_M 0x1
#define R1_CH0_ADC_TN1_BUFFER_VCMSEL_S 4
#define R1_CH0_ADC_TN1_BUFFER_VCMSEL_M 0x7

#define R1_CH0_ADC_TN2 0x38
#define R1_CH0_ADC_TN2_BUFFER_VCMBUF_IBSEL_S 0
#define R1_CH0_ADC_TN2_BUFFER_VCMBUF_IBSEL_M 0x7
#define R1_CH0_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_S 3
#define R1_CH0_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_M 0x1
#define R1_CH0_ADC_TN2_BUFFER_CAPSEL_S 4
#define R1_CH0_ADC_TN2_BUFFER_CAPSEL_M 0x3

#define R1_CH0_ADC_TN3 0x39
#define R1_CH0_ADC_TN3_EXTCAPSEL_S 0
#define R1_CH0_ADC_TN3_EXTCAPSEL_M 0x3f
#define R1_CH0_ADC_TN3_EXTCAP_EN_S 6
#define R1_CH0_ADC_TN3_EXTCAP_EN_M 0x1

#define R1_CH0_ADC_TN4 0x3a
#define R1_CH0_ADC_TN4_IDAC3_IBSEL_S 0
#define R1_CH0_ADC_TN4_IDAC3_IBSEL_M 0xf
#define R1_CH0_ADC_TN4_IDAC1_IBSEL_S 4
#define R1_CH0_ADC_TN4_IDAC1_IBSEL_M 0xf

#define R1_CH0_ADC_TN5 0x3b
#define R1_CH0_ADC_TN5_OP2_IBSEL_S 0
#define R1_CH0_ADC_TN5_OP2_IBSEL_M 0xf
#define R1_CH0_ADC_TN5_OP1_IBSEL_S 4
#define R1_CH0_ADC_TN5_OP1_IBSEL_M 0xf

#define R1_CH0_ADC_TN6 0x3c
#define R1_CH0_ADC_TN6_OP3_IBSEL_S 0
#define R1_CH0_ADC_TN6_OP3_IBSEL_M 0xf
#define R1_CH0_ADC_TN6_VOCM1_SEL_S 4
#define R1_CH0_ADC_TN6_VOCM1_SEL_M 0x7

#define R1_CH0_ADC_TN7 0x3d
#define R1_CH0_ADC_TN7_VOCM3_SEL_S 0
#define R1_CH0_ADC_TN7_VOCM3_SEL_M 0x7
#define R1_CH0_ADC_TN7_VOCM3_SP_S 3
#define R1_CH0_ADC_TN7_VOCM3_SP_M 0x1
#define R1_CH0_ADC_TN7_VOCM2_SEL_S 4
#define R1_CH0_ADC_TN7_VOCM2_SEL_M 0x7

#define R1_CH0_ADC_TN8 0x3e
#define R1_CH0_ADC_TN8_BASEREF_SEL_S 0
#define R1_CH0_ADC_TN8_BASEREF_SEL_M 0x7
#define R1_CH0_ADC_TN8_BASEREF_SP_S 3
#define R1_CH0_ADC_TN8_BASEREF_SP_M 0x1
#define R1_CH0_ADC_TN8_REF_SEL_S 4
#define R1_CH0_ADC_TN8_REF_SEL_M 0x7

#define R1_CH0_ADC_TN9 0x3f
#define R1_CH0_ADC_TN9_TSTMUX_SEL_S 0
#define R1_CH0_ADC_TN9_TSTMUX_SEL_M 0x7
#define R1_CH0_ADC_TN9_VTHBUF_CAPSEL_S 3
#define R1_CH0_ADC_TN9_VTHBUF_CAPSEL_M 0x3
#define R1_CH0_ADC_TN9_VTHBUF_IBSEL_S 5
#define R1_CH0_ADC_TN9_VTHBUF_IBSEL_M 0x7

#define R1_CH0_ADC_TN10 0x40
#define R1_CH0_ADC_TN10_SATDET_EN_S 0
#define R1_CH0_ADC_TN10_SATDET_EN_M 0x1
#define R1_CH0_ADC_TN10_MUXIN_EN_S 1
#define R1_CH0_ADC_TN10_MUXIN_EN_M 0x1
#define R1_CH0_ADC_TN10_CMP_VCALREF_SEL_S 2
#define R1_CH0_ADC_TN10_CMP_VCALREF_SEL_M 0x3
#define R1_CH0_ADC_TN10_VTHBUF_IADD_EN_S 4
#define R1_CH0_ADC_TN10_VTHBUF_IADD_EN_M 0x1
#define R1_CH0_ADC_TN10_CMP_OSCALIB_CLKEN_S 5
#define R1_CH0_ADC_TN10_CMP_OSCALIB_CLKEN_M 0x1

#define R1_CH0_ADC_TN11 0x41
#define R1_CH0_ADC_TN11_SP_S 0
#define R1_CH0_ADC_TN11_SP_M 0xf
#define R1_CH0_ADC_TN11_CMP_OSCALIB_START_S 4
#define R1_CH0_ADC_TN11_CMP_OSCALIB_START_M 0x1
#define R1_CH0_ADC_TN11_CMP_OSCALIB_EN_S 5
#define R1_CH0_ADC_TN11_CMP_OSCALIB_EN_M 0x1
#define R1_CH0_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_S 6
#define R1_CH0_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_M 0x1
#define R1_CH0_ADC_TN11_CMP_OSCALIB_PN_S 7
#define R1_CH0_ADC_TN11_CMP_OSCALIB_PN_M 0x1

#define R1_CH0_ADC_TN12 0x42
#define R1_CH0_ADC_TN12_SATDET_S 0
#define R1_CH0_ADC_TN12_SATDET_M 0x1
#define R1_CH0_ADC_TN12_CMP_OSCALIB_ALLREADY_S 1
#define R1_CH0_ADC_TN12_CMP_OSCALIB_ALLREADY_M 0x1

#define R1_CH1_ADC_EN0 0x43
#define R1_CH1_ADC_EN0_OP3_EN_S 0
#define R1_CH1_ADC_EN0_OP3_EN_M 0x1
#define R1_CH1_ADC_EN0_OP2_EN_S 1
#define R1_CH1_ADC_EN0_OP2_EN_M 0x1
#define R1_CH1_ADC_EN0_OP1_EN_S 2
#define R1_CH1_ADC_EN0_OP1_EN_M 0x1
#define R1_CH1_ADC_EN0_ANALS_EN_S 3
#define R1_CH1_ADC_EN0_ANALS_EN_M 0x1
#define R1_CH1_ADC_EN0_BUFFER_VCMBUF_EN_S 4
#define R1_CH1_ADC_EN0_BUFFER_VCMBUF_EN_M 0x1
#define R1_CH1_ADC_EN0_BUFFER_EN_S 5
#define R1_CH1_ADC_EN0_BUFFER_EN_M 0x1
#define R1_CH1_ADC_EN0_RST_S 6
#define R1_CH1_ADC_EN0_RST_M 0x1
#define R1_CH1_ADC_EN0_BW20M_EN_S 7
#define R1_CH1_ADC_EN0_BW20M_EN_M 0x1

#define R1_CH1_ADC_EN1 0x44
#define R1_CH1_ADC_EN1_ZEROSEL_S 0
#define R1_CH1_ADC_EN1_ZEROSEL_M 0x1
#define R1_CH1_ADC_EN1_REFNBUF_EN_S 1
#define R1_CH1_ADC_EN1_REFNBUF_EN_M 0x1
#define R1_CH1_ADC_EN1_REFPBUF_EN_S 2
#define R1_CH1_ADC_EN1_REFPBUF_EN_M 0x1
#define R1_CH1_ADC_EN1_ESL_EN_S 3
#define R1_CH1_ADC_EN1_ESL_EN_M 0x1
#define R1_CH1_ADC_EN1_IDAC3_EN_S 4
#define R1_CH1_ADC_EN1_IDAC3_EN_M 0x1
#define R1_CH1_ADC_EN1_IDAC1_EN_S 5
#define R1_CH1_ADC_EN1_IDAC1_EN_M 0x1
#define R1_CH1_ADC_EN1_BI_EN_S 6
#define R1_CH1_ADC_EN1_BI_EN_M 0x1
#define R1_CH1_ADC_EN1_CMP_VCALREF_EN_S 7
#define R1_CH1_ADC_EN1_CMP_VCALREF_EN_M 0x1

#define R1_CH1_ADC_TN0 0x45
#define R1_CH1_ADC_TN0_OP_SHORTRST_S 0
#define R1_CH1_ADC_TN0_OP_SHORTRST_M 0x1
#define R1_CH1_ADC_TN0_OP_FBRST_S 1
#define R1_CH1_ADC_TN0_OP_FBRST_M 0x1
#define R1_CH1_ADC_TN0_IDAC_RST_S 2
#define R1_CH1_ADC_TN0_IDAC_RST_M 0x1
#define R1_CH1_ADC_TN0_SHORTRST_S 3
#define R1_CH1_ADC_TN0_SHORTRST_M 0x1
#define R1_CH1_ADC_TN0_FBRST_S 4
#define R1_CH1_ADC_TN0_FBRST_M 0x1

#define R1_CH1_ADC_TN1 0x46
#define R1_CH1_ADC_TN1_BUFFER_IBSEL_S 0
#define R1_CH1_ADC_TN1_BUFFER_IBSEL_M 0x7
#define R1_CH1_ADC_TN1_BUFFER_IBSEL_SP_S 3
#define R1_CH1_ADC_TN1_BUFFER_IBSEL_SP_M 0x1
#define R1_CH1_ADC_TN1_BUFFER_VCMSEL_S 4
#define R1_CH1_ADC_TN1_BUFFER_VCMSEL_M 0x7

#define R1_CH1_ADC_TN2 0x47
#define R1_CH1_ADC_TN2_BUFFER_VCMBUF_IBSEL_S 0
#define R1_CH1_ADC_TN2_BUFFER_VCMBUF_IBSEL_M 0x7
#define R1_CH1_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_S 3
#define R1_CH1_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_M 0x1
#define R1_CH1_ADC_TN2_BUFFER_CAPSEL_S 4
#define R1_CH1_ADC_TN2_BUFFER_CAPSEL_M 0x3

#define R1_CH1_ADC_TN3 0x48
#define R1_CH1_ADC_TN3_EXTCAPSEL_S 0
#define R1_CH1_ADC_TN3_EXTCAPSEL_M 0x3f
#define R1_CH1_ADC_TN3_EXTCAP_EN_S 6
#define R1_CH1_ADC_TN3_EXTCAP_EN_M 0x1

#define R1_CH1_ADC_TN4 0x49
#define R1_CH1_ADC_TN4_IDAC3_IBSEL_S 0
#define R1_CH1_ADC_TN4_IDAC3_IBSEL_M 0xf
#define R1_CH1_ADC_TN4_IDAC1_IBSEL_S 4
#define R1_CH1_ADC_TN4_IDAC1_IBSEL_M 0xf

#define R1_CH1_ADC_TN5 0x4a
#define R1_CH1_ADC_TN5_OP2_IBSEL_S 0
#define R1_CH1_ADC_TN5_OP2_IBSEL_M 0xf
#define R1_CH1_ADC_TN5_OP1_IBSEL_S 4
#define R1_CH1_ADC_TN5_OP1_IBSEL_M 0xf

#define R1_CH1_ADC_TN6 0x4b
#define R1_CH1_ADC_TN6_OP3_IBSEL_S 0
#define R1_CH1_ADC_TN6_OP3_IBSEL_M 0xf
#define R1_CH1_ADC_TN6_VOCM1_SEL_S 4
#define R1_CH1_ADC_TN6_VOCM1_SEL_M 0x7

#define R1_CH1_ADC_TN7 0x4c
#define R1_CH1_ADC_TN7_VOCM3_SEL_S 0
#define R1_CH1_ADC_TN7_VOCM3_SEL_M 0x7
#define R1_CH1_ADC_TN7_VOCM3_SEL_SP_S 3
#define R1_CH1_ADC_TN7_VOCM3_SEL_SP_M 0x1
#define R1_CH1_ADC_TN7_VOCM2_SEL_S 4
#define R1_CH1_ADC_TN7_VOCM2_SEL_M 0x7

#define R1_CH1_ADC_TN8 0x4d
#define R1_CH1_ADC_TN8_BASEREF_SEL_S 0
#define R1_CH1_ADC_TN8_BASEREF_SEL_M 0x7
#define R1_CH1_ADC_TN8_BASEREF_SEL_SP_S 3
#define R1_CH1_ADC_TN8_BASEREF_SEL_SP_M 0x1
#define R1_CH1_ADC_TN8_REF_SEL_S 4
#define R1_CH1_ADC_TN8_REF_SEL_M 0x7

#define R1_CH1_ADC_TN9 0x4e
#define R1_CH1_ADC_TN9_TSTMUX_SEL_S 0
#define R1_CH1_ADC_TN9_TSTMUX_SEL_M 0x7
#define R1_CH1_ADC_TN9_VTHBUF_CAPSEL_S 3
#define R1_CH1_ADC_TN9_VTHBUF_CAPSEL_M 0x3
#define R1_CH1_ADC_TN9_VTHBUF_IBSEL_S 5
#define R1_CH1_ADC_TN9_VTHBUF_IBSEL_M 0x7

#define R1_CH1_ADC_TN10 0x4f
#define R1_CH1_ADC_TN10_SATDET_EN_S 0
#define R1_CH1_ADC_TN10_SATDET_EN_M 0x1
#define R1_CH1_ADC_TN10_MUXIN_EN_S 1
#define R1_CH1_ADC_TN10_MUXIN_EN_M 0x1
#define R1_CH1_ADC_TN10_CMP_VCALREF_SEL_S 2
#define R1_CH1_ADC_TN10_CMP_VCALREF_SEL_M 0x3
#define R1_CH1_ADC_TN10_VTHBUF_IADD_EN_S 4
#define R1_CH1_ADC_TN10_VTHBUF_IADD_EN_M 0x1
#define R1_CH1_ADC_TN10_CMP_OSCALIB_CLKEN_S 5
#define R1_CH1_ADC_TN10_CMP_OSCALIB_CLKEN_M 0x1

#define R1_CH1_ADC_TN11 0x50
#define R1_CH1_ADC_TN11_SP_S 0
#define R1_CH1_ADC_TN11_SP_M 0xf
#define R1_CH1_ADC_TN11_CMP_OSCALIB_START_S 4
#define R1_CH1_ADC_TN11_CMP_OSCALIB_START_M 0x1
#define R1_CH1_ADC_TN11_CMP_OSCALIB_EN_S 5
#define R1_CH1_ADC_TN11_CMP_OSCALIB_EN_M 0x1
#define R1_CH1_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_S 6
#define R1_CH1_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_M 0x1
#define R1_CH1_ADC_TN11_CMP_OSCALIB_PN_S 7
#define R1_CH1_ADC_TN11_CMP_OSCALIB_PN_M 0x1

#define R1_CH1_ADC_TN12 0x51
#define R1_CH1_ADC_TN12_SATDET_S 0
#define R1_CH1_ADC_TN12_SATDET_M 0x1
#define R1_CH1_ADC_TN12_CMP_OSCALIB_ALLREADY_S 1
#define R1_CH1_ADC_TN12_CMP_OSCALIB_ALLREADY_M 0x1

#define R1_CH2_ADC_EN0 0x52
#define R1_CH2_ADC_EN0_OP3_EN_S 0
#define R1_CH2_ADC_EN0_OP3_EN_M 0x1
#define R1_CH2_ADC_EN0_OP2_EN_S 1
#define R1_CH2_ADC_EN0_OP2_EN_M 0x1
#define R1_CH2_ADC_EN0_OP1_EN_S 2
#define R1_CH2_ADC_EN0_OP1_EN_M 0x1
#define R1_CH2_ADC_EN0_ANALS_EN_S 3
#define R1_CH2_ADC_EN0_ANALS_EN_M 0x1
#define R1_CH2_ADC_EN0_BUFFER_VCMBUF_EN_S 4
#define R1_CH2_ADC_EN0_BUFFER_VCMBUF_EN_M 0x1
#define R1_CH2_ADC_EN0_BUFFER_EN_S 5
#define R1_CH2_ADC_EN0_BUFFER_EN_M 0x1
#define R1_CH2_ADC_EN0_RST_S 6
#define R1_CH2_ADC_EN0_RST_M 0x1
#define R1_CH2_ADC_EN0_BW20M_EN_S 7
#define R1_CH2_ADC_EN0_BW20M_EN_M 0x1

#define R1_CH2_ADC_EN1 0x53
#define R1_CH2_ADC_EN1_ZEROSEL_S 0
#define R1_CH2_ADC_EN1_ZEROSEL_M 0x1
#define R1_CH2_ADC_EN1_REFNBUF_EN_S 1
#define R1_CH2_ADC_EN1_REFNBUF_EN_M 0x1
#define R1_CH2_ADC_EN1_REFPBUF_EN_S 2
#define R1_CH2_ADC_EN1_REFPBUF_EN_M 0x1
#define R1_CH2_ADC_EN1_ESL_EN_S 3
#define R1_CH2_ADC_EN1_ESL_EN_M 0x1
#define R1_CH2_ADC_EN1_IDAC3_EN_S 4
#define R1_CH2_ADC_EN1_IDAC3_EN_M 0x1
#define R1_CH2_ADC_EN1_IDAC1_EN_S 5
#define R1_CH2_ADC_EN1_IDAC1_EN_M 0x1
#define R1_CH2_ADC_EN1_BI_EN_S 6
#define R1_CH2_ADC_EN1_BI_EN_M 0x1
#define R1_CH2_ADC_EN1_CMP_VCALREF_EN_S 7
#define R1_CH2_ADC_EN1_CMP_VCALREF_EN_M 0x1

#define R1_CH2_ADC_TN0 0x54
#define R1_CH2_ADC_TN0_OP_SHORTRST_S 0
#define R1_CH2_ADC_TN0_OP_SHORTRST_M 0x1
#define R1_CH2_ADC_TN0_OP_FBRST_S 1
#define R1_CH2_ADC_TN0_OP_FBRST_M 0x1
#define R1_CH2_ADC_TN0_IDAC_RST_S 2
#define R1_CH2_ADC_TN0_IDAC_RST_M 0x1
#define R1_CH2_ADC_TN0_SHORTRST_S 3
#define R1_CH2_ADC_TN0_SHORTRST_M 0x1
#define R1_CH2_ADC_TN0_FBRST_S 4
#define R1_CH2_ADC_TN0_FBRST_M 0x1

#define R1_CH2_ADC_TN1 0x55
#define R1_CH2_ADC_TN1_BUFFER_IBSEL_S 0
#define R1_CH2_ADC_TN1_BUFFER_IBSEL_M 0x7
#define R1_CH2_ADC_TN1_BUFFER_IBSEL_SP_S 3
#define R1_CH2_ADC_TN1_BUFFER_IBSEL_SP_M 0x1
#define R1_CH2_ADC_TN1_BUFFER_VCMSEL_S 4
#define R1_CH2_ADC_TN1_BUFFER_VCMSEL_M 0x7

#define R1_CH2_ADC_TN2 0x56
#define R1_CH2_ADC_TN2_BUFFER_VCMBUF_IBSEL_S 0
#define R1_CH2_ADC_TN2_BUFFER_VCMBUF_IBSEL_M 0x7
#define R1_CH2_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_S 3
#define R1_CH2_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_M 0x1
#define R1_CH2_ADC_TN2_BUFFER_CAPSEL_S 4
#define R1_CH2_ADC_TN2_BUFFER_CAPSEL_M 0x3

#define R1_CH2_ADC_TN3 0x57
#define R1_CH2_ADC_TN3_EXTCAPSEL_S 0
#define R1_CH2_ADC_TN3_EXTCAPSEL_M 0x3f
#define R1_CH2_ADC_TN3_EXTCAP_EN_S 6
#define R1_CH2_ADC_TN3_EXTCAP_EN_M 0x1

#define R1_CH2_ADC_TN4 0x58
#define R1_CH2_ADC_TN4_IDAC3_IBSEL_S 0
#define R1_CH2_ADC_TN4_IDAC3_IBSEL_M 0xf
#define R1_CH2_ADC_TN4_IDAC1_IBSEL_S 4
#define R1_CH2_ADC_TN4_IDAC1_IBSEL_M 0xf

#define R1_CH2_ADC_TN5 0x59
#define R1_CH2_ADC_TN5_OP2_IBSEL_S 0
#define R1_CH2_ADC_TN5_OP2_IBSEL_M 0xf
#define R1_CH2_ADC_TN5_OP1_IBSEL_S 4
#define R1_CH2_ADC_TN5_OP1_IBSEL_M 0xf

#define R1_CH2_ADC_TN6 0x5a
#define R1_CH2_ADC_TN6_OP3_IBSEL_S 0
#define R1_CH2_ADC_TN6_OP3_IBSEL_M 0xf
#define R1_CH2_ADC_TN6_VOCM1_SEL_S 4
#define R1_CH2_ADC_TN6_VOCM1_SEL_M 0x7

#define R1_CH2_ADC_TN7 0x5b
#define R1_CH2_ADC_TN7_VOCM3_SEL_S 0
#define R1_CH2_ADC_TN7_VOCM3_SEL_M 0x7
#define R1_CH2_ADC_TN7_VOCM3_SEL_SP_S 3
#define R1_CH2_ADC_TN7_VOCM3_SEL_SP_M 0x1
#define R1_CH2_ADC_TN7_VOCM2_SEL_S 4
#define R1_CH2_ADC_TN7_VOCM2_SEL_M 0x7

#define R1_CH2_ADC_TN8 0x5c
#define R1_CH2_ADC_TN8_BASEREF_SEL_S 0
#define R1_CH2_ADC_TN8_BASEREF_SEL_M 0x7
#define R1_CH2_ADC_TN8_BASEREF_SEL_SP_S 3
#define R1_CH2_ADC_TN8_BASEREF_SEL_SP_M 0x1
#define R1_CH2_ADC_TN8_REF_SEL_S 4
#define R1_CH2_ADC_TN8_REF_SEL_M 0x7

#define R1_CH2_ADC_TN9 0x5d
#define R1_CH2_ADC_TN9_TSTMUX_SEL_S 0
#define R1_CH2_ADC_TN9_TSTMUX_SEL_M 0x7
#define R1_CH2_ADC_TN9_VTHBUF_CAPSEL_S 3
#define R1_CH2_ADC_TN9_VTHBUF_CAPSEL_M 0x3
#define R1_CH2_ADC_TN9_VTHBUF_IBSEL_S 5
#define R1_CH2_ADC_TN9_VTHBUF_IBSEL_M 0x7

#define R1_CH2_ADC_TN10 0x5e
#define R1_CH2_ADC_TN10_SATDET_EN_S 0
#define R1_CH2_ADC_TN10_SATDET_EN_M 0x1
#define R1_CH2_ADC_TN10_MUXIN_EN_S 1
#define R1_CH2_ADC_TN10_MUXIN_EN_M 0x1
#define R1_CH2_ADC_TN10_CMP_VCALREF_SEL_S 2
#define R1_CH2_ADC_TN10_CMP_VCALREF_SEL_M 0x3
#define R1_CH2_ADC_TN10_VTHBUF_IADD_EN_S 4
#define R1_CH2_ADC_TN10_VTHBUF_IADD_EN_M 0x1
#define R1_CH2_ADC_TN10_CMP_OSCALIB_CLKEN_S 5
#define R1_CH2_ADC_TN10_CMP_OSCALIB_CLKEN_M 0x1

#define R1_CH2_ADC_TN11 0x5f
#define R1_CH2_ADC_TN11_SP_S 0
#define R1_CH2_ADC_TN11_SP_M 0xf
#define R1_CH2_ADC_TN11_CMP_OSCALIB_START_S 4
#define R1_CH2_ADC_TN11_CMP_OSCALIB_START_M 0x1
#define R1_CH2_ADC_TN11_CMP_OSCALIB_EN_S 5
#define R1_CH2_ADC_TN11_CMP_OSCALIB_EN_M 0x1
#define R1_CH2_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_S 6
#define R1_CH2_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_M 0x1
#define R1_CH2_ADC_TN11_CMP_OSCALIB_PN_S 7
#define R1_CH2_ADC_TN11_CMP_OSCALIB_PN_M 0x1

#define R1_CH2_ADC_TN12 0x60
#define R1_CH2_ADC_TN12_SATDET_S 0
#define R1_CH2_ADC_TN12_SATDET_M 0x1
#define R1_CH2_ADC_TN12_CMP_OSCALIB_ALLREADY_S 1
#define R1_CH2_ADC_TN12_CMP_OSCALIB_ALLREADY_M 0x1

#define R1_CH3_ADC_EN0 0x61
#define R1_CH3_ADC_EN0_OP3_EN_S 0
#define R1_CH3_ADC_EN0_OP3_EN_M 0x1
#define R1_CH3_ADC_EN0_OP2_EN_S 1
#define R1_CH3_ADC_EN0_OP2_EN_M 0x1
#define R1_CH3_ADC_EN0_OP1_EN_S 2
#define R1_CH3_ADC_EN0_OP1_EN_M 0x1
#define R1_CH3_ADC_EN0_ANALS_EN_S 3
#define R1_CH3_ADC_EN0_ANALS_EN_M 0x1
#define R1_CH3_ADC_EN0_BUFFER_VCMBUF_EN_S 4
#define R1_CH3_ADC_EN0_BUFFER_VCMBUF_EN_M 0x1
#define R1_CH3_ADC_EN0_BUFFER_EN_S 5
#define R1_CH3_ADC_EN0_BUFFER_EN_M 0x1
#define R1_CH3_ADC_EN0_RST_S 6
#define R1_CH3_ADC_EN0_RST_M 0x1
#define R1_CH3_ADC_EN0_BW20M_EN_S 7
#define R1_CH3_ADC_EN0_BW20M_EN_M 0x1

#define R1_CH3_ADC_EN1 0x62
#define R1_CH3_ADC_EN1_ZEROSEL_S 0
#define R1_CH3_ADC_EN1_ZEROSEL_M 0x1
#define R1_CH3_ADC_EN1_REFNBUF_EN_S 1
#define R1_CH3_ADC_EN1_REFNBUF_EN_M 0x1
#define R1_CH3_ADC_EN1_REFPBUF_EN_S 2
#define R1_CH3_ADC_EN1_REFPBUF_EN_M 0x1
#define R1_CH3_ADC_EN1_ESL_EN_S 3
#define R1_CH3_ADC_EN1_ESL_EN_M 0x1
#define R1_CH3_ADC_EN1_IDAC3_EN_S 4
#define R1_CH3_ADC_EN1_IDAC3_EN_M 0x1
#define R1_CH3_ADC_EN1_IDAC1_EN_S 5
#define R1_CH3_ADC_EN1_IDAC1_EN_M 0x1
#define R1_CH3_ADC_EN1_BI_EN_S 6
#define R1_CH3_ADC_EN1_BI_EN_M 0x1
#define R1_CH3_ADC_EN1_CMP_VCALREF_EN_S 7
#define R1_CH3_ADC_EN1_CMP_VCALREF_EN_M 0x1

#define R1_CH3_ADC_TN0 0x63
#define R1_CH3_ADC_TN0_OP_SHORTRST_S 0
#define R1_CH3_ADC_TN0_OP_SHORTRST_M 0x1
#define R1_CH3_ADC_TN0_OP_FBRST_S 1
#define R1_CH3_ADC_TN0_OP_FBRST_M 0x1
#define R1_CH3_ADC_TN0_IDAC_RST_S 2
#define R1_CH3_ADC_TN0_IDAC_RST_M 0x1
#define R1_CH3_ADC_TN0_SHORTRST_S 3
#define R1_CH3_ADC_TN0_SHORTRST_M 0x1
#define R1_CH3_ADC_TN0_FBRST_S 4
#define R1_CH3_ADC_TN0_FBRST_M 0x1

#define R1_CH3_ADC_TN1 0x64
#define R1_CH3_ADC_TN1_BUFFER_IBSEL_S 0
#define R1_CH3_ADC_TN1_BUFFER_IBSEL_M 0x7
#define R1_CH3_ADC_TN1_BUFFER_IBSEL_SP_S 3
#define R1_CH3_ADC_TN1_BUFFER_IBSEL_SP_M 0x1
#define R1_CH3_ADC_TN1_BUFFER_VCMSEL_S 4
#define R1_CH3_ADC_TN1_BUFFER_VCMSEL_M 0x7

#define R1_CH3_ADC_TN2 0x65
#define R1_CH3_ADC_TN2_BUFFER_VCMBUF_IBSEL_S 0
#define R1_CH3_ADC_TN2_BUFFER_VCMBUF_IBSEL_M 0x7
#define R1_CH3_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_S 3
#define R1_CH3_ADC_TN2_BUFFER_VCMBUF_IBSEL_SP_M 0x1
#define R1_CH3_ADC_TN2_BUFFER_CAPSEL_S 4
#define R1_CH3_ADC_TN2_BUFFER_CAPSEL_M 0x3

#define R1_CH3_ADC_TN3 0x66
#define R1_CH3_ADC_TN3_EXTCAPSEL_S 0
#define R1_CH3_ADC_TN3_EXTCAPSEL_M 0x3f
#define R1_CH3_ADC_TN3_EXTCAP_EN_S 6
#define R1_CH3_ADC_TN3_EXTCAP_EN_M 0x1

#define R1_CH3_ADC_TN4 0x67
#define R1_CH3_ADC_TN4_IDAC3_IBSEL_S 0
#define R1_CH3_ADC_TN4_IDAC3_IBSEL_M 0xf
#define R1_CH3_ADC_TN4_IDAC1_IBSEL_S 4
#define R1_CH3_ADC_TN4_IDAC1_IBSEL_M 0xf

#define R1_CH3_ADC_TN5 0x68
#define R1_CH3_ADC_TN5_OP2_IBSEL_S 0
#define R1_CH3_ADC_TN5_OP2_IBSEL_M 0xf
#define R1_CH3_ADC_TN5_OP1_IBSEL_S 4
#define R1_CH3_ADC_TN5_OP1_IBSEL_M 0xf

#define R1_CH3_ADC_TN6 0x69
#define R1_CH3_ADC_TN6_OP3_IBSEL_S 0
#define R1_CH3_ADC_TN6_OP3_IBSEL_M 0xf
#define R1_CH3_ADC_TN6_VOCM1_SEL_S 4
#define R1_CH3_ADC_TN6_VOCM1_SEL_M 0x7

#define R1_CH3_ADC_TN7 0x6a
#define R1_CH3_ADC_TN7_VOCM3_SEL_S 0
#define R1_CH3_ADC_TN7_VOCM3_SEL_M 0x7
#define R1_CH3_ADC_TN7_VOCM3_SEL_SP_S 3
#define R1_CH3_ADC_TN7_VOCM3_SEL_SP_M 0x1
#define R1_CH3_ADC_TN7_VOCM2_SEL_S 4
#define R1_CH3_ADC_TN7_VOCM2_SEL_M 0x7

#define R1_CH3_ADC_TN8 0x6b
#define R1_CH3_ADC_TN8_BASEREF_SEL_S 0
#define R1_CH3_ADC_TN8_BASEREF_SEL_M 0x7
#define R1_CH3_ADC_TN8_BASEREF_SEL_SP_S 3
#define R1_CH3_ADC_TN8_BASEREF_SEL_SP_M 0x1
#define R1_CH3_ADC_TN8_REF_SEL_S 4
#define R1_CH3_ADC_TN8_REF_SEL_M 0x7

#define R1_CH3_ADC_TN9 0x6c
#define R1_CH3_ADC_TN9_TSTMUX_SEL_S 0
#define R1_CH3_ADC_TN9_TSTMUX_SEL_M 0x7
#define R1_CH3_ADC_TN9_VTHBUF_CAPSEL_S 3
#define R1_CH3_ADC_TN9_VTHBUF_CAPSEL_M 0x3
#define R1_CH3_ADC_TN9_VTHBUF_IBSEL_S 5
#define R1_CH3_ADC_TN9_VTHBUF_IBSEL_M 0x7

#define R1_CH3_ADC_TN10 0x6d
#define R1_CH3_ADC_TN10_SATDET_EN_S 0
#define R1_CH3_ADC_TN10_SATDET_EN_M 0x1
#define R1_CH3_ADC_TN10_MUXIN_EN_S 1
#define R1_CH3_ADC_TN10_MUXIN_EN_M 0x1
#define R1_CH3_ADC_TN10_CMP_VCALREF_SEL_S 2
#define R1_CH3_ADC_TN10_CMP_VCALREF_SEL_M 0x3
#define R1_CH3_ADC_TN10_VTHBUF_IADD_EN_S 4
#define R1_CH3_ADC_TN10_VTHBUF_IADD_EN_M 0x1
#define R1_CH3_ADC_TN10_CMP_OSCALIB_CLKEN_S 5
#define R1_CH3_ADC_TN10_CMP_OSCALIB_CLKEN_M 0x1

#define R1_CH3_ADC_TN11 0x6e
#define R1_CH3_ADC_TN11_SP_S 0
#define R1_CH3_ADC_TN11_SP_M 0xf
#define R1_CH3_ADC_TN11_CMP_OSCALIB_START_S 4
#define R1_CH3_ADC_TN11_CMP_OSCALIB_START_M 0x1
#define R1_CH3_ADC_TN11_CMP_OSCALIB_EN_S 5
#define R1_CH3_ADC_TN11_CMP_OSCALIB_EN_M 0x1
#define R1_CH3_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_S 6
#define R1_CH3_ADC_TN11_CMP_OSCALIB_SHORT2VCM_EN_M 0x1
#define R1_CH3_ADC_TN11_CMP_OSCALIB_PN_S 7
#define R1_CH3_ADC_TN11_CMP_OSCALIB_PN_M 0x1

#define R1_CH3_ADC_TN12 0x6f
#define R1_CH3_ADC_TN12_SATDET_S 0
#define R1_CH3_ADC_TN12_SATDET_M 0x1
#define R1_CH3_ADC_TN12_CMP_OSCALIB_ALLREADY_S 1
#define R1_CH3_ADC_TN12_CMP_OSCALIB_ALLREADY_M 0x1

#define R1_ADC_MUX_O_SEL 0x70
#define R1_ADC_MUX_O_SEL_CLK_EN_S 0
#define R1_ADC_MUX_O_SEL_CLK_EN_M 0x1
#define R1_ADC_MUX_O_SEL_MUXO_SEL_S 1
#define R1_ADC_MUX_O_SEL_MUXO_SEL_M 0x3
#define R1_ADC_MUX_O_SEL_MUXO_EN_S 3
#define R1_ADC_MUX_O_SEL_MUXO_EN_M 0x1
#define R1_ADC_MUX_O_SEL_SP_S 4
#define R1_ADC_MUX_O_SEL_SP_M 0xf

#define R1_TSENSAR_7BITS_EN1 0x71
#define R1_TSENSAR_7BITS_EN1_INPUTMUX_SEL_S 0
#define R1_TSENSAR_7BITS_EN1_INPUTMUX_SEL_M 0x3
#define R1_TSENSAR_7BITS_EN1_CONV_START_S 2
#define R1_TSENSAR_7BITS_EN1_CONV_START_M 0x1
#define R1_TSENSAR_7BITS_EN1_EN_S 3
#define R1_TSENSAR_7BITS_EN1_EN_M 0x1
#define R1_TSENSAR_7BITS_EN1_CLK_SEL_S 4
#define R1_TSENSAR_7BITS_EN1_CLK_SEL_M 0x7
#define R1_TSENSAR_7BITS_EN1_TMUX_EN_S 7
#define R1_TSENSAR_7BITS_EN1_TMUX_EN_M 0x1

#define R1_TSENSAR_7BITS_DACT 0x72
#define R1_TSENSAR_7BITS_DACT_S 0
#define R1_TSENSAR_7BITS_DACT_M 0x7f
#define R1_TSENSAR_7BITS_DACT_EN_S 7
#define R1_TSENSAR_7BITS_DACT_EN_M 0x1

#define R1_TSENSAR_7BITS_DO 0x73
#define R1_TSENSAR_7BITS_DO_S 0
#define R1_TSENSAR_7BITS_DO_M 0x7f

#define R1_DTSMD1_MUXIN_SEL 0x74
#define R1_DTSMD1_MUXIN_SEL_DTSDM_MUXIN_SEL_S 0
#define R1_DTSMD1_MUXIN_SEL_DTSDM_MUXIN_SEL_M 0x3
#define R1_DTSMD1_MUXIN_SEL_ADC_CLK_5M_EN_S 2
#define R1_DTSMD1_MUXIN_SEL_ADC_CLK_5M_EN_M 0x1
#define R1_DTSMD1_MUXIN_SEL_ADC_MUXN_EN_S 3
#define R1_DTSMD1_MUXIN_SEL_ADC_MUXN_EN_M 0x1
#define R1_DTSMD1_MUXIN_SEL_ADC_MUXP_EN_S 4
#define R1_DTSMD1_MUXIN_SEL_ADC_MUXP_EN_M 0x1

#define R1_DTSDM1_EN 0x75
#define R1_DTSDM1_EN_DTSDM_RST_S 0
#define R1_DTSDM1_EN_DTSDM_RST_M 0x1
#define R1_DTSDM1_EN_DTSDM_VCMGEN_EN_S 1
#define R1_DTSDM1_EN_DTSDM_VCMGEN_EN_M 0x1
#define R1_DTSDM1_EN_DTSDM_REFGEN_EN_S 2
#define R1_DTSDM1_EN_DTSDM_REFGEN_EN_M 0x1
#define R1_DTSDM1_EN_DTSDM_OP2_EN_S 3
#define R1_DTSDM1_EN_DTSDM_OP2_EN_M 0x1
#define R1_DTSDM1_EN_DTSDM_OP1_EN_S 4
#define R1_DTSDM1_EN_DTSDM_OP1_EN_M 0x1
#define R1_DTSDM1_EN_DTSDM_BI_EN_S 5
#define R1_DTSDM1_EN_DTSDM_BI_EN_M 0x1
#define R1_DTSDM1_EN_DTSDM_BUF_EN_S 6
#define R1_DTSDM1_EN_DTSDM_BUF_EN_M 0x1
#define R1_DTSDM1_EN_DTSDM_BUF_BP_S 7
#define R1_DTSDM1_EN_DTSDM_BUF_BP_M 0x1

#define R1_DTSMD1_SEL 0x76
#define R1_DTSMD1_SEL_DTSDM_REFSEL_S 0
#define R1_DTSMD1_SEL_DTSDM_REFSEL_M 0x1f
#define R1_DTSMD1_SEL_DTSDM_REF_TN_S 5
#define R1_DTSMD1_SEL_DTSDM_REF_TN_M 0x1
#define R1_DTSMD1_SEL_DTSDM_TSEL_S 6
#define R1_DTSMD1_SEL_DTSDM_TSEL_M 0x3

#define R1_DTSDM1_DAT0 0x77
#define R1_DTSDM1_DAT0_S 0
#define R1_DTSDM1_DAT0_M 0xff

#define R1_DTSDM1_DAT1 0x78
#define R1_DTSDM1_DAT1_S 0
#define R1_DTSDM1_DAT1_M 0xff

#define R1_DTSDM1_DAT2 0x79
#define R1_DTSDM1_DAT2_S 0
#define R1_DTSDM1_DAT2_M 0x3

#define R1_DTSMD2_MUXIN_SEL 0x7a
#define R1_DTSMD2_MUXIN_SEL_DTSDM_MUXIN_SEL_S 0
#define R1_DTSMD2_MUXIN_SEL_DTSDM_MUXIN_SEL_M 0x3
#define R1_DTSMD2_MUXIN_SEL_TS_VPTAT_CAL_S 2
#define R1_DTSMD2_MUXIN_SEL_TS_VPTAT_CAL_M 0x7
#define R1_DTSMD2_MUXIN_SEL_TS_TSEL_S 5
#define R1_DTSMD2_MUXIN_SEL_TS_TSEL_M 0x3
#define R1_DTSMD2_MUXIN_SEL_TS_BG_EN_S 7
#define R1_DTSMD2_MUXIN_SEL_TS_BG_EN_M 0x1

#define R1_DTSDM2_EN 0x7b
#define R1_DTSDM2_EN_DTSDM_RST_S 0
#define R1_DTSDM2_EN_DTSDM_RST_M 0x1
#define R1_DTSDM2_EN_DTSDM_VCMGEN_EN_S 1
#define R1_DTSDM2_EN_DTSDM_VCMGEN_EN_M 0x1
#define R1_DTSDM2_EN_DTSDM_REFGEN_EN_S 2
#define R1_DTSDM2_EN_DTSDM_REFGEN_EN_M 0x1
#define R1_DTSDM2_EN_DTSDM_OP2_EN_S 3
#define R1_DTSDM2_EN_DTSDM_OP2_EN_M 0x1
#define R1_DTSDM2_EN_DTSDM_OP1_EN_S 4
#define R1_DTSDM2_EN_DTSDM_OP1_EN_M 0x1
#define R1_DTSDM2_EN_DTSDM_BI_EN_S 5
#define R1_DTSDM2_EN_DTSDM_BI_EN_M 0x1
#define R1_DTSDM2_EN_DTSDM_BUF_EN_S 6
#define R1_DTSDM2_EN_DTSDM_BUF_EN_M 0x1
#define R1_DTSDM2_EN_DTSDM_BUF_BP_S 7
#define R1_DTSDM2_EN_DTSDM_BUF_BP_M 0x1

#define R1_DTSMD2_SEL 0x7c
#define R1_DTSMD2_SEL_DTSDM_REFSEL_S 0
#define R1_DTSMD2_SEL_DTSDM_REFSEL_M 0x1f
#define R1_DTSMD2_SEL_DTSDM_REF_TN_S 5
#define R1_DTSMD2_SEL_DTSDM_REF_TN_M 0x1
#define R1_DTSMD2_SEL_DTSDM_TSEL_S 6
#define R1_DTSMD2_SEL_DTSDM_TSEL_M 0x3

#define R1_DTSDM2_DAT0 0x7d
#define R1_DTSDM2_DAT0_S 0
#define R1_DTSDM2_DAT0_M 0xff

#define R1_DTSDM2_DAT1 0x7e
#define R1_DTSDM2_DAT1_S 0
#define R1_DTSDM2_DAT1_M 0xff

#define R1_DTSDM2_DAT2 0x7f
#define R1_DTSDM2_DAT2_S 0
#define R1_DTSDM2_DAT2_M 0x3

#define R2_BIST_LDO 0x1
#define R2_BIST_LDO_LDO11_BIST_TURBO_S 0
#define R2_BIST_LDO_LDO11_BIST_TURBO_M 0x1
#define R2_BIST_LDO_LDO11_BIST_T_SEL_S 1
#define R2_BIST_LDO_LDO11_BIST_T_SEL_M 0x1
#define R2_BIST_LDO_LDO11_BIST_T_EN_S 2
#define R2_BIST_LDO_LDO11_BIST_T_EN_M 0x1
#define R2_BIST_LDO_LDO11_BIST_BP_EN_S 3
#define R2_BIST_LDO_LDO11_BIST_BP_EN_M 0x1
#define R2_BIST_LDO_LDO11_BIST_VO_SEL_S 4
#define R2_BIST_LDO_LDO11_BIST_VO_SEL_M 0x7
#define R2_BIST_LDO_LDO11_BIST_EN_S 7
#define R2_BIST_LDO_LDO11_BIST_EN_M 0x1

#define R2_BIST_EN0 0x2
#define R2_BIST_EN0_BIST_BUFF_STG5_EN_S 0
#define R2_BIST_EN0_BIST_BUFF_STG5_EN_M 0x1
#define R2_BIST_EN0_BIST_BUFF_STG4_EN_S 1
#define R2_BIST_EN0_BIST_BUFF_STG4_EN_M 0x1
#define R2_BIST_EN0_BIST_BUFF_STG3_EN_S 2
#define R2_BIST_EN0_BIST_BUFF_STG3_EN_M 0x1
#define R2_BIST_EN0_BIST_BUFF_STG2_EN_S 3
#define R2_BIST_EN0_BIST_BUFF_STG2_EN_M 0x1
#define R2_BIST_EN0_BIST_BUFF_STG1_EN_S 4
#define R2_BIST_EN0_BIST_BUFF_STG1_EN_M 0x1
#define R2_BIST_EN0_BIREF_BIST_MIXER_EN_S 5
#define R2_BIST_EN0_BIREF_BIST_MIXER_EN_M 0x1
#define R2_BIST_EN0_BIST_DAC2BB_S 6
#define R2_BIST_EN0_BIST_DAC2BB_M 0x1
#define R2_BIST_EN0_DAC_EN_S 7
#define R2_BIST_EN0_DAC_EN_M 0x1

#define R2_BIST_EN1 0x3
#define R2_BIST_EN1_RXRF_CH3_RXBIST_EN_S 0
#define R2_BIST_EN1_RXRF_CH3_RXBIST_EN_M 0x1
#define R2_BIST_EN1_RXRF_CH2_RXBIST_EN_S 1
#define R2_BIST_EN1_RXRF_CH2_RXBIST_EN_M 0x1
#define R2_BIST_EN1_RXRF_CH1_RXBIST_EN_S 2
#define R2_BIST_EN1_RXRF_CH1_RXBIST_EN_M 0x1
#define R2_BIST_EN1_RXRF_CH0_RXBIST_EN_S 3
#define R2_BIST_EN1_RXRF_CH0_RXBIST_EN_M 0x1
#define R2_BIST_EN1_BIST_EN_SP_S 4
#define R2_BIST_EN1_BIST_EN_SP_M 0x1
#define R2_BIST_EN1_BIST_FD_RSTN_S 5
#define R2_BIST_EN1_BIST_FD_RSTN_M 0x1
#define R2_BIST_EN1_BIST_FD2BB_S 6
#define R2_BIST_EN1_BIST_FD2BB_M 0x1
#define R2_BIST_EN1_BIST_BB_MUXO_S 7
#define R2_BIST_EN1_BIST_BB_MUXO_M 0x1

#define R2_BIST_BI0 0x4
#define R2_BIST_BI0_BIST_BUFF_STG2_BI_S 0
#define R2_BIST_BI0_BIST_BUFF_STG2_BI_M 0xf
#define R2_BIST_BI0_BIST_BUFF_STG1_BI_S 4
#define R2_BIST_BI0_BIST_BUFF_STG1_BI_M 0xf

#define R2_BIST_BI1 0x5
#define R2_BIST_BI1_BIST_BUFF_STG4_BI_S 0
#define R2_BIST_BI1_BIST_BUFF_STG4_BI_M 0xf
#define R2_BIST_BI1_BIST_BUFF_STG3_BI_S 4
#define R2_BIST_BI1_BIST_BUFF_STG3_BI_M 0xf

#define R2_BIST_BI2 0x6
#define R2_BIST_BI2_BIREF_BIST_MIXER_BI_S 0
#define R2_BIST_BI2_BIREF_BIST_MIXER_BI_M 0xf
#define R2_BIST_BI2_BIST_BUFF_STG5_BI_S 4
#define R2_BIST_BI2_BIST_BUFF_STG5_BI_M 0xf

#define R2_BIST_BI3 0x7
#define R2_BIST_BI3_RXRF_CH1_RXBIST_BI_S 0
#define R2_BIST_BI3_RXRF_CH1_RXBIST_BI_M 0xf
#define R2_BIST_BI3_RXRF_CH0_RXBIST_BI_S 4
#define R2_BIST_BI3_RXRF_CH0_RXBIST_BI_M 0xf

#define R2_BIST_BI4 0x8
#define R2_BIST_BI4_RXRF_CH3_RXBIST_BI_S 0
#define R2_BIST_BI4_RXRF_CH3_RXBIST_BI_M 0xf
#define R2_BIST_BI4_RXRF_CH2_RXBIST_BI_S 4
#define R2_BIST_BI4_RXRF_CH2_RXBIST_BI_M 0xf

#define R2_LVDS_BUFFER_LDO 0x9
#define R2_LVDS_BUFFER_LDO_S 0
#define R2_LVDS_BUFFER_LDO_M 0xff

#define R2_CH0_BUFFER 0xa
#define R2_CH0_BUFFER_TSEL_S 0
#define R2_CH0_BUFFER_TSEL_M 0x3
#define R2_CH0_BUFFER_CAPSEL_S 2
#define R2_CH0_BUFFER_CAPSEL_M 0x3
#define R2_CH0_BUFFER_IADD_EN_S 4
#define R2_CH0_BUFFER_IADD_EN_M 0x1
#define R2_CH0_BUFFER_EN_S 5
#define R2_CH0_BUFFER_EN_M 0x1

#define R2_CH1_BUFFER 0xb
#define R2_CH1_BUFFER_TSEL_S 0
#define R2_CH1_BUFFER_TSEL_M 0x3
#define R2_CH1_BUFFER_CAPSEL_S 2
#define R2_CH1_BUFFER_CAPSEL_M 0x3
#define R2_CH1_BUFFER_IADD_EN_S 4
#define R2_CH1_BUFFER_IADD_EN_M 0x1
#define R2_CH1_BUFFER_EN_S 5
#define R2_CH1_BUFFER_EN_M 0x1

#define R2_CH2_BUFFER 0xc
#define R2_CH2_BUFFER_TSEL_S 0
#define R2_CH2_BUFFER_TSEL_M 0x3
#define R2_CH2_BUFFER_CAPSEL_S 2
#define R2_CH2_BUFFER_CAPSEL_M 0x3
#define R2_CH2_BUFFER_IADD_EN_S 4
#define R2_CH2_BUFFER_IADD_EN_M 0x1
#define R2_CH2_BUFFER_EN_S 5
#define R2_CH2_BUFFER_EN_M 0x1

#define R2_CH3_BUFFER 0xd
#define R2_CH3_BUFFER_TSEL_S 0
#define R2_CH3_BUFFER_TSEL_M 0x3
#define R2_CH3_BUFFER_CAPSEL_S 2
#define R2_CH3_BUFFER_CAPSEL_M 0x3
#define R2_CH3_BUFFER_IADD_EN_S 4
#define R2_CH3_BUFFER_IADD_EN_M 0x1
#define R2_CH3_BUFFER_EN_S 5
#define R2_CH3_BUFFER_EN_M 0x1

#define R2_CH0_LVDS 0xe
#define R2_CH0_LVDS_DELAY_SEL_S 0
#define R2_CH0_LVDS_DELAY_SEL_M 0x7
#define R2_CH0_LVDS_CUR_SEL_S 3
#define R2_CH0_LVDS_CUR_SEL_M 0x3
#define R2_CH0_LVDS_PRE_EN_S 5
#define R2_CH0_LVDS_PRE_EN_M 0x1
#define R2_CH0_LVDS_EN_S 6
#define R2_CH0_LVDS_EN_M 0x1
#define R2_CH0_LVDS_INPUT_SEL_S 7
#define R2_CH0_LVDS_INPUT_SEL_M 0x1

#define R2_CH1_LVDS 0xf
#define R2_CH1_LVDS_DELAY_SEL_S 0
#define R2_CH1_LVDS_DELAY_SEL_M 0x7
#define R2_CH1_LVDS_CUR_SEL_S 3
#define R2_CH1_LVDS_CUR_SEL_M 0x3
#define R2_CH1_LVDS_PRE_EN_S 5
#define R2_CH1_LVDS_PRE_EN_M 0x1
#define R2_CH1_LVDS_EN_S 6
#define R2_CH1_LVDS_EN_M 0x1

#define R2_CH2_LVDS 0x10
#define R2_CH2_LVDS_DELAY_SEL_S 0
#define R2_CH2_LVDS_DELAY_SEL_M 0x7
#define R2_CH2_LVDS_CUR_SEL_S 3
#define R2_CH2_LVDS_CUR_SEL_M 0x3
#define R2_CH2_LVDS_PRE_EN_S 5
#define R2_CH2_LVDS_PRE_EN_M 0x1
#define R2_CH2_LVDS_EN_S 6
#define R2_CH2_LVDS_EN_M 0x1

#define R2_CH3_LVDS 0x11
#define R2_CH3_LVDS_DELAY_SEL_S 0
#define R2_CH3_LVDS_DELAY_SEL_M 0x7
#define R2_CH3_LVDS_CUR_SEL_S 3
#define R2_CH3_LVDS_CUR_SEL_M 0x3
#define R2_CH3_LVDS_PRE_EN_S 5
#define R2_CH3_LVDS_PRE_EN_M 0x1
#define R2_CH3_LVDS_EN_S 6
#define R2_CH3_LVDS_EN_M 0x1

#define R2_LVDS_CLK 0x12
#define R2_LVDS_CLK_DELAY_SEL_S 0
#define R2_LVDS_CLK_DELAY_SEL_M 0x7
#define R2_LVDS_CLK_CUR_SEL_S 3
#define R2_LVDS_CLK_CUR_SEL_M 0x3
#define R2_LVDS_CLK_PRE_EN_S 5
#define R2_LVDS_CLK_PRE_EN_M 0x1
#define R2_LVDS_CLK_EN_S 6
#define R2_LVDS_CLK_EN_M 0x1

#define R2_LVDS_FRAME 0x13
#define R2_LVDS_FRAME_DELAY_SEL_S 0
#define R2_LVDS_FRAME_DELAY_SEL_M 0x7
#define R2_LVDS_FRAME_CUR_SEL_S 3
#define R2_LVDS_FRAME_CUR_SEL_M 0x3
#define R2_LVDS_FRAME_PRE_EN_S 5
#define R2_LVDS_FRAME_PRE_EN_M 0x1
#define R2_LVDS_FRAME_EN_S 6
#define R2_LVDS_FRAME_EN_M 0x1

#define R2_LVDS_T0 0x14
#define R2_LVDS_T0_PRBS_T_EN_S 0
#define R2_LVDS_T0_PRBS_T_EN_M 0x1
#define R2_LVDS_T0_LVDS_INPUT_ADC_TSEL_S 1
#define R2_LVDS_T0_LVDS_INPUT_ADC_TSEL_M 0x1
#define R2_LVDS_T0_LVDS_FRM_CUR_BOOST_EN_S 2
#define R2_LVDS_T0_LVDS_FRM_CUR_BOOST_EN_M 0x1
#define R2_LVDS_T0_LVDS_CLK_CUR_BOOST_EN_S 3
#define R2_LVDS_T0_LVDS_CLK_CUR_BOOST_EN_M 0x1
#define R2_LVDS_T0_LVDS_CH3_CUR_BOOST_EN_S 4
#define R2_LVDS_T0_LVDS_CH3_CUR_BOOST_EN_M 0x1
#define R2_LVDS_T0_LVDS_CH2_CUR_BOOST_EN_S 5
#define R2_LVDS_T0_LVDS_CH2_CUR_BOOST_EN_M 0x1
#define R2_LVDS_T0_LVDS_CH1_CUR_BOOST_EN_S 6
#define R2_LVDS_T0_LVDS_CH1_CUR_BOOST_EN_M 0x1
#define R2_LVDS_T0_LVDS_CH0_CUR_BOOST_EN_S 7
#define R2_LVDS_T0_LVDS_CH0_CUR_BOOST_EN_M 0x1

#define R2_LVDS_T1 0x15
#define R2_LVDS_T1_LVDS_CH1_VCM_SEL_S 0
#define R2_LVDS_T1_LVDS_CH1_VCM_SEL_M 0x7
#define R2_LVDS_T1_LVDS_CH1_T_EN_S 3
#define R2_LVDS_T1_LVDS_CH1_T_EN_M 0x1
#define R2_LVDS_T1_LVDS_CH0_VCM_SEL_S 4
#define R2_LVDS_T1_LVDS_CH0_VCM_SEL_M 0x7
#define R2_LVDS_T1_LVDS_CH0_T_EN_S 7
#define R2_LVDS_T1_LVDS_CH0_T_EN_M 0x1

#define R2_LVDS_T2 0x16
#define R2_LVDS_T2_LVDS_CH3_VCM_SEL_S 0
#define R2_LVDS_T2_LVDS_CH3_VCM_SEL_M 0x7
#define R2_LVDS_T2_LVDS_CH3_T_EN_S 3
#define R2_LVDS_T2_LVDS_CH3_T_EN_M 0x1
#define R2_LVDS_T2_LVDS_CH2_VCM_SEL_S 4
#define R2_LVDS_T2_LVDS_CH2_VCM_SEL_M 0x7
#define R2_LVDS_T2_LVDS_CH2_T_EN_S 7
#define R2_LVDS_T2_LVDS_CH2_T_EN_M 0x1

#define R2_LVDS_T3 0x17
#define R2_LVDS_T3_LVDS_FRM_VCM_SEL_S 0
#define R2_LVDS_T3_LVDS_FRM_VCM_SEL_M 0x7
#define R2_LVDS_T3_LVDS_FRM_T_EN_S 3
#define R2_LVDS_T3_LVDS_FRM_T_EN_M 0x1
#define R2_LVDS_T3_LVDS_CLK_VCM_SEL_S 4
#define R2_LVDS_T3_LVDS_CLK_VCM_SEL_M 0x7
#define R2_LVDS_T3_LVDS_CLK_T_EN_S 7
#define R2_LVDS_T3_LVDS_CLK_T_EN_M 0x1

#define R2_LVDS_LDO25 0x18
#define R2_LVDS_LDO25_LDO25_LVDS_TURBO_S 0
#define R2_LVDS_LDO25_LDO25_LVDS_TURBO_M 0x1
#define R2_LVDS_LDO25_LDO25_LVDS_T_SEL_S 1
#define R2_LVDS_LDO25_LDO25_LVDS_T_SEL_M 0x1
#define R2_LVDS_LDO25_LDO25_LVDS_T_EN_S 2
#define R2_LVDS_LDO25_LDO25_LVDS_T_EN_M 0x1
#define R2_LVDS_LDO25_LDO25_LVDS_BP_EN_S 3
#define R2_LVDS_LDO25_LDO25_LVDS_BP_EN_M 0x1
#define R2_LVDS_LDO25_LDO25_LVDS_VSEL_S 4
#define R2_LVDS_LDO25_LDO25_LVDS_VSEL_M 0x7
#define R2_LVDS_LDO25_LDO25_LVDS_LDO_EN_S 7
#define R2_LVDS_LDO25_LDO25_LVDS_LDO_EN_M 0x1

#define R2_RCCAL 0x19
#define R2_RCCAL_PD_S 0
#define R2_RCCAL_PD_M 0x1
#define R2_RCCAL_START_S 1
#define R2_RCCAL_START_M 0x1
#define R2_RCCAL_VREFSEL_S 2
#define R2_RCCAL_VREFSEL_M 0x7
#define R2_RCCAL_CLK_5M_EN_S 5
#define R2_RCCAL_CLK_5M_EN_M 0x1

#define R2_RCCAL_O 0x1a
#define R2_RCCAL_O_RCCAL_COUNTER_S 0
#define R2_RCCAL_O_RCCAL_COUNTER_M 0x1f
#define R2_RCCAL_O_RCCAL_READY_S 5
#define R2_RCCAL_O_RCCAL_READY_M 0x1

#define R2_PRBS_7BITS 0x1b
#define R2_PRBS_7BITS_PRBS_RST_N_S 0
#define R2_PRBS_7BITS_PRBS_RST_N_M 0x1
#define R2_PRBS_7BITS_PRBS_SEED_S 1
#define R2_PRBS_7BITS_PRBS_SEED_M 0x7f

#define R2_DIV_CLK 0x1c
#define R2_DIV_CLK_FLTR_CLK_O_ENABLE_S 0
#define R2_DIV_CLK_FLTR_CLK_O_ENABLE_M 0x1
#define R2_DIV_CLK_FLTR_CLK_DIV_RATIO_S 1
#define R2_DIV_CLK_FLTR_CLK_DIV_RATIO_M 0x7f

#define R2_ADC_FILTER0 0x1d
#define R2_ADC_FILTER0_RSTN_S 0
#define R2_ADC_FILTER0_RSTN_M 0x1
#define R2_ADC_FILTER0_LVDS_O_EN_S 1
#define R2_ADC_FILTER0_LVDS_O_EN_M 0x1
#define R2_ADC_FILTER0_CMOS_O_EN_S 2
#define R2_ADC_FILTER0_CMOS_O_EN_M 0x1
#define R2_ADC_FILTER0_CLK_SEL_S 3
#define R2_ADC_FILTER0_CLK_SEL_M 0x1
#define R2_ADC_FILTER0_SP_EN_S 4
#define R2_ADC_FILTER0_SP_EN_M 0x1
#define R2_ADC_FILTER0_DAT_SFT_SEL_S 5
#define R2_ADC_FILTER0_DAT_SFT_SEL_M 0x7

#define R2_CH0_ADC_FILTER 0x1e
#define R2_CH0_ADC_FILTER_CH0_STAGE3_EN_S 0
#define R2_CH0_ADC_FILTER_CH0_STAGE3_EN_M 0x1
#define R2_CH0_ADC_FILTER_CH0_STAGE2_EN_S 1
#define R2_CH0_ADC_FILTER_CH0_STAGE2_EN_M 0x1
#define R2_CH0_ADC_FILTER_CH0_STAGE1_EN_S 2
#define R2_CH0_ADC_FILTER_CH0_STAGE1_EN_M 0x1
#define R2_CH0_ADC_FILTER_CH0_SP_S 3
#define R2_CH0_ADC_FILTER_CH0_SP_M 0x1
#define R2_CH0_ADC_FILTER_LVDS_S_SEL_S 4
#define R2_CH0_ADC_FILTER_LVDS_S_SEL_M 0x3

#define R2_CH1_ADC_FILTER 0x1f
#define R2_CH1_ADC_FILTER_CH1_STAGE3_EN_S 0
#define R2_CH1_ADC_FILTER_CH1_STAGE3_EN_M 0x1
#define R2_CH1_ADC_FILTER_CH1_STAGE2_EN_S 1
#define R2_CH1_ADC_FILTER_CH1_STAGE2_EN_M 0x1
#define R2_CH1_ADC_FILTER_CH1_STAGE1_EN_S 2
#define R2_CH1_ADC_FILTER_CH1_STAGE1_EN_M 0x1
#define R2_CH1_ADC_FILTER_CH1_SP_S 3
#define R2_CH1_ADC_FILTER_CH1_SP_M 0x1
#define R2_CH1_ADC_FILTER_BDW_SEL_S 4
#define R2_CH1_ADC_FILTER_BDW_SEL_M 0x3
#define R2_CH1_ADC_FILTER_CMOS_SYN_PHASE_SEL_S 6
#define R2_CH1_ADC_FILTER_CMOS_SYN_PHASE_SEL_M 0x3

#define R2_CH2_ADC_FILTER 0x20
#define R2_CH2_ADC_FILTER_CH2_STAGE3_EN_S 0
#define R2_CH2_ADC_FILTER_CH2_STAGE3_EN_M 0x1
#define R2_CH2_ADC_FILTER_CH2_STAGE2_EN_S 1
#define R2_CH2_ADC_FILTER_CH2_STAGE2_EN_M 0x1
#define R2_CH2_ADC_FILTER_CH2_STAGE1_EN_S 2
#define R2_CH2_ADC_FILTER_CH2_STAGE1_EN_M 0x1
#define R2_CH2_ADC_FILTER_CH2_SP_S 3
#define R2_CH2_ADC_FILTER_CH2_SP_M 0x1
#define R2_CH2_ADC_FILTER_SER_CH_SEL_S 4
#define R2_CH2_ADC_FILTER_SER_CH_SEL_M 0x7

#define R2_CH3_ADC_FILTER 0x21
#define R2_CH3_ADC_FILTER_CH3_STAGE3_EN_S 0
#define R2_CH3_ADC_FILTER_CH3_STAGE3_EN_M 0x1
#define R2_CH3_ADC_FILTER_CH3_STAGE2_EN_S 1
#define R2_CH3_ADC_FILTER_CH3_STAGE2_EN_M 0x1
#define R2_CH3_ADC_FILTER_CH3_STAGE1_EN_S 2
#define R2_CH3_ADC_FILTER_CH3_STAGE1_EN_M 0x1
#define R2_CH3_ADC_FILTER_CH3_SP_S 3
#define R2_CH3_ADC_FILTER_CH3_SP_M 0x1

#define R2_CH0_FILTER_DC_CANCEL_0 0x22
#define R2_CH0_FILTER_DC_CANCEL_0_S 0
#define R2_CH0_FILTER_DC_CANCEL_0_M 0xff

#define R2_CH0_FILTER_DC_CANCEL_1 0x23
#define R2_CH0_FILTER_DC_CANCEL_1_S 0
#define R2_CH0_FILTER_DC_CANCEL_1_M 0xff

#define R2_CH0_FILTER_DC_CANCEL_2 0x24
#define R2_CH0_FILTER_DC_CANCEL_2_S 0
#define R2_CH0_FILTER_DC_CANCEL_2_M 0x7f

#define R2_CH1_FILTER_DC_CANCEL_0 0x25
#define R2_CH1_FILTER_DC_CANCEL_0_S 0
#define R2_CH1_FILTER_DC_CANCEL_0_M 0xff

#define R2_CH1_FILTER_DC_CANCEL_1 0x26
#define R2_CH1_FILTER_DC_CANCEL_1_S 0
#define R2_CH1_FILTER_DC_CANCEL_1_M 0xff

#define R2_CH1_FILTER_DC_CANCEL_2 0x27
#define R2_CH1_FILTER_DC_CANCEL_2_S 0
#define R2_CH1_FILTER_DC_CANCEL_2_M 0x7f

#define R2_CH2_FILTER_DC_CANCEL_0 0x28
#define R2_CH2_FILTER_DC_CANCEL_0_S 0
#define R2_CH2_FILTER_DC_CANCEL_0_M 0xff

#define R2_CH2_FILTER_DC_CANCEL_1 0x29
#define R2_CH2_FILTER_DC_CANCEL_1_S 0
#define R2_CH2_FILTER_DC_CANCEL_1_M 0xff

#define R2_CH2_FILTER_DC_CANCEL_2 0x2a
#define R2_CH2_FILTER_DC_CANCEL_2_S 0
#define R2_CH2_FILTER_DC_CANCEL_2_M 0x7f

#define R2_CH3_FILTER_DC_CANCEL_0 0x2b
#define R2_CH3_FILTER_DC_CANCEL_0_S 0
#define R2_CH3_FILTER_DC_CANCEL_0_M 0xff

#define R2_CH3_FILTER_DC_CANCEL_1 0x2c
#define R2_CH3_FILTER_DC_CANCEL_1_S 0
#define R2_CH3_FILTER_DC_CANCEL_1_M 0xff

#define R2_CH3_FILTER_DC_CANCEL_2 0x2d
#define R2_CH3_FILTER_DC_CANCEL_2_S 0
#define R2_CH3_FILTER_DC_CANCEL_2_M 0x7f

#define R2_FILTER_GPIO 0x2e
#define R2_FILTER_GPIO_GPIO_EN_S 0
#define R2_FILTER_GPIO_GPIO_EN_M 0x1
#define R2_FILTER_GPIO_GPIO_SEL_S 1
#define R2_FILTER_GPIO_GPIO_SEL_M 0x3

#define R2_ADC_FILTER_SP0 0x2f
#define R2_ADC_FILTER_SP0_S 0
#define R2_ADC_FILTER_SP0_M 0xff

#define R2_ADC_FILTER_SP1 0x30
#define R2_ADC_FILTER_SP1_S 0
#define R2_ADC_FILTER_SP1_M 0xff

#define R2_ADC_FILTER_SP2 0x31
#define R2_ADC_FILTER_SP2_S 0
#define R2_ADC_FILTER_SP2_M 0xff

#define R2_RP_SLTSIZE0 0x32
#define R2_RP_SLTSIZE0_S 0
#define R2_RP_SLTSIZE0_M 0xff

#define R2_RP_SLTSIZE1 0x33
#define R2_RP_SLTSIZE1_S 0
#define R2_RP_SLTSIZE1_M 0xff

#define R2_FP_SLTSIZE0 0x34
#define R2_FP_SLTSIZE0_S 0
#define R2_FP_SLTSIZE0_M 0xff

#define R2_FP_SLTSIZE1 0x35
#define R2_FP_SLTSIZE1_S 0
#define R2_FP_SLTSIZE1_M 0xff

#define R2_FP_SLTSIZE2 0x36
#define R2_FP_SLTSIZE2_S 0
#define R2_FP_SLTSIZE2_M 0xff

#define R2_FP_SLTSIZE3 0x37
#define R2_FP_SLTSIZE3_S 0
#define R2_FP_SLTSIZE3_M 0xff

#define R2_DC_FILTER1_S0 0x38
#define R2_DC_FILTER1_S0_S 0
#define R2_DC_FILTER1_S0_M 0xff

#define R2_DC_FILTER1_S1 0x39
#define R2_DC_FILTER1_S1_S 0
#define R2_DC_FILTER1_S1_M 0xff

#define R2_DC_FILTER1_S2 0x3a
#define R2_DC_FILTER1_S2_S 0
#define R2_DC_FILTER1_S2_M 0x3

#define R2_DC_FILTER1_RST_EN 0x3b
#define R2_DC_FILTER1_RST_EN_S 0
#define R2_DC_FILTER1_RST_EN_M 0x1

#define R2_DC_FILTER2_S0 0x3c
#define R2_DC_FILTER2_S0_S 0
#define R2_DC_FILTER2_S0_M 0xff

#define R2_DC_FILTER2_S1 0x3d
#define R2_DC_FILTER2_S1_S 0
#define R2_DC_FILTER2_S1_M 0xff

#define R2_DC_FILTER2_S2 0x3e
#define R2_DC_FILTER2_S2_S 0
#define R2_DC_FILTER2_S2_M 0x3

#define R2_DC_FILTER2_RST_EN 0x3f
#define R2_DC_FILTER2_RST_EN_S 0
#define R2_DC_FILTER2_RST_EN_M 0x1

#define R2_DAC_EN 0x40
#define R2_DAC_EN_DAC_ENA_R_S 0
#define R2_DAC_EN_DAC_ENA_R_M 0x1
#define R2_DAC_EN_DAC_DIV_R_S 1
#define R2_DAC_EN_DAC_DIV_R_M 0x3
#define R2_DAC_EN_DAC_MUL_R_S 3
#define R2_DAC_EN_DAC_MUL_R_M 0x3

#define R2_SP_LDO11 0x41
#define R2_SP_LDO11_LDO11_SP_TURBO_S 0
#define R2_SP_LDO11_LDO11_SP_TURBO_M 0x1
#define R2_SP_LDO11_LDO11_SP_T_SEL_S 1
#define R2_SP_LDO11_LDO11_SP_T_SEL_M 0x1
#define R2_SP_LDO11_LDO11_SP_T_EN_S 2
#define R2_SP_LDO11_LDO11_SP_T_EN_M 0x1
#define R2_SP_LDO11_LDO11_SP_BP_EN_S 3
#define R2_SP_LDO11_LDO11_SP_BP_EN_M 0x1
#define R2_SP_LDO11_LDO11_SP_VO_SEL_S 4
#define R2_SP_LDO11_LDO11_SP_VO_SEL_M 0x7
#define R2_SP_LDO11_LDO11_SP_EN_S 7
#define R2_SP_LDO11_LDO11_SP_EN_M 0x1

#define R2_ITF_SAT_SEL 0x42
#define R2_ITF_SAT_SEL_S 0
#define R2_ITF_SAT_SEL_M 0x3

#define R3_FMCW_HP_TAP0 0x1
#define R3_FMCW_HP_TAP0_S 0
#define R3_FMCW_HP_TAP0_M 0xff

#define R3_FMCW_HP_TAP1 0x2
#define R3_FMCW_HP_TAP1_S 0
#define R3_FMCW_HP_TAP1_M 0xff

#define R3_FMCW_HP_TAP2 0x3
#define R3_FMCW_HP_TAP2_S 0
#define R3_FMCW_HP_TAP2_M 0xff

#define R3_FMCW_HP_TAP3 0x4
#define R3_FMCW_HP_TAP3_S 0
#define R3_FMCW_HP_TAP3_M 0xff

#define R3_FMCW_HP_STATE0 0x5
#define R3_FMCW_HP_STATE0_S 0
#define R3_FMCW_HP_STATE0_M 0xff

#define R3_FMCW_HP_STATE1 0x6
#define R3_FMCW_HP_STATE1_S 0
#define R3_FMCW_HP_STATE1_M 0xff

#define R3_FMCW_HP_STATE2 0x7
#define R3_FMCW_HP_STATE2_S 0
#define R3_FMCW_HP_STATE2_M 0xff

#define R3_FMCW_HP_STATE3 0x8
#define R3_FMCW_HP_STATE3_S 0
#define R3_FMCW_HP_STATE3_M 0xff

#define R3_HP_RM 0x9
#define R3_HP_RM_S 0
#define R3_HP_RM_M 0x1

#define R3_FMCW_PS_TAP0 0xa
#define R3_FMCW_PS_TAP0_S 0
#define R3_FMCW_PS_TAP0_M 0xff

#define R3_FMCW_PS_TAP1 0xb
#define R3_FMCW_PS_TAP1_S 0
#define R3_FMCW_PS_TAP1_M 0xff

#define R3_FMCW_PS_TAP2 0xc
#define R3_FMCW_PS_TAP2_S 0
#define R3_FMCW_PS_TAP2_M 0xff

#define R3_FMCW_PS_TAP3 0xd
#define R3_FMCW_PS_TAP3_S 0
#define R3_FMCW_PS_TAP3_M 0xff

#define R3_FMCW_PS_STATE0 0xe
#define R3_FMCW_PS_STATE0_S 0
#define R3_FMCW_PS_STATE0_M 0xff

#define R3_FMCW_PS_STATE1 0xf
#define R3_FMCW_PS_STATE1_S 0
#define R3_FMCW_PS_STATE1_M 0xff

#define R3_FMCW_PS_STATE2 0x10
#define R3_FMCW_PS_STATE2_S 0
#define R3_FMCW_PS_STATE2_M 0xff

#define R3_FMCW_PS_STATE3 0x11
#define R3_FMCW_PS_STATE3_S 0
#define R3_FMCW_PS_STATE3_M 0xff

#define R3_PS_RM 0x12
#define R3_PS_RM_S 0
#define R3_PS_RM_M 0x1

#define R3_FMCW_CS_TAP0 0x13
#define R3_FMCW_CS_TAP0_S 0
#define R3_FMCW_CS_TAP0_M 0xff

#define R3_FMCW_CS_TAP1 0x14
#define R3_FMCW_CS_TAP1_S 0
#define R3_FMCW_CS_TAP1_M 0xff

#define R3_FMCW_CS_TAP2 0x15
#define R3_FMCW_CS_TAP2_S 0
#define R3_FMCW_CS_TAP2_M 0xff

#define R3_FMCW_CS_TAP3 0x16
#define R3_FMCW_CS_TAP3_S 0
#define R3_FMCW_CS_TAP3_M 0xff

#define R3_FMCW_CS_STATE0 0x17
#define R3_FMCW_CS_STATE0_S 0
#define R3_FMCW_CS_STATE0_M 0xff

#define R3_FMCW_CS_STATE1 0x18
#define R3_FMCW_CS_STATE1_S 0
#define R3_FMCW_CS_STATE1_M 0xff

#define R3_FMCW_CS_STATE2 0x19
#define R3_FMCW_CS_STATE2_S 0
#define R3_FMCW_CS_STATE2_M 0xff

#define R3_FMCW_CS_STATE3 0x1a
#define R3_FMCW_CS_STATE3_S 0
#define R3_FMCW_CS_STATE3_M 0xff

#define R3_CS_RM 0x1b
#define R3_CS_RM_S 0
#define R3_CS_RM_M 0x1

#define R3_FMCW_FIL0 0x1c
#define R3_FMCW_FIL0_S 0
#define R3_FMCW_FIL0_M 0xff

#define R3_FMCW_FIL1 0x1d
#define R3_FMCW_FIL1_S 0
#define R3_FMCW_FIL1_M 0xff

#define R3_FMCW_FIL2 0x1e
#define R3_FMCW_FIL2_S 0
#define R3_FMCW_FIL2_M 0xff

#define R3_FMCW_FIL3 0x1f
#define R3_FMCW_FIL3_S 0
#define R3_FMCW_FIL3_M 0xff

#define R3_FMCW_FIL_TIMER0 0x20
#define R3_FMCW_FIL_TIMER0_S 0
#define R3_FMCW_FIL_TIMER0_M 0xff

#define R3_FMCW_FIL_TIMER1 0x21
#define R3_FMCW_FIL_TIMER1_S 0
#define R3_FMCW_FIL_TIMER1_M 0xff

#define R3_FMCW_FIL_TIMER2 0x22
#define R3_FMCW_FIL_TIMER2_S 0
#define R3_FMCW_FIL_TIMER2_M 0xff

#define R3_FMCW_FIL_TIMER3 0x23
#define R3_FMCW_FIL_TIMER3_S 0
#define R3_FMCW_FIL_TIMER3_M 0xff

#define R3_FMCW_FIL_MULTI_EN 0x24
#define R3_FMCW_FIL_MULTI_EN_S 0
#define R3_FMCW_FIL_MULTI_EN_M 0x1

#define R3_FMCW_FIL_PRD 0x25
#define R3_FMCW_FIL_PRD_S 0
#define R3_FMCW_FIL_PRD_M 0xf

#define R3_FMCW_FIL_TYP 0x26
#define R3_FMCW_FIL_TYP_S 0
#define R3_FMCW_FIL_TYP_M 0xf

#define R3_FMCW_FIL_EN 0x27
#define R3_FMCW_FIL_EN_S 0
#define R3_FMCW_FIL_EN_M 0x1

#define R3_FMCW_SYNC_DLY 0x28
#define R3_FMCW_SYNC_DLY_SYNC_DLY_EN_S 0
#define R3_FMCW_SYNC_DLY_SYNC_DLY_EN_M 0x1
#define R3_FMCW_SYNC_DLY_SYNC_DLY_SIZE_S 1
#define R3_FMCW_SYNC_DLY_SYNC_DLY_SIZE_M 0x7f

#define R3_FMCW_SYNC 0x29
#define R3_FMCW_SYNC_EN_S 0
#define R3_FMCW_SYNC_EN_M 0x1
#define R3_FMCW_SYNC_SEL_S 1
#define R3_FMCW_SYNC_SEL_M 0x7

#define R3_FMCW_STATE_O_EN 0x2a
#define R3_FMCW_STATE_O_EN_STATE_UP_O_EN_S 0
#define R3_FMCW_STATE_O_EN_STATE_UP_O_EN_M 0x1
#define R3_FMCW_STATE_O_EN_STATE_IDLE_O_EN_S 1
#define R3_FMCW_STATE_O_EN_STATE_IDLE_O_EN_M 0x1
#define R3_FMCW_STATE_O_EN_STATE_DN_O_EN_S 2
#define R3_FMCW_STATE_O_EN_STATE_DN_O_EN_M 0x1
#define R3_FMCW_STATE_O_EN_REGS_BP_EN_S 3
#define R3_FMCW_STATE_O_EN_REGS_BP_EN_M 0x1

#define R3_FMCW_REGS_RDY 0x2b
#define R3_FMCW_REGS_RDY_S 0
#define R3_FMCW_REGS_RDY_M 0x1

#define R3_FMCW_MODE_SEL 0x2c
#define R3_FMCW_MODE_SEL_S 0
#define R3_FMCW_MODE_SEL_M 0x7

#define R3_FMCW_START 0x2d
#define R3_FMCW_START_START_SPI_S 0
#define R3_FMCW_START_START_SPI_M 0x1
#define R3_FMCW_START_START_SEL_S 1
#define R3_FMCW_START_START_SEL_M 0x1
#define R3_FMCW_START_RSTN_SDM_MASH_S 2
#define R3_FMCW_START_RSTN_SDM_MASH_M 0x1
#define R3_FMCW_START_RSTN_SDM_3SL_S 3
#define R3_FMCW_START_RSTN_SDM_3SL_M 0x1
#define R3_FMCW_START_ADDER_RSTN_S 4
#define R3_FMCW_START_ADDER_RSTN_M 0x1

#define R3_FMCW_BYP 0x2e
#define R3_FMCW_BYP_S 0
#define R3_FMCW_BYP_M 0xf

#define R3_FMCW_REAL_UPDN 0x2f
#define R3_FMCW_REAL_UPDN_S 0
#define R3_FMCW_REAL_UPDN_M 0x1

#define R3_FMCW_IO_MUX_SEL 0x30
#define R3_FMCW_IO_MUX_SEL_S 0
#define R3_FMCW_IO_MUX_SEL_M 0x1f

#define R3_FMCW_VTN_FREQ_1_0 0x31
#define R3_FMCW_VTN_FREQ_1_0_S 0
#define R3_FMCW_VTN_FREQ_1_0_M 0xff

#define R3_FMCW_VTN_FREQ_1_1 0x32
#define R3_FMCW_VTN_FREQ_1_1_S 0
#define R3_FMCW_VTN_FREQ_1_1_M 0xff

#define R3_FMCW_VTN_FREQ_1_2 0x33
#define R3_FMCW_VTN_FREQ_1_2_S 0
#define R3_FMCW_VTN_FREQ_1_2_M 0xff

#define R3_FMCW_VTN_FREQ_1_3 0x34
#define R3_FMCW_VTN_FREQ_1_3_S 0
#define R3_FMCW_VTN_FREQ_1_3_M 0xff

#define R3_FMCW_VTN_FREQ_2_0 0x35
#define R3_FMCW_VTN_FREQ_2_0_S 0
#define R3_FMCW_VTN_FREQ_2_0_M 0xff

#define R3_FMCW_VTN_FREQ_2_1 0x36
#define R3_FMCW_VTN_FREQ_2_1_S 0
#define R3_FMCW_VTN_FREQ_2_1_M 0xff

#define R3_FMCW_VTN_FREQ_2_2 0x37
#define R3_FMCW_VTN_FREQ_2_2_S 0
#define R3_FMCW_VTN_FREQ_2_2_M 0xff

#define R3_FMCW_VTN_FREQ_2_3 0x38
#define R3_FMCW_VTN_FREQ_2_3_S 0
#define R3_FMCW_VTN_FREQ_2_3_M 0xff

#define R3_FMCW_VTN_VAR 0x39
#define R3_FMCW_VTN_VAR_VTN_VAR_1_S 0
#define R3_FMCW_VTN_VAR_VTN_VAR_1_M 0xf
#define R3_FMCW_VTN_VAR_VTN_VAR_2_S 4
#define R3_FMCW_VTN_VAR_VTN_VAR_2_M 0xf

#define R3_FMCW_VTN_EN 0x3a
#define R3_FMCW_VTN_EN_S 0
#define R3_FMCW_VTN_EN_M 0x1

#define R3_FMCW_BYP_FIL_EN 0x3b
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_DC_EN_S 0
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_DC_EN_M 0x1
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_DATSFT_EN_S 1
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_DATSFT_EN_M 0x1
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_CLKSEL_EN_S 2
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_CLKSEL_EN_M 0x1
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_BDW_EN_S 3
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_FLT_BDW_EN_M 0x1
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_CFG_CLK_EN_S 4
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_CFG_CLK_EN_M 0x1
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_CFG_CLKSEL_EN_S 5
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_CFG_CLKSEL_EN_M 0x1
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_CFG_BDW_EN_S 6
#define R3_FMCW_BYP_FIL_EN_BYP_FIL_ADC_CFG_BDW_EN_M 0x1

#define R3_FMCW_CS_AVA_RM 0x3c
#define R3_FMCW_CS_AVA_RM_S 0
#define R3_FMCW_CS_AVA_RM_M 0x1

#define R3_MASH_DTHR_TAP_0 0x3d
#define R3_MASH_DTHR_TAP_0_S 0
#define R3_MASH_DTHR_TAP_0_M 0xff

#define R3_MASH_DTHR_TAP_1 0x3e
#define R3_MASH_DTHR_TAP_1_S 0
#define R3_MASH_DTHR_TAP_1_M 0xff

#define R3_MASH_DTHR_TAP_2 0x3f
#define R3_MASH_DTHR_TAP_2_S 0
#define R3_MASH_DTHR_TAP_2_M 0xff

#define R3_MASH_DTHR_TAP_3 0x40
#define R3_MASH_DTHR_TAP_3_S 0
#define R3_MASH_DTHR_TAP_3_M 0xff

#define R3_MASH_DTHR_STATE_0 0x41
#define R3_MASH_DTHR_STATE_0_S 0
#define R3_MASH_DTHR_STATE_0_M 0xff

#define R3_MASH_DTHR_STATE_1 0x42
#define R3_MASH_DTHR_STATE_1_S 0
#define R3_MASH_DTHR_STATE_1_M 0xff

#define R3_MASH_DTHR_STATE_2 0x43
#define R3_MASH_DTHR_STATE_2_S 0
#define R3_MASH_DTHR_STATE_2_M 0xff

#define R3_MASH_DTHR_STATE_3 0x44
#define R3_MASH_DTHR_STATE_3_S 0
#define R3_MASH_DTHR_STATE_3_M 0xff

#define R3_MASH_DTHR_EN 0x45
#define R3_MASH_DTHR_EN_MASH_DTHR_EN_S 0
#define R3_MASH_DTHR_EN_MASH_DTHR_EN_M 0x1
#define R3_MASH_DTHR_EN_MASH_DTHR_RM_S 1
#define R3_MASH_DTHR_EN_MASH_DTHR_RM_M 0x1

#define R3_AT_HPF1_CH0 0x46
#define R3_AT_HPF1_CH0_EN_S 0
#define R3_AT_HPF1_CH0_EN_M 0x1
#define R3_AT_HPF1_CH0_SEL_S 1
#define R3_AT_HPF1_CH0_SEL_M 0xf

#define R3_AT_HPF1_CH1 0x47
#define R3_AT_HPF1_CH1_EN_S 0
#define R3_AT_HPF1_CH1_EN_M 0x1
#define R3_AT_HPF1_CH1_SEL_S 1
#define R3_AT_HPF1_CH1_SEL_M 0xf

#define R3_AT_HPF1_CH2 0x48
#define R3_AT_HPF1_CH2_EN_S 0
#define R3_AT_HPF1_CH2_EN_M 0x1
#define R3_AT_HPF1_CH2_SEL_S 1
#define R3_AT_HPF1_CH2_SEL_M 0xf

#define R3_AT_HPF1_CH3 0x49
#define R3_AT_HPF1_CH3_EN_S 0
#define R3_AT_HPF1_CH3_EN_M 0x1
#define R3_AT_HPF1_CH3_SEL_S 1
#define R3_AT_HPF1_CH3_SEL_M 0xf

#define R3_AT_HPF2_CH0 0x4a
#define R3_AT_HPF2_CH0_EN_S 0
#define R3_AT_HPF2_CH0_EN_M 0x1
#define R3_AT_HPF2_CH0_SEL_S 1
#define R3_AT_HPF2_CH0_SEL_M 0xf

#define R3_AT_HPF2_CH1 0x4b
#define R3_AT_HPF2_CH1_EN_S 0
#define R3_AT_HPF2_CH1_EN_M 0x1
#define R3_AT_HPF2_CH1_SEL_S 1
#define R3_AT_HPF2_CH1_SEL_M 0xf

#define R3_AT_HPF2_CH2 0x4c
#define R3_AT_HPF2_CH2_EN_S 0
#define R3_AT_HPF2_CH2_EN_M 0x1
#define R3_AT_HPF2_CH2_SEL_S 1
#define R3_AT_HPF2_CH2_SEL_M 0xf

#define R3_AT_HPF2_CH3 0x4d
#define R3_AT_HPF2_CH3_EN_S 0
#define R3_AT_HPF2_CH3_EN_M 0x1
#define R3_AT_HPF2_CH3_SEL_S 1
#define R3_AT_HPF2_CH3_SEL_M 0xf

#define R3_AT_3MBW 0x4e
#define R3_AT_3MBW_EN_S 0
#define R3_AT_3MBW_EN_M 0x1
#define R3_AT_3MBW_SEL_S 1
#define R3_AT_3MBW_SEL_M 0xf

#define R3_AT_DL_DIS 0x4f
#define R3_AT_DL_DIS_EN_S 0
#define R3_AT_DL_DIS_EN_M 0x1
#define R3_AT_DL_DIS_SEL_S 1
#define R3_AT_DL_DIS_SEL_M 0xf

#define R3_AT_DL_DIS2 0x50
#define R3_AT_DL_DIS2_EN_S 0
#define R3_AT_DL_DIS2_EN_M 0x1
#define R3_AT_DL_DIS2_SEL_S 1
#define R3_AT_DL_DIS2_SEL_M 0xf

#define R3_AT_ADC_RST_CH0 0x51
#define R3_AT_ADC_RST_CH0_EN_S 0
#define R3_AT_ADC_RST_CH0_EN_M 0x1
#define R3_AT_ADC_RST_CH0_SEL_S 1
#define R3_AT_ADC_RST_CH0_SEL_M 0xf

#define R3_AT_ADC_RST_CH1 0x52
#define R3_AT_ADC_RST_CH1_EN_S 0
#define R3_AT_ADC_RST_CH1_EN_M 0x1
#define R3_AT_ADC_RST_CH1_SEL_S 1
#define R3_AT_ADC_RST_CH1_SEL_M 0xf

#define R3_AT_ADC_RST_CH2 0x53
#define R3_AT_ADC_RST_CH2_EN_S 0
#define R3_AT_ADC_RST_CH2_EN_M 0x1
#define R3_AT_ADC_RST_CH2_SEL_S 1
#define R3_AT_ADC_RST_CH2_SEL_M 0xf

#define R3_AT_ADC_RST_CH3 0x54
#define R3_AT_ADC_RST_CH3_EN_S 0
#define R3_AT_ADC_RST_CH3_EN_M 0x1
#define R3_AT_ADC_RST_CH3_SEL_S 1
#define R3_AT_ADC_RST_CH3_SEL_M 0xf

#define R3_AT_MASH 0x55
#define R3_AT_MASH_EN_S 0
#define R3_AT_MASH_EN_M 0x1
#define R3_AT_MASH_SEL_S 1
#define R3_AT_MASH_SEL_M 0xf

#define R3_AT_MASH_DTHR 0x56
#define R3_AT_MASH_DTHR_EN_S 0
#define R3_AT_MASH_DTHR_EN_M 0x1
#define R3_AT_MASH_DTHR_SEL_S 1
#define R3_AT_MASH_DTHR_SEL_M 0xf

#define R3_AT_3SL 0x57
#define R3_AT_3SL_EN_S 0
#define R3_AT_3SL_EN_M 0x1
#define R3_AT_3SL_SEL_S 1
#define R3_AT_3SL_SEL_M 0xf

#define R3_CH0_AT_TX 0x58
#define R3_CH0_AT_TX_EN_S 0
#define R3_CH0_AT_TX_EN_M 0x1
#define R3_CH0_AT_TX_SEL_S 1
#define R3_CH0_AT_TX_SEL_M 0xf
#define R3_CH0_AT_TX_SEL_DPTH_S 5
#define R3_CH0_AT_TX_SEL_DPTH_M 0x3

#define R3_CH1_AT_TX 0x59
#define R3_CH1_AT_TX_EN_S 0
#define R3_CH1_AT_TX_EN_M 0x1
#define R3_CH1_AT_TX_SEL_S 1
#define R3_CH1_AT_TX_SEL_M 0xf
#define R3_CH1_AT_TX_SEL_DPTH_S 5
#define R3_CH1_AT_TX_SEL_DPTH_M 0x3

#define R3_CH2_AT_TX 0x5a
#define R3_CH2_AT_TX_EN_S 0
#define R3_CH2_AT_TX_EN_M 0x1
#define R3_CH2_AT_TX_SEL_S 1
#define R3_CH2_AT_TX_SEL_M 0xf
#define R3_CH2_AT_TX_SEL_DPTH_S 5
#define R3_CH2_AT_TX_SEL_DPTH_M 0x3

#define R3_CH3_AT_TX 0x5b
#define R3_CH3_AT_TX_EN_S 0
#define R3_CH3_AT_TX_EN_M 0x1
#define R3_CH3_AT_TX_SEL_S 1
#define R3_CH3_AT_TX_SEL_M 0xf
#define R3_CH3_AT_TX_SEL_DPTH_S 5
#define R3_CH3_AT_TX_SEL_DPTH_M 0x3

#define R3_AT_RXBB_CH0 0x5c
#define R3_AT_RXBB_CH0_EN_S 0
#define R3_AT_RXBB_CH0_EN_M 0x1
#define R3_AT_RXBB_CH0_SEL_S 1
#define R3_AT_RXBB_CH0_SEL_M 0xf
#define R3_AT_RXBB_CH0_SEL_CFG_S 5
#define R3_AT_RXBB_CH0_SEL_CFG_M 0x3

#define R3_AT_RXBB_CH1 0x5d
#define R3_AT_RXBB_CH1_EN_S 0
#define R3_AT_RXBB_CH1_EN_M 0x1
#define R3_AT_RXBB_CH1_SEL_S 1
#define R3_AT_RXBB_CH1_SEL_M 0xf
#define R3_AT_RXBB_CH1_SEL_CFG_S 5
#define R3_AT_RXBB_CH1_SEL_CFG_M 0x3

#define R3_AT_RXBB_CH2 0x5e
#define R3_AT_RXBB_CH2_EN_S 0
#define R3_AT_RXBB_CH2_EN_M 0x1
#define R3_AT_RXBB_CH2_SEL_S 1
#define R3_AT_RXBB_CH2_SEL_M 0xf
#define R3_AT_RXBB_CH2_SEL_CFG_S 5
#define R3_AT_RXBB_CH2_SEL_CFG_M 0x3

#define R3_AT_RXBB_CH3 0x5f
#define R3_AT_RXBB_CH3_EN_S 0
#define R3_AT_RXBB_CH3_EN_M 0x1
#define R3_AT_RXBB_CH3_SEL_S 1
#define R3_AT_RXBB_CH3_SEL_M 0xf
#define R3_AT_RXBB_CH3_SEL_CFG_S 5
#define R3_AT_RXBB_CH3_SEL_CFG_M 0x3

#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_0 0x60
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_0_S 0
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_0_M 0xff

#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_1 0x61
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_1_S 0
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_1_M 0xff

#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_2 0x62
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_2_S 0
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_2_M 0xff

#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_3 0x63
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_3_S 0
#define R3_FMCW_FIL_ADC_CFG_DLY_SIZE_3_M 0xff

#define R3_FMCW_FIL_ADC_CFG_DLY_EN 0x64
#define R3_FMCW_FIL_ADC_CFG_DLY_EN_S 0
#define R3_FMCW_FIL_ADC_CFG_DLY_EN_M 0x1

#define R3_FMCW_START_SPI_EDGE 0x65
#define R3_FMCW_START_SPI_EDGE_S 0
#define R3_FMCW_START_SPI_EDGE_M 0x1

#define R3_SDM_3Sl_GAIN_1_0 0x66
#define R3_SDM_3Sl_GAIN_1_0_S 0
#define R3_SDM_3Sl_GAIN_1_0_M 0xff

#define R3_SDM_3Sl_GAIN_1_1 0x67
#define R3_SDM_3Sl_GAIN_1_1_S 0
#define R3_SDM_3Sl_GAIN_1_1_M 0xff

#define R3_SDM_3Sl_GAIN_1_2 0x68
#define R3_SDM_3Sl_GAIN_1_2_S 0
#define R3_SDM_3Sl_GAIN_1_2_M 0x3f

#define R3_SDM_3Sl_GAIN_FB_2_0 0x69
#define R3_SDM_3Sl_GAIN_FB_2_0_S 0
#define R3_SDM_3Sl_GAIN_FB_2_0_M 0xff

#define R3_SDM_3Sl_GAIN_FB_2_1 0x6a
#define R3_SDM_3Sl_GAIN_FB_2_1_S 0
#define R3_SDM_3Sl_GAIN_FB_2_1_M 0xff

#define R3_SDM_3Sl_GAIN_FB_2_2 0x6b
#define R3_SDM_3Sl_GAIN_FB_2_2_S 0
#define R3_SDM_3Sl_GAIN_FB_2_2_M 0x3f

#define R3_SDM_3Sl_GAIN_FB_3_0 0x6c
#define R3_SDM_3Sl_GAIN_FB_3_0_S 0
#define R3_SDM_3Sl_GAIN_FB_3_0_M 0xff

#define R3_SDM_3Sl_GAIN_FB_3_1 0x6d
#define R3_SDM_3Sl_GAIN_FB_3_1_S 0
#define R3_SDM_3Sl_GAIN_FB_3_1_M 0xff

#define R3_SDM_3Sl_GAIN_FB_3_2 0x6e
#define R3_SDM_3Sl_GAIN_FB_3_2_S 0
#define R3_SDM_3Sl_GAIN_FB_3_2_M 0x3f

#define R3_SDM_3SL_SAFE_En 0x6f
#define R3_SDM_3SL_SAFE_En_S 0
#define R3_SDM_3SL_SAFE_En_M 0x1

#define R4_CPU_ADDR1 0x1
#define R4_CPU_ADDR1_S 0
#define R4_CPU_ADDR1_M 0xff

#define R4_CPU_DATA1 0x2
#define R4_CPU_DATA1_S 0
#define R4_CPU_DATA1_M 0xff

#define R4_CPU_ADDR2 0x3
#define R4_CPU_ADDR2_S 0
#define R4_CPU_ADDR2_M 0xff

#define R4_CPU_DATA2 0x4
#define R4_CPU_DATA2_S 0
#define R4_CPU_DATA2_M 0xff

#define R4_CPU_ADDR3 0x5
#define R4_CPU_ADDR3_S 0
#define R4_CPU_ADDR3_M 0xff

#define R4_CPU_DATA3 0x6
#define R4_CPU_DATA3_S 0
#define R4_CPU_DATA3_M 0xff

#define R4_CPU_ADDR4 0x7
#define R4_CPU_ADDR4_S 0
#define R4_CPU_ADDR4_M 0xff

#define R4_CPU_DATA4 0x8
#define R4_CPU_DATA4_S 0
#define R4_CPU_DATA4_M 0xff

#define R4_CPU_ADDR5 0x9
#define R4_CPU_ADDR5_S 0
#define R4_CPU_ADDR5_M 0xff

#define R4_CPU_DATA5 0xa
#define R4_CPU_DATA5_S 0
#define R4_CPU_DATA5_M 0xff

#define R4_CPU_ADDR6 0xb
#define R4_CPU_ADDR6_S 0
#define R4_CPU_ADDR6_M 0xff

#define R4_CPU_DATA6 0xc
#define R4_CPU_DATA6_S 0
#define R4_CPU_DATA6_M 0xff

#define R4_CPU_ADDR7 0xd
#define R4_CPU_ADDR7_S 0
#define R4_CPU_ADDR7_M 0xff

#define R4_CPU_DATA7 0xe
#define R4_CPU_DATA7_S 0
#define R4_CPU_DATA7_M 0xff

#define R4_CPU_ADDR8 0xf
#define R4_CPU_ADDR8_S 0
#define R4_CPU_ADDR8_M 0xff

#define R4_CPU_DATA8 0x10
#define R4_CPU_DATA8_S 0
#define R4_CPU_DATA8_M 0xff

#define R4_CPU_ADDR9 0x11
#define R4_CPU_ADDR9_S 0
#define R4_CPU_ADDR9_M 0xff

#define R4_CPU_DATA9 0x12
#define R4_CPU_DATA9_S 0
#define R4_CPU_DATA9_M 0xff

#define R4_CPU_ADDR10 0x13
#define R4_CPU_ADDR10_S 0
#define R4_CPU_ADDR10_M 0xff

#define R4_CPU_DATA10 0x14
#define R4_CPU_DATA10_S 0
#define R4_CPU_DATA10_M 0xff

#define R4_CPU_ADDR11 0x15
#define R4_CPU_ADDR11_S 0
#define R4_CPU_ADDR11_M 0xff

#define R4_CPU_DATA11 0x16
#define R4_CPU_DATA11_S 0
#define R4_CPU_DATA11_M 0xff

#define R4_CPU_ADDR12 0x17
#define R4_CPU_ADDR12_S 0
#define R4_CPU_ADDR12_M 0xff

#define R4_CPU_DATA12 0x18
#define R4_CPU_DATA12_S 0
#define R4_CPU_DATA12_M 0xff

#define R4_CPU_ADDR13 0x19
#define R4_CPU_ADDR13_S 0
#define R4_CPU_ADDR13_M 0xff

#define R4_CPU_DATA13 0x1a
#define R4_CPU_DATA13_S 0
#define R4_CPU_DATA13_M 0xff

#define R4_CPU_ADDR14 0x1b
#define R4_CPU_ADDR14_S 0
#define R4_CPU_ADDR14_M 0xff

#define R4_CPU_DATA14 0x1c
#define R4_CPU_DATA14_S 0
#define R4_CPU_DATA14_M 0xff

#define R4_CPU_ADDR15 0x1d
#define R4_CPU_ADDR15_S 0
#define R4_CPU_ADDR15_M 0xff

#define R4_CPU_DATA15 0x1e
#define R4_CPU_DATA15_S 0
#define R4_CPU_DATA15_M 0xff

#define R4_CPU_ADDR16 0x1f
#define R4_CPU_ADDR16_S 0
#define R4_CPU_ADDR16_M 0xff

#define R4_CPU_DATA16 0x20
#define R4_CPU_DATA16_S 0
#define R4_CPU_DATA16_M 0xff

#define R4_CPU_ADDR17 0x21
#define R4_CPU_ADDR17_S 0
#define R4_CPU_ADDR17_M 0xff

#define R4_CPU_DATA17 0x22
#define R4_CPU_DATA17_S 0
#define R4_CPU_DATA17_M 0xff

#define R4_CPU_ADDR18 0x23
#define R4_CPU_ADDR18_S 0
#define R4_CPU_ADDR18_M 0xff

#define R4_CPU_DATA18 0x24
#define R4_CPU_DATA18_S 0
#define R4_CPU_DATA18_M 0xff

#define R4_CPU_ADDR19 0x25
#define R4_CPU_ADDR19_S 0
#define R4_CPU_ADDR19_M 0xff

#define R4_CPU_DATA19 0x26
#define R4_CPU_DATA19_S 0
#define R4_CPU_DATA19_M 0xff

#define R4_CPU_ADDR20 0x27
#define R4_CPU_ADDR20_S 0
#define R4_CPU_ADDR20_M 0xff

#define R4_CPU_DATA20 0x28
#define R4_CPU_DATA20_S 0
#define R4_CPU_DATA20_M 0xff

#define R4_CPU_ADDR21 0x29
#define R4_CPU_ADDR21_S 0
#define R4_CPU_ADDR21_M 0xff

#define R4_CPU_DATA21 0x2a
#define R4_CPU_DATA21_S 0
#define R4_CPU_DATA21_M 0xff

#define R4_CPU_ADDR22 0x2b
#define R4_CPU_ADDR22_S 0
#define R4_CPU_ADDR22_M 0xff

#define R4_CPU_DATA22 0x2c
#define R4_CPU_DATA22_S 0
#define R4_CPU_DATA22_M 0xff

#define R4_CPU_ADDR23 0x2d
#define R4_CPU_ADDR23_S 0
#define R4_CPU_ADDR23_M 0xff

#define R4_CPU_DATA23 0x2e
#define R4_CPU_DATA23_S 0
#define R4_CPU_DATA23_M 0xff

#define R4_CPU_ADDR24 0x2f
#define R4_CPU_ADDR24_S 0
#define R4_CPU_ADDR24_M 0xff

#define R4_CPU_DATA24 0x30
#define R4_CPU_DATA24_S 0
#define R4_CPU_DATA24_M 0xff

#define R4_CPU_ADDR25 0x31
#define R4_CPU_ADDR25_S 0
#define R4_CPU_ADDR25_M 0xff

#define R4_CPU_DATA25 0x32
#define R4_CPU_DATA25_S 0
#define R4_CPU_DATA25_M 0xff

#define R4_CPU_ADDR26 0x33
#define R4_CPU_ADDR26_S 0
#define R4_CPU_ADDR26_M 0xff

#define R4_CPU_DATA26 0x34
#define R4_CPU_DATA26_S 0
#define R4_CPU_DATA26_M 0xff

#define R4_CPU_ADDR27 0x35
#define R4_CPU_ADDR27_S 0
#define R4_CPU_ADDR27_M 0xff

#define R4_CPU_DATA27 0x36
#define R4_CPU_DATA27_S 0
#define R4_CPU_DATA27_M 0xff

#define R4_CPU_ADDR28 0x37
#define R4_CPU_ADDR28_S 0
#define R4_CPU_ADDR28_M 0xff

#define R4_CPU_DATA28 0x38
#define R4_CPU_DATA28_S 0
#define R4_CPU_DATA28_M 0xff

#define R4_CPU_ADDR29 0x39
#define R4_CPU_ADDR29_S 0
#define R4_CPU_ADDR29_M 0xff

#define R4_CPU_DATA29 0x3a
#define R4_CPU_DATA29_S 0
#define R4_CPU_DATA29_M 0xff

#define R4_CPU_ADDR30 0x3b
#define R4_CPU_ADDR30_S 0
#define R4_CPU_ADDR30_M 0xff

#define R4_CPU_DATA30 0x3c
#define R4_CPU_DATA30_S 0
#define R4_CPU_DATA30_M 0xff

#define R4_CPU_ADDR31 0x3d
#define R4_CPU_ADDR31_S 0
#define R4_CPU_ADDR31_M 0xff

#define R4_CPU_DATA31 0x3e
#define R4_CPU_DATA31_S 0
#define R4_CPU_DATA31_M 0xff

#define R4_CPU_ADDR32 0x3f
#define R4_CPU_ADDR32_S 0
#define R4_CPU_ADDR32_M 0xff

#define R4_CPU_DATA32 0x40
#define R4_CPU_DATA32_S 0
#define R4_CPU_DATA32_M 0xff

#define R4_CPU_ADDR33 0x41
#define R4_CPU_ADDR33_S 0
#define R4_CPU_ADDR33_M 0xff

#define R4_CPU_DATA33 0x42
#define R4_CPU_DATA33_S 0
#define R4_CPU_DATA33_M 0xff

#define R4_CPU_ADDR34 0x43
#define R4_CPU_ADDR34_S 0
#define R4_CPU_ADDR34_M 0xff

#define R4_CPU_DATA34 0x44
#define R4_CPU_DATA34_S 0
#define R4_CPU_DATA34_M 0xff

#define R4_CPU_ADDR35 0x45
#define R4_CPU_ADDR35_S 0
#define R4_CPU_ADDR35_M 0xff

#define R4_CPU_DATA35 0x46
#define R4_CPU_DATA35_S 0
#define R4_CPU_DATA35_M 0xff

#define R4_CPU_ADDR36 0x47
#define R4_CPU_ADDR36_S 0
#define R4_CPU_ADDR36_M 0xff

#define R4_CPU_DATA36 0x48
#define R4_CPU_DATA36_S 0
#define R4_CPU_DATA36_M 0xff

#define R4_CPU_ADDR37 0x49
#define R4_CPU_ADDR37_S 0
#define R4_CPU_ADDR37_M 0xff

#define R4_CPU_DATA37 0x4a
#define R4_CPU_DATA37_S 0
#define R4_CPU_DATA37_M 0xff

#define R4_CPU_ADDR38 0x4b
#define R4_CPU_ADDR38_S 0
#define R4_CPU_ADDR38_M 0xff

#define R4_CPU_DATA38 0x4c
#define R4_CPU_DATA38_S 0
#define R4_CPU_DATA38_M 0xff

#define R4_CPU_ADDR39 0x4d
#define R4_CPU_ADDR39_S 0
#define R4_CPU_ADDR39_M 0xff

#define R4_CPU_DATA39 0x4e
#define R4_CPU_DATA39_S 0
#define R4_CPU_DATA39_M 0xff

#define R4_CPU_ADDR40 0x4f
#define R4_CPU_ADDR40_S 0
#define R4_CPU_ADDR40_M 0xff

#define R4_CPU_DATA40 0x50
#define R4_CPU_DATA40_S 0
#define R4_CPU_DATA40_M 0xff

#define R4_CPU_ADDR41 0x51
#define R4_CPU_ADDR41_S 0
#define R4_CPU_ADDR41_M 0xff

#define R4_CPU_DATA41 0x52
#define R4_CPU_DATA41_S 0
#define R4_CPU_DATA41_M 0xff

#define R4_CPU_ADDR42 0x53
#define R4_CPU_ADDR42_S 0
#define R4_CPU_ADDR42_M 0xff

#define R4_CPU_DATA42 0x54
#define R4_CPU_DATA42_S 0
#define R4_CPU_DATA42_M 0xff

#define R4_CPU_ADDR43 0x55
#define R4_CPU_ADDR43_S 0
#define R4_CPU_ADDR43_M 0xff

#define R4_CPU_DATA43 0x56
#define R4_CPU_DATA43_S 0
#define R4_CPU_DATA43_M 0xff

#define R4_CPU_ADDR44 0x57
#define R4_CPU_ADDR44_S 0
#define R4_CPU_ADDR44_M 0xff

#define R4_CPU_DATA44 0x58
#define R4_CPU_DATA44_S 0
#define R4_CPU_DATA44_M 0xff

#define R4_CPU_ADDR45 0x59
#define R4_CPU_ADDR45_S 0
#define R4_CPU_ADDR45_M 0xff

#define R4_CPU_DATA45 0x5a
#define R4_CPU_DATA45_S 0
#define R4_CPU_DATA45_M 0xff

#define R4_CPU_ADDR46 0x5b
#define R4_CPU_ADDR46_S 0
#define R4_CPU_ADDR46_M 0xff

#define R4_CPU_DATA46 0x5c
#define R4_CPU_DATA46_S 0
#define R4_CPU_DATA46_M 0xff

#define R4_CPU_ADDR47 0x5d
#define R4_CPU_ADDR47_S 0
#define R4_CPU_ADDR47_M 0xff

#define R4_CPU_DATA47 0x5e
#define R4_CPU_DATA47_S 0
#define R4_CPU_DATA47_M 0xff

#define R4_CPU_ADDR48 0x5f
#define R4_CPU_ADDR48_S 0
#define R4_CPU_ADDR48_M 0xff

#define R4_CPU_DATA48 0x60
#define R4_CPU_DATA48_S 0
#define R4_CPU_DATA48_M 0xff

#define R4_CPU_ADDR49 0x61
#define R4_CPU_ADDR49_S 0
#define R4_CPU_ADDR49_M 0xff

#define R4_CPU_DATA49 0x62
#define R4_CPU_DATA49_S 0
#define R4_CPU_DATA49_M 0xff

#define R4_CPU_ADDR50 0x63
#define R4_CPU_ADDR50_S 0
#define R4_CPU_ADDR50_M 0xff

#define R4_CPU_DATA50 0x64
#define R4_CPU_DATA50_S 0
#define R4_CPU_DATA50_M 0xff

#define R4_CPU_ADDR51 0x65
#define R4_CPU_ADDR51_S 0
#define R4_CPU_ADDR51_M 0xff

#define R4_CPU_DATA51 0x66
#define R4_CPU_DATA51_S 0
#define R4_CPU_DATA51_M 0xff

#define R4_CPU_ADDR52 0x67
#define R4_CPU_ADDR52_S 0
#define R4_CPU_ADDR52_M 0xff

#define R4_CPU_DATA52 0x68
#define R4_CPU_DATA52_S 0
#define R4_CPU_DATA52_M 0xff

#define R4_CPU_ADDR53 0x69
#define R4_CPU_ADDR53_S 0
#define R4_CPU_ADDR53_M 0xff

#define R4_CPU_DATA53 0x6a
#define R4_CPU_DATA53_S 0
#define R4_CPU_DATA53_M 0xff

#define R4_CPU_ADDR54 0x6b
#define R4_CPU_ADDR54_S 0
#define R4_CPU_ADDR54_M 0xff

#define R4_CPU_DATA54 0x6c
#define R4_CPU_DATA54_S 0
#define R4_CPU_DATA54_M 0xff

#define R4_CPU_ADDR55 0x6d
#define R4_CPU_ADDR55_S 0
#define R4_CPU_ADDR55_M 0xff

#define R4_CPU_DATA55 0x6e
#define R4_CPU_DATA55_S 0
#define R4_CPU_DATA55_M 0xff

#define R4_CPU_ADDR56 0x6f
#define R4_CPU_ADDR56_S 0
#define R4_CPU_ADDR56_M 0xff

#define R4_CPU_DATA56 0x70
#define R4_CPU_DATA56_S 0
#define R4_CPU_DATA56_M 0xff

#define R4_CPU_ADDR57 0x71
#define R4_CPU_ADDR57_S 0
#define R4_CPU_ADDR57_M 0xff

#define R4_CPU_DATA57 0x72
#define R4_CPU_DATA57_S 0
#define R4_CPU_DATA57_M 0xff

#define R4_CPU_ADDR58 0x73
#define R4_CPU_ADDR58_S 0
#define R4_CPU_ADDR58_M 0xff

#define R4_CPU_DATA58 0x74
#define R4_CPU_DATA58_S 0
#define R4_CPU_DATA58_M 0xff

#define R4_CPU_ADDR59 0x75
#define R4_CPU_ADDR59_S 0
#define R4_CPU_ADDR59_M 0xff

#define R4_CPU_DATA59 0x76
#define R4_CPU_DATA59_S 0
#define R4_CPU_DATA59_M 0xff

#define R4_CPU_ADDR60 0x77
#define R4_CPU_ADDR60_S 0
#define R4_CPU_ADDR60_M 0xff

#define R4_CPU_DATA60 0x78
#define R4_CPU_DATA60_S 0
#define R4_CPU_DATA60_M 0xff

#define R4_CPU_ADDR61 0x79
#define R4_CPU_ADDR61_S 0
#define R4_CPU_ADDR61_M 0xff

#define R4_CPU_DATA61 0x7a
#define R4_CPU_DATA61_S 0
#define R4_CPU_DATA61_M 0xff

#define R4_CPU_ADDR62 0x7b
#define R4_CPU_ADDR62_S 0
#define R4_CPU_ADDR62_M 0xff

#define R4_CPU_DATA62 0x7c
#define R4_CPU_DATA62_S 0
#define R4_CPU_DATA62_M 0xff

#define R4_CPU_ADDR63 0x7d
#define R4_CPU_ADDR63_S 0
#define R4_CPU_ADDR63_M 0xff

#define R4_CPU_DATA63 0x7e
#define R4_CPU_DATA63_S 0
#define R4_CPU_DATA63_M 0xff

#define R5_FMCW_START_TIME_1_0 0x1
#define R5_FMCW_START_TIME_1_0_S 0
#define R5_FMCW_START_TIME_1_0_M 0xff

#define R5_FMCW_START_TIME_1_1 0x2
#define R5_FMCW_START_TIME_1_1_S 0
#define R5_FMCW_START_TIME_1_1_M 0xff

#define R5_FMCW_START_TIME_1_2 0x3
#define R5_FMCW_START_TIME_1_2_S 0
#define R5_FMCW_START_TIME_1_2_M 0xff

#define R5_FMCW_START_TIME_1_3 0x4
#define R5_FMCW_START_TIME_1_3_S 0
#define R5_FMCW_START_TIME_1_3_M 0xff

#define R5_FMCW_START_FREQ_1_0 0x5
#define R5_FMCW_START_FREQ_1_0_S 0
#define R5_FMCW_START_FREQ_1_0_M 0xff

#define R5_FMCW_START_FREQ_1_1 0x6
#define R5_FMCW_START_FREQ_1_1_S 0
#define R5_FMCW_START_FREQ_1_1_M 0xff

#define R5_FMCW_START_FREQ_1_2 0x7
#define R5_FMCW_START_FREQ_1_2_S 0
#define R5_FMCW_START_FREQ_1_2_M 0xff

#define R5_FMCW_START_FREQ_1_3 0x8
#define R5_FMCW_START_FREQ_1_3_S 0
#define R5_FMCW_START_FREQ_1_3_M 0xff

#define R5_FMCW_STOP_FREQ_1_0 0x9
#define R5_FMCW_STOP_FREQ_1_0_S 0
#define R5_FMCW_STOP_FREQ_1_0_M 0xff

#define R5_FMCW_STOP_FREQ_1_1 0xa
#define R5_FMCW_STOP_FREQ_1_1_S 0
#define R5_FMCW_STOP_FREQ_1_1_M 0xff

#define R5_FMCW_STOP_FREQ_1_2 0xb
#define R5_FMCW_STOP_FREQ_1_2_S 0
#define R5_FMCW_STOP_FREQ_1_2_M 0xff

#define R5_FMCW_STOP_FREQ_1_3 0xc
#define R5_FMCW_STOP_FREQ_1_3_S 0
#define R5_FMCW_STOP_FREQ_1_3_M 0xff

#define R5_FMCW_STEP_UP_FREQ_1_0 0xd
#define R5_FMCW_STEP_UP_FREQ_1_0_S 0
#define R5_FMCW_STEP_UP_FREQ_1_0_M 0xff

#define R5_FMCW_STEP_UP_FREQ_1_1 0xe
#define R5_FMCW_STEP_UP_FREQ_1_1_S 0
#define R5_FMCW_STEP_UP_FREQ_1_1_M 0xff

#define R5_FMCW_STEP_UP_FREQ_1_2 0xf
#define R5_FMCW_STEP_UP_FREQ_1_2_S 0
#define R5_FMCW_STEP_UP_FREQ_1_2_M 0xff

#define R5_FMCW_STEP_UP_FREQ_1_3 0x10
#define R5_FMCW_STEP_UP_FREQ_1_3_S 0
#define R5_FMCW_STEP_UP_FREQ_1_3_M 0xf

#define R5_FMCW_STEP_DN_FREQ_1_0 0x11
#define R5_FMCW_STEP_DN_FREQ_1_0_S 0
#define R5_FMCW_STEP_DN_FREQ_1_0_M 0xff

#define R5_FMCW_STEP_DN_FREQ_1_1 0x12
#define R5_FMCW_STEP_DN_FREQ_1_1_S 0
#define R5_FMCW_STEP_DN_FREQ_1_1_M 0xff

#define R5_FMCW_STEP_DN_FREQ_1_2 0x13
#define R5_FMCW_STEP_DN_FREQ_1_2_S 0
#define R5_FMCW_STEP_DN_FREQ_1_2_M 0xff

#define R5_FMCW_STEP_DN_FREQ_1_3 0x14
#define R5_FMCW_STEP_DN_FREQ_1_3_S 0
#define R5_FMCW_STEP_DN_FREQ_1_3_M 0xf

#define R5_FMCW_IDLE_1_0 0x15
#define R5_FMCW_IDLE_1_0_S 0
#define R5_FMCW_IDLE_1_0_M 0xff

#define R5_FMCW_IDLE_1_1 0x16
#define R5_FMCW_IDLE_1_1_S 0
#define R5_FMCW_IDLE_1_1_M 0xff

#define R5_FMCW_IDLE_1_2 0x17
#define R5_FMCW_IDLE_1_2_S 0
#define R5_FMCW_IDLE_1_2_M 0xff

#define R5_FMCW_IDLE_1_3 0x18
#define R5_FMCW_IDLE_1_3_S 0
#define R5_FMCW_IDLE_1_3_M 0xff

#define R5_FMCW_CHIRP_SIZE_1_0 0x19
#define R5_FMCW_CHIRP_SIZE_1_0_S 0
#define R5_FMCW_CHIRP_SIZE_1_0_M 0xff

#define R5_FMCW_CHIRP_SIZE_1_1 0x1a
#define R5_FMCW_CHIRP_SIZE_1_1_S 0
#define R5_FMCW_CHIRP_SIZE_1_1_M 0xff

#define R5_FMCW_START_FREQ_HP_1_0 0x1b
#define R5_FMCW_START_FREQ_HP_1_0_S 0
#define R5_FMCW_START_FREQ_HP_1_0_M 0xff

#define R5_FMCW_START_FREQ_HP_1_1 0x1c
#define R5_FMCW_START_FREQ_HP_1_1_S 0
#define R5_FMCW_START_FREQ_HP_1_1_M 0xff

#define R5_FMCW_START_FREQ_HP_1_2 0x1d
#define R5_FMCW_START_FREQ_HP_1_2_S 0
#define R5_FMCW_START_FREQ_HP_1_2_M 0xff

#define R5_FMCW_START_FREQ_HP_1_3 0x1e
#define R5_FMCW_START_FREQ_HP_1_3_S 0
#define R5_FMCW_START_FREQ_HP_1_3_M 0xff

#define R5_FMCW_STOP_FREQ_HP_1_0 0x1f
#define R5_FMCW_STOP_FREQ_HP_1_0_S 0
#define R5_FMCW_STOP_FREQ_HP_1_0_M 0xff

#define R5_FMCW_STOP_FREQ_HP_1_1 0x20
#define R5_FMCW_STOP_FREQ_HP_1_1_S 0
#define R5_FMCW_STOP_FREQ_HP_1_1_M 0xff

#define R5_FMCW_STOP_FREQ_HP_1_2 0x21
#define R5_FMCW_STOP_FREQ_HP_1_2_S 0
#define R5_FMCW_STOP_FREQ_HP_1_2_M 0xff

#define R5_FMCW_STOP_FREQ_HP_1_3 0x22
#define R5_FMCW_STOP_FREQ_HP_1_3_S 0
#define R5_FMCW_STOP_FREQ_HP_1_3_M 0xff

#define R5_FMCW_STEP_UP_FREQ_HP_1_0 0x23
#define R5_FMCW_STEP_UP_FREQ_HP_1_0_S 0
#define R5_FMCW_STEP_UP_FREQ_HP_1_0_M 0xff

#define R5_FMCW_STEP_UP_FREQ_HP_1_1 0x24
#define R5_FMCW_STEP_UP_FREQ_HP_1_1_S 0
#define R5_FMCW_STEP_UP_FREQ_HP_1_1_M 0xff

#define R5_FMCW_STEP_UP_FREQ_HP_1_2 0x25
#define R5_FMCW_STEP_UP_FREQ_HP_1_2_S 0
#define R5_FMCW_STEP_UP_FREQ_HP_1_2_M 0xff

#define R5_FMCW_STEP_UP_FREQ_HP_1_3 0x26
#define R5_FMCW_STEP_UP_FREQ_HP_1_3_S 0
#define R5_FMCW_STEP_UP_FREQ_HP_1_3_M 0xf

#define R5_FMCW_STEP_DN_FREQ_HP_1_0 0x27
#define R5_FMCW_STEP_DN_FREQ_HP_1_0_S 0
#define R5_FMCW_STEP_DN_FREQ_HP_1_0_M 0xff

#define R5_FMCW_STEP_DN_FREQ_HP_1_1 0x28
#define R5_FMCW_STEP_DN_FREQ_HP_1_1_S 0
#define R5_FMCW_STEP_DN_FREQ_HP_1_1_M 0xff

#define R5_FMCW_STEP_DN_FREQ_HP_1_2 0x29
#define R5_FMCW_STEP_DN_FREQ_HP_1_2_S 0
#define R5_FMCW_STEP_DN_FREQ_HP_1_2_M 0xff

#define R5_FMCW_STEP_DN_FREQ_HP_1_3 0x2a
#define R5_FMCW_STEP_DN_FREQ_HP_1_3_S 0
#define R5_FMCW_STEP_DN_FREQ_HP_1_3_M 0xf

#define R5_FMCW_IDLE_HP_1_0 0x2b
#define R5_FMCW_IDLE_HP_1_0_S 0
#define R5_FMCW_IDLE_HP_1_0_M 0xff

#define R5_FMCW_IDLE_HP_1_1 0x2c
#define R5_FMCW_IDLE_HP_1_1_S 0
#define R5_FMCW_IDLE_HP_1_1_M 0xff

#define R5_FMCW_IDLE_HP_1_2 0x2d
#define R5_FMCW_IDLE_HP_1_2_S 0
#define R5_FMCW_IDLE_HP_1_2_M 0xff

#define R5_FMCW_IDLE_HP_1_3 0x2e
#define R5_FMCW_IDLE_HP_1_3_S 0
#define R5_FMCW_IDLE_HP_1_3_M 0xff

#define R5_FMCW_AGC_EN_1 0x2f
#define R5_FMCW_AGC_EN_1_AGC_EN_1_S 0
#define R5_FMCW_AGC_EN_1_AGC_EN_1_M 0x1
#define R5_FMCW_AGC_EN_1_AGC_FRM_CNT_PARITY_1_S 1
#define R5_FMCW_AGC_EN_1_AGC_FRM_CNT_PARITY_1_M 0x1

#define R5_FMCW_CS_AVA_DLY_1_0 0x30
#define R5_FMCW_CS_AVA_DLY_1_0_S 0
#define R5_FMCW_CS_AVA_DLY_1_0_M 0xff

#define R5_FMCW_CS_AVA_DLY_1_1 0x31
#define R5_FMCW_CS_AVA_DLY_1_1_S 0
#define R5_FMCW_CS_AVA_DLY_1_1_M 0xff

#define R5_FMCW_CS_AVA_DLY_1_2 0x32
#define R5_FMCW_CS_AVA_DLY_1_2_S 0
#define R5_FMCW_CS_AVA_DLY_1_2_M 0xff

#define R5_FMCW_CS_AVA_DLY_1_3 0x33
#define R5_FMCW_CS_AVA_DLY_1_3_S 0
#define R5_FMCW_CS_AVA_DLY_1_3_M 0xff

#define R5_FMCW_CS_AVA_EN_1 0x34
#define R5_FMCW_CS_AVA_EN_1_CS_AVA_EN_1_S 0
#define R5_FMCW_CS_AVA_EN_1_CS_AVA_EN_1_M 0x1
#define R5_FMCW_CS_AVA_EN_1_CS_AVA_PARITY_1_S 1
#define R5_FMCW_CS_AVA_EN_1_CS_AVA_PARITY_1_M 0x1
#define R5_FMCW_CS_AVA_EN_1_CS_AVA_TX_SEL_1_S 2
#define R5_FMCW_CS_AVA_EN_1_CS_AVA_TX_SEL_1_M 0x3

#define R5_FMCW_CS_DLY_1_0 0x35
#define R5_FMCW_CS_DLY_1_0_S 0
#define R5_FMCW_CS_DLY_1_0_M 0xff

#define R5_FMCW_CS_DLY_1_1 0x36
#define R5_FMCW_CS_DLY_1_1_S 0
#define R5_FMCW_CS_DLY_1_1_M 0xff

#define R5_FMCW_CS_DLY_1_2 0x37
#define R5_FMCW_CS_DLY_1_2_S 0
#define R5_FMCW_CS_DLY_1_2_M 0xff

#define R5_FMCW_CS_DLY_1_3 0x38
#define R5_FMCW_CS_DLY_1_3_S 0
#define R5_FMCW_CS_DLY_1_3_M 0xff

#define R5_FMCW_CS_EN_1 0x39
#define R5_FMCW_CS_EN_1_S 0
#define R5_FMCW_CS_EN_1_M 0x1

#define R5_FMCW_HP_EN_1 0x3a
#define R5_FMCW_HP_EN_1_S 0
#define R5_FMCW_HP_EN_1_M 0x1

#define R5_FMCW_PS_CTRL_1_0 0x3b
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX0_EN_1_S 0
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX0_EN_1_M 0x1
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX1_EN_1_S 1
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX1_EN_1_M 0x1
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX2_EN_1_S 2
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX2_EN_1_M 0x1
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX3_EN_1_S 3
#define R5_FMCW_PS_CTRL_1_0_PS_BYPR_TX3_EN_1_M 0x1

#define R5_FMCW_PS_CTRL_1_1 0x3c
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX0_EN_1_S 0
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX0_EN_1_M 0x1
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX1_EN_1_S 1
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX1_EN_1_M 0x1
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX2_EN_1_S 2
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX2_EN_1_M 0x1
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX3_EN_1_S 3
#define R5_FMCW_PS_CTRL_1_1_PS_OPST_TX3_EN_1_M 0x1

#define R5_FMCW_PS_EN_1 0x3d
#define R5_FMCW_PS_EN_1_PS_EN_1_S 0
#define R5_FMCW_PS_EN_1_PS_EN_1_M 0x1
#define R5_FMCW_PS_EN_1_PS_S_1_S 1
#define R5_FMCW_PS_EN_1_PS_S_1_M 0x1

#define R5_FMCW_TX0_CTRL_1_0 0x3e
#define R5_FMCW_TX0_CTRL_1_0_F3C_EN_1_S 0
#define R5_FMCW_TX0_CTRL_1_0_F3C_EN_1_M 0x1
#define R5_FMCW_TX0_CTRL_1_0_F3C_SEL_1_S 1
#define R5_FMCW_TX0_CTRL_1_0_F3C_SEL_1_M 0x3

#define R5_FMCW_TX0_CTRL_1_1 0x3f
#define R5_FMCW_TX0_CTRL_1_1_VAM_4_S 0
#define R5_FMCW_TX0_CTRL_1_1_VAM_4_M 0x3
#define R5_FMCW_TX0_CTRL_1_1_VAM_3_S 2
#define R5_FMCW_TX0_CTRL_1_1_VAM_3_M 0x3
#define R5_FMCW_TX0_CTRL_1_1_VAM_2_S 4
#define R5_FMCW_TX0_CTRL_1_1_VAM_2_M 0x3
#define R5_FMCW_TX0_CTRL_1_1_VAM_1_S 6
#define R5_FMCW_TX0_CTRL_1_1_VAM_1_M 0x3

#define R5_FMCW_TX0_CTRL_1_2 0x40
#define R5_FMCW_TX0_CTRL_1_2_VAM_EN_S 0
#define R5_FMCW_TX0_CTRL_1_2_VAM_EN_M 0x1
#define R5_FMCW_TX0_CTRL_1_2_VAM_P_S 1
#define R5_FMCW_TX0_CTRL_1_2_VAM_P_M 0x3
#define R5_FMCW_TX0_CTRL_1_2_VAM_S_S 3
#define R5_FMCW_TX0_CTRL_1_2_VAM_S_M 0x1
#define R5_FMCW_TX0_CTRL_1_2_OFF_S_S 4
#define R5_FMCW_TX0_CTRL_1_2_OFF_S_M 0x3
#define R5_FMCW_TX0_CTRL_1_2_VAM_RM_S 6
#define R5_FMCW_TX0_CTRL_1_2_VAM_RM_M 0x1

#define R5_FMCW_TX1_CTRL_1_0 0x41
#define R5_FMCW_TX1_CTRL_1_0_F3C_EN_1_S 0
#define R5_FMCW_TX1_CTRL_1_0_F3C_EN_1_M 0x1
#define R5_FMCW_TX1_CTRL_1_0_F3C_SEL_1_S 1
#define R5_FMCW_TX1_CTRL_1_0_F3C_SEL_1_M 0x3

#define R5_FMCW_TX1_CTRL_1_1 0x42
#define R5_FMCW_TX1_CTRL_1_1_VAM_4_S 0
#define R5_FMCW_TX1_CTRL_1_1_VAM_4_M 0x3
#define R5_FMCW_TX1_CTRL_1_1_VAM_3_S 2
#define R5_FMCW_TX1_CTRL_1_1_VAM_3_M 0x3
#define R5_FMCW_TX1_CTRL_1_1_VAM_2_S 4
#define R5_FMCW_TX1_CTRL_1_1_VAM_2_M 0x3
#define R5_FMCW_TX1_CTRL_1_1_VAM_1_S 6
#define R5_FMCW_TX1_CTRL_1_1_VAM_1_M 0x3

#define R5_FMCW_TX1_CTRL_1_2 0x43
#define R5_FMCW_TX1_CTRL_1_2_VAM_EN_S 0
#define R5_FMCW_TX1_CTRL_1_2_VAM_EN_M 0x1
#define R5_FMCW_TX1_CTRL_1_2_VAM_P_S 1
#define R5_FMCW_TX1_CTRL_1_2_VAM_P_M 0x3
#define R5_FMCW_TX1_CTRL_1_2_VAM_S_S 3
#define R5_FMCW_TX1_CTRL_1_2_VAM_S_M 0x1
#define R5_FMCW_TX1_CTRL_1_2_OFF_S_S 4
#define R5_FMCW_TX1_CTRL_1_2_OFF_S_M 0x3
#define R5_FMCW_TX1_CTRL_1_2_VAM_RM_S 6
#define R5_FMCW_TX1_CTRL_1_2_VAM_RM_M 0x1

#define R5_FMCW_TX2_CTRL_1_0 0x44
#define R5_FMCW_TX2_CTRL_1_0_F3C_EN_1_S 0
#define R5_FMCW_TX2_CTRL_1_0_F3C_EN_1_M 0x1
#define R5_FMCW_TX2_CTRL_1_0_F3C_SEL_1_S 1
#define R5_FMCW_TX2_CTRL_1_0_F3C_SEL_1_M 0x3

#define R5_FMCW_TX2_CTRL_1_1 0x45
#define R5_FMCW_TX2_CTRL_1_1_VAM_4_S 0
#define R5_FMCW_TX2_CTRL_1_1_VAM_4_M 0x3
#define R5_FMCW_TX2_CTRL_1_1_VAM_3_S 2
#define R5_FMCW_TX2_CTRL_1_1_VAM_3_M 0x3
#define R5_FMCW_TX2_CTRL_1_1_VAM_2_S 4
#define R5_FMCW_TX2_CTRL_1_1_VAM_2_M 0x3
#define R5_FMCW_TX2_CTRL_1_1_VAM_1_S 6
#define R5_FMCW_TX2_CTRL_1_1_VAM_1_M 0x3

#define R5_FMCW_TX2_CTRL_1_2 0x46
#define R5_FMCW_TX2_CTRL_1_2_VAM_EN_S 0
#define R5_FMCW_TX2_CTRL_1_2_VAM_EN_M 0x1
#define R5_FMCW_TX2_CTRL_1_2_VAM_P_S 1
#define R5_FMCW_TX2_CTRL_1_2_VAM_P_M 0x3
#define R5_FMCW_TX2_CTRL_1_2_VAM_S_S 3
#define R5_FMCW_TX2_CTRL_1_2_VAM_S_M 0x1
#define R5_FMCW_TX2_CTRL_1_2_OFF_S_S 4
#define R5_FMCW_TX2_CTRL_1_2_OFF_S_M 0x3
#define R5_FMCW_TX2_CTRL_1_2_VAM_RM_S 6
#define R5_FMCW_TX2_CTRL_1_2_VAM_RM_M 0x1

#define R5_FMCW_TX3_CTRL_1_0 0x47
#define R5_FMCW_TX3_CTRL_1_0_F3C_EN_1_S 0
#define R5_FMCW_TX3_CTRL_1_0_F3C_EN_1_M 0x1
#define R5_FMCW_TX3_CTRL_1_0_F3C_SEL_1_S 1
#define R5_FMCW_TX3_CTRL_1_0_F3C_SEL_1_M 0x3

#define R5_FMCW_TX3_CTRL_1_1 0x48
#define R5_FMCW_TX3_CTRL_1_1_VAM_4_S 0
#define R5_FMCW_TX3_CTRL_1_1_VAM_4_M 0x3
#define R5_FMCW_TX3_CTRL_1_1_VAM_3_S 2
#define R5_FMCW_TX3_CTRL_1_1_VAM_3_M 0x3
#define R5_FMCW_TX3_CTRL_1_1_VAM_2_S 4
#define R5_FMCW_TX3_CTRL_1_1_VAM_2_M 0x3
#define R5_FMCW_TX3_CTRL_1_1_VAM_1_S 6
#define R5_FMCW_TX3_CTRL_1_1_VAM_1_M 0x3

#define R5_FMCW_TX3_CTRL_1_2 0x49
#define R5_FMCW_TX3_CTRL_1_2_VAM_EN_S 0
#define R5_FMCW_TX3_CTRL_1_2_VAM_EN_M 0x1
#define R5_FMCW_TX3_CTRL_1_2_VAM_P_S 1
#define R5_FMCW_TX3_CTRL_1_2_VAM_P_M 0x3
#define R5_FMCW_TX3_CTRL_1_2_VAM_S_S 3
#define R5_FMCW_TX3_CTRL_1_2_VAM_S_M 0x1
#define R5_FMCW_TX3_CTRL_1_2_OFF_S_S 4
#define R5_FMCW_TX3_CTRL_1_2_OFF_S_M 0x3
#define R5_FMCW_TX3_CTRL_1_2_VAM_RM_S 6
#define R5_FMCW_TX3_CTRL_1_2_VAM_RM_M 0x1

#define R5_CH0_FILTER_DC_CANCEL_1_0 0x4a
#define R5_CH0_FILTER_DC_CANCEL_1_0_S 0
#define R5_CH0_FILTER_DC_CANCEL_1_0_M 0xff

#define R5_CH0_FILTER_DC_CANCEL_1_1 0x4b
#define R5_CH0_FILTER_DC_CANCEL_1_1_S 0
#define R5_CH0_FILTER_DC_CANCEL_1_1_M 0xff

#define R5_CH0_FILTER_DC_CANCEL_1_2 0x4c
#define R5_CH0_FILTER_DC_CANCEL_1_2_S 0
#define R5_CH0_FILTER_DC_CANCEL_1_2_M 0x7f

#define R5_CH1_FILTER_DC_CANCEL_1_0 0x4d
#define R5_CH1_FILTER_DC_CANCEL_1_0_S 0
#define R5_CH1_FILTER_DC_CANCEL_1_0_M 0xff

#define R5_CH1_FILTER_DC_CANCEL_1_1 0x4e
#define R5_CH1_FILTER_DC_CANCEL_1_1_S 0
#define R5_CH1_FILTER_DC_CANCEL_1_1_M 0xff

#define R5_CH1_FILTER_DC_CANCEL_1_2 0x4f
#define R5_CH1_FILTER_DC_CANCEL_1_2_S 0
#define R5_CH1_FILTER_DC_CANCEL_1_2_M 0x7f

#define R5_CH2_FILTER_DC_CANCEL_1_0 0x50
#define R5_CH2_FILTER_DC_CANCEL_1_0_S 0
#define R5_CH2_FILTER_DC_CANCEL_1_0_M 0xff

#define R5_CH2_FILTER_DC_CANCEL_1_1 0x51
#define R5_CH2_FILTER_DC_CANCEL_1_1_S 0
#define R5_CH2_FILTER_DC_CANCEL_1_1_M 0xff

#define R5_CH2_FILTER_DC_CANCEL_1_2 0x52
#define R5_CH2_FILTER_DC_CANCEL_1_2_S 0
#define R5_CH2_FILTER_DC_CANCEL_1_2_M 0x7f

#define R5_CH3_FILTER_DC_CANCEL_1_0 0x53
#define R5_CH3_FILTER_DC_CANCEL_1_0_S 0
#define R5_CH3_FILTER_DC_CANCEL_1_0_M 0xff

#define R5_CH3_FILTER_DC_CANCEL_1_1 0x54
#define R5_CH3_FILTER_DC_CANCEL_1_1_S 0
#define R5_CH3_FILTER_DC_CANCEL_1_1_M 0xff

#define R5_CH3_FILTER_DC_CANCEL_1_2 0x55
#define R5_CH3_FILTER_DC_CANCEL_1_2_S 0
#define R5_CH3_FILTER_DC_CANCEL_1_2_M 0x7f

#define R5_FILTER_DAT_SFT_SEL_1 0x56
#define R5_FILTER_DAT_SFT_SEL_1_S 0
#define R5_FILTER_DAT_SFT_SEL_1_M 0x7

#define R5_FILTER_BDW_SEL_1 0x57
#define R5_FILTER_BDW_SEL_1_S 0
#define R5_FILTER_BDW_SEL_1_M 0x3

#define R5_FILTER_CLK_CTRL_1_0 0x58
#define R5_FILTER_CLK_CTRL_1_0_BW20M_EN_1_S 0
#define R5_FILTER_CLK_CTRL_1_0_BW20M_EN_1_M 0xf
#define R5_FILTER_CLK_CTRL_1_0_CLK_SEL_1_S 4
#define R5_FILTER_CLK_CTRL_1_0_CLK_SEL_1_M 0x1
#define R5_FILTER_CLK_CTRL_1_0_RP_SDMADC_CLKSEL_1_S 5
#define R5_FILTER_CLK_CTRL_1_0_RP_SDMADC_CLKSEL_1_M 0x1

#define R5_FILTER_CLK_CTRL_1_1 0x59
#define R5_FILTER_CLK_CTRL_1_1_S 0
#define R5_FILTER_CLK_CTRL_1_1_M 0x1

#define R5_FMCW_CMD_PRD_1 0x5a
#define R5_FMCW_CMD_PRD_1_S 0
#define R5_FMCW_CMD_PRD_1_M 0xff

#define R5_FMCW_CMD_SKP_1 0x5b
#define R5_FMCW_CMD_SKP_1_S 0
#define R5_FMCW_CMD_SKP_1_M 0xff

#define R5_FMCW_CMD_TIMER_X_1_0 0x5c
#define R5_FMCW_CMD_TIMER_X_1_0_S 0
#define R5_FMCW_CMD_TIMER_X_1_0_M 0xff

#define R5_FMCW_CMD_TIMER_X_1_1 0x5d
#define R5_FMCW_CMD_TIMER_X_1_1_S 0
#define R5_FMCW_CMD_TIMER_X_1_1_M 0xff

#define R5_FMCW_CMD_TIMER_X_1_2 0x5e
#define R5_FMCW_CMD_TIMER_X_1_2_S 0
#define R5_FMCW_CMD_TIMER_X_1_2_M 0xff

#define R5_FMCW_CMD_TIMER_X_1_3 0x5f
#define R5_FMCW_CMD_TIMER_X_1_3_S 0
#define R5_FMCW_CMD_TIMER_X_1_3_M 0xff

#define R5_FMCW_CMD_NUM_1_0 0x60
#define R5_FMCW_CMD_NUM_1_0_S 0
#define R5_FMCW_CMD_NUM_1_0_M 0xff

#define R5_FMCW_CMD_TIMER_Y_1_0 0x61
#define R5_FMCW_CMD_TIMER_Y_1_0_S 0
#define R5_FMCW_CMD_TIMER_Y_1_0_M 0xff

#define R5_FMCW_CMD_TIMER_Y_1_1 0x62
#define R5_FMCW_CMD_TIMER_Y_1_1_S 0
#define R5_FMCW_CMD_TIMER_Y_1_1_M 0xff

#define R5_FMCW_CMD_TIMER_Y_1_2 0x63
#define R5_FMCW_CMD_TIMER_Y_1_2_S 0
#define R5_FMCW_CMD_TIMER_Y_1_2_M 0xff

#define R5_FMCW_CMD_TIMER_Y_1_3 0x64
#define R5_FMCW_CMD_TIMER_Y_1_3_S 0
#define R5_FMCW_CMD_TIMER_Y_1_3_M 0xff

#define R5_FMCW_CMD_NUM_1_1 0x65
#define R5_FMCW_CMD_NUM_1_1_S 0
#define R5_FMCW_CMD_NUM_1_1_M 0xff

#define R5_FMCW_CMD_TIMER_Z_1_0 0x66
#define R5_FMCW_CMD_TIMER_Z_1_0_S 0
#define R5_FMCW_CMD_TIMER_Z_1_0_M 0xff

#define R5_FMCW_CMD_TIMER_Z_1_1 0x67
#define R5_FMCW_CMD_TIMER_Z_1_1_S 0
#define R5_FMCW_CMD_TIMER_Z_1_1_M 0xff

#define R5_FMCW_CMD_TIMER_Z_1_2 0x68
#define R5_FMCW_CMD_TIMER_Z_1_2_S 0
#define R5_FMCW_CMD_TIMER_Z_1_2_M 0xff

#define R5_FMCW_CMD_TIMER_Z_1_3 0x69
#define R5_FMCW_CMD_TIMER_Z_1_3_S 0
#define R5_FMCW_CMD_TIMER_Z_1_3_M 0xff

#define R5_FMCW_CMD_NUM_1_2 0x6a
#define R5_FMCW_CMD_NUM_1_2_S 0
#define R5_FMCW_CMD_NUM_1_2_M 0xff

#define R5_FMCW_AT_DLY_1_0 0x6b
#define R5_FMCW_AT_DLY_1_0_S 0
#define R5_FMCW_AT_DLY_1_0_M 0xff

#define R5_FMCW_AT_DLY_1_1 0x6c
#define R5_FMCW_AT_DLY_1_1_S 0
#define R5_FMCW_AT_DLY_1_1_M 0xff

#define R5_FMCW_AT_DLY_1_2 0x6d
#define R5_FMCW_AT_DLY_1_2_S 0
#define R5_FMCW_AT_DLY_1_2_M 0xff

#define R5_FMCW_AT_DLY_1_3 0x6e
#define R5_FMCW_AT_DLY_1_3_S 0
#define R5_FMCW_AT_DLY_1_3_M 0xff

#define R5_FMCW_AT_DLY_EN_1 0x6f
#define R5_FMCW_AT_DLY_EN_1_S 0
#define R5_FMCW_AT_DLY_EN_1_M 0x1

#define R6_FMCW_START_TIME_2_0 0x1
#define R6_FMCW_START_TIME_2_0_S 0
#define R6_FMCW_START_TIME_2_0_M 0xff

#define R6_FMCW_START_TIME_2_1 0x2
#define R6_FMCW_START_TIME_2_1_S 0
#define R6_FMCW_START_TIME_2_1_M 0xff

#define R6_FMCW_START_TIME_2_2 0x3
#define R6_FMCW_START_TIME_2_2_S 0
#define R6_FMCW_START_TIME_2_2_M 0xff

#define R6_FMCW_START_TIME_2_3 0x4
#define R6_FMCW_START_TIME_2_3_S 0
#define R6_FMCW_START_TIME_2_3_M 0xff

#define R6_FMCW_START_FREQ_2_0 0x5
#define R6_FMCW_START_FREQ_2_0_S 0
#define R6_FMCW_START_FREQ_2_0_M 0xff

#define R6_FMCW_START_FREQ_2_1 0x6
#define R6_FMCW_START_FREQ_2_1_S 0
#define R6_FMCW_START_FREQ_2_1_M 0xff

#define R6_FMCW_START_FREQ_2_2 0x7
#define R6_FMCW_START_FREQ_2_2_S 0
#define R6_FMCW_START_FREQ_2_2_M 0xff

#define R6_FMCW_START_FREQ_2_3 0x8
#define R6_FMCW_START_FREQ_2_3_S 0
#define R6_FMCW_START_FREQ_2_3_M 0xff

#define R6_FMCW_STOP_FREQ_2_0 0x9
#define R6_FMCW_STOP_FREQ_2_0_S 0
#define R6_FMCW_STOP_FREQ_2_0_M 0xff

#define R6_FMCW_STOP_FREQ_2_1 0xa
#define R6_FMCW_STOP_FREQ_2_1_S 0
#define R6_FMCW_STOP_FREQ_2_1_M 0xff

#define R6_FMCW_STOP_FREQ_2_2 0xb
#define R6_FMCW_STOP_FREQ_2_2_S 0
#define R6_FMCW_STOP_FREQ_2_2_M 0xff

#define R6_FMCW_STOP_FREQ_2_3 0xc
#define R6_FMCW_STOP_FREQ_2_3_S 0
#define R6_FMCW_STOP_FREQ_2_3_M 0xff

#define R6_FMCW_STEP_UP_FREQ_2_0 0xd
#define R6_FMCW_STEP_UP_FREQ_2_0_S 0
#define R6_FMCW_STEP_UP_FREQ_2_0_M 0xff

#define R6_FMCW_STEP_UP_FREQ_2_1 0xe
#define R6_FMCW_STEP_UP_FREQ_2_1_S 0
#define R6_FMCW_STEP_UP_FREQ_2_1_M 0xff

#define R6_FMCW_STEP_UP_FREQ_2_2 0xf
#define R6_FMCW_STEP_UP_FREQ_2_2_S 0
#define R6_FMCW_STEP_UP_FREQ_2_2_M 0xff

#define R6_FMCW_STEP_UP_FREQ_2_3 0x10
#define R6_FMCW_STEP_UP_FREQ_2_3_S 0
#define R6_FMCW_STEP_UP_FREQ_2_3_M 0xf

#define R6_FMCW_STEP_DN_FREQ_2_0 0x11
#define R6_FMCW_STEP_DN_FREQ_2_0_S 0
#define R6_FMCW_STEP_DN_FREQ_2_0_M 0xff

#define R6_FMCW_STEP_DN_FREQ_2_1 0x12
#define R6_FMCW_STEP_DN_FREQ_2_1_S 0
#define R6_FMCW_STEP_DN_FREQ_2_1_M 0xff

#define R6_FMCW_STEP_DN_FREQ_2_2 0x13
#define R6_FMCW_STEP_DN_FREQ_2_2_S 0
#define R6_FMCW_STEP_DN_FREQ_2_2_M 0xff

#define R6_FMCW_STEP_DN_FREQ_2_3 0x14
#define R6_FMCW_STEP_DN_FREQ_2_3_S 0
#define R6_FMCW_STEP_DN_FREQ_2_3_M 0xf

#define R6_FMCW_IDLE_2_0 0x15
#define R6_FMCW_IDLE_2_0_S 0
#define R6_FMCW_IDLE_2_0_M 0xff

#define R6_FMCW_IDLE_2_1 0x16
#define R6_FMCW_IDLE_2_1_S 0
#define R6_FMCW_IDLE_2_1_M 0xff

#define R6_FMCW_IDLE_2_2 0x17
#define R6_FMCW_IDLE_2_2_S 0
#define R6_FMCW_IDLE_2_2_M 0xff

#define R6_FMCW_IDLE_2_3 0x18
#define R6_FMCW_IDLE_2_3_S 0
#define R6_FMCW_IDLE_2_3_M 0xff

#define R6_FMCW_CHIRP_SIZE_2_0 0x19
#define R6_FMCW_CHIRP_SIZE_2_0_S 0
#define R6_FMCW_CHIRP_SIZE_2_0_M 0xff

#define R6_FMCW_CHIRP_SIZE_2_1 0x1a
#define R6_FMCW_CHIRP_SIZE_2_1_S 0
#define R6_FMCW_CHIRP_SIZE_2_1_M 0xff

#define R6_FMCW_START_FREQ_HP_2_0 0x1b
#define R6_FMCW_START_FREQ_HP_2_0_S 0
#define R6_FMCW_START_FREQ_HP_2_0_M 0xff

#define R6_FMCW_START_FREQ_HP_2_1 0x1c
#define R6_FMCW_START_FREQ_HP_2_1_S 0
#define R6_FMCW_START_FREQ_HP_2_1_M 0xff

#define R6_FMCW_START_FREQ_HP_2_2 0x1d
#define R6_FMCW_START_FREQ_HP_2_2_S 0
#define R6_FMCW_START_FREQ_HP_2_2_M 0xff

#define R6_FMCW_START_FREQ_HP_2_3 0x1e
#define R6_FMCW_START_FREQ_HP_2_3_S 0
#define R6_FMCW_START_FREQ_HP_2_3_M 0xff

#define R6_FMCW_STOP_FREQ_HP_2_0 0x1f
#define R6_FMCW_STOP_FREQ_HP_2_0_S 0
#define R6_FMCW_STOP_FREQ_HP_2_0_M 0xff

#define R6_FMCW_STOP_FREQ_HP_2_1 0x20
#define R6_FMCW_STOP_FREQ_HP_2_1_S 0
#define R6_FMCW_STOP_FREQ_HP_2_1_M 0xff

#define R6_FMCW_STOP_FREQ_HP_2_2 0x21
#define R6_FMCW_STOP_FREQ_HP_2_2_S 0
#define R6_FMCW_STOP_FREQ_HP_2_2_M 0xff

#define R6_FMCW_STOP_FREQ_HP_2_3 0x22
#define R6_FMCW_STOP_FREQ_HP_2_3_S 0
#define R6_FMCW_STOP_FREQ_HP_2_3_M 0xff

#define R6_FMCW_STEP_UP_FREQ_HP_2_0 0x23
#define R6_FMCW_STEP_UP_FREQ_HP_2_0_S 0
#define R6_FMCW_STEP_UP_FREQ_HP_2_0_M 0xff

#define R6_FMCW_STEP_UP_FREQ_HP_2_1 0x24
#define R6_FMCW_STEP_UP_FREQ_HP_2_1_S 0
#define R6_FMCW_STEP_UP_FREQ_HP_2_1_M 0xff

#define R6_FMCW_STEP_UP_FREQ_HP_2_2 0x25
#define R6_FMCW_STEP_UP_FREQ_HP_2_2_S 0
#define R6_FMCW_STEP_UP_FREQ_HP_2_2_M 0xff

#define R6_FMCW_STEP_UP_FREQ_HP_2_3 0x26
#define R6_FMCW_STEP_UP_FREQ_HP_2_3_S 0
#define R6_FMCW_STEP_UP_FREQ_HP_2_3_M 0xf

#define R6_FMCW_STEP_DN_FREQ_HP_2_0 0x27
#define R6_FMCW_STEP_DN_FREQ_HP_2_0_S 0
#define R6_FMCW_STEP_DN_FREQ_HP_2_0_M 0xff

#define R6_FMCW_STEP_DN_FREQ_HP_2_1 0x28
#define R6_FMCW_STEP_DN_FREQ_HP_2_1_S 0
#define R6_FMCW_STEP_DN_FREQ_HP_2_1_M 0xff

#define R6_FMCW_STEP_DN_FREQ_HP_2_2 0x29
#define R6_FMCW_STEP_DN_FREQ_HP_2_2_S 0
#define R6_FMCW_STEP_DN_FREQ_HP_2_2_M 0xff

#define R6_FMCW_STEP_DN_FREQ_HP_2_3 0x2a
#define R6_FMCW_STEP_DN_FREQ_HP_2_3_S 0
#define R6_FMCW_STEP_DN_FREQ_HP_2_3_M 0xf

#define R6_FMCW_IDLE_HP_2_0 0x2b
#define R6_FMCW_IDLE_HP_2_0_S 0
#define R6_FMCW_IDLE_HP_2_0_M 0xff

#define R6_FMCW_IDLE_HP_2_1 0x2c
#define R6_FMCW_IDLE_HP_2_1_S 0
#define R6_FMCW_IDLE_HP_2_1_M 0xff

#define R6_FMCW_IDLE_HP_2_2 0x2d
#define R6_FMCW_IDLE_HP_2_2_S 0
#define R6_FMCW_IDLE_HP_2_2_M 0xff

#define R6_FMCW_IDLE_HP_2_3 0x2e
#define R6_FMCW_IDLE_HP_2_3_S 0
#define R6_FMCW_IDLE_HP_2_3_M 0xff

#define R6_FMCW_AGC_EN_2 0x2f
#define R6_FMCW_AGC_EN_2_AGC_EN_2_S 0
#define R6_FMCW_AGC_EN_2_AGC_EN_2_M 0x1
#define R6_FMCW_AGC_EN_2_AGC_FRM_CNT_PARITY_2_S 1
#define R6_FMCW_AGC_EN_2_AGC_FRM_CNT_PARITY_2_M 0x1

#define R6_FMCW_CS_AVA_DLY_2_0 0x30
#define R6_FMCW_CS_AVA_DLY_2_0_S 0
#define R6_FMCW_CS_AVA_DLY_2_0_M 0xff

#define R6_FMCW_CS_AVA_DLY_2_1 0x31
#define R6_FMCW_CS_AVA_DLY_2_1_S 0
#define R6_FMCW_CS_AVA_DLY_2_1_M 0xff

#define R6_FMCW_CS_AVA_DLY_2_2 0x32
#define R6_FMCW_CS_AVA_DLY_2_2_S 0
#define R6_FMCW_CS_AVA_DLY_2_2_M 0xff

#define R6_FMCW_CS_AVA_DLY_2_3 0x33
#define R6_FMCW_CS_AVA_DLY_2_3_S 0
#define R6_FMCW_CS_AVA_DLY_2_3_M 0xff

#define R6_FMCW_CS_AVA_EN_2 0x34
#define R6_FMCW_CS_AVA_EN_2_CS_AVA_EN_2_S 0
#define R6_FMCW_CS_AVA_EN_2_CS_AVA_EN_2_M 0x1
#define R6_FMCW_CS_AVA_EN_2_CS_AVA_PARITY_2_S 1
#define R6_FMCW_CS_AVA_EN_2_CS_AVA_PARITY_2_M 0x1
#define R6_FMCW_CS_AVA_EN_2_CS_AVA_TX_SEL_2_S 2
#define R6_FMCW_CS_AVA_EN_2_CS_AVA_TX_SEL_2_M 0x3

#define R6_FMCW_CS_DLY_2_0 0x35
#define R6_FMCW_CS_DLY_2_0_S 0
#define R6_FMCW_CS_DLY_2_0_M 0xff

#define R6_FMCW_CS_DLY_2_1 0x36
#define R6_FMCW_CS_DLY_2_1_S 0
#define R6_FMCW_CS_DLY_2_1_M 0xff

#define R6_FMCW_CS_DLY_2_2 0x37
#define R6_FMCW_CS_DLY_2_2_S 0
#define R6_FMCW_CS_DLY_2_2_M 0xff

#define R6_FMCW_CS_DLY_2_3 0x38
#define R6_FMCW_CS_DLY_2_3_S 0
#define R6_FMCW_CS_DLY_2_3_M 0xff

#define R6_FMCW_CS_EN_2 0x39
#define R6_FMCW_CS_EN_2_S 0
#define R6_FMCW_CS_EN_2_M 0x1

#define R6_FMCW_HP_EN_2 0x3a
#define R6_FMCW_HP_EN_2_S 0
#define R6_FMCW_HP_EN_2_M 0x1

#define R6_FMCW_PS_CTRL_2_0 0x3b
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX0_EN_2_S 0
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX0_EN_2_M 0x1
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX1_EN_2_S 1
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX1_EN_2_M 0x1
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX2_EN_2_S 2
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX2_EN_2_M 0x1
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX3_EN_2_S 3
#define R6_FMCW_PS_CTRL_2_0_PS_BYPR_TX3_EN_2_M 0x1

#define R6_FMCW_PS_CTRL_2_1 0x3c
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX0_EN_2_S 0
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX0_EN_2_M 0x1
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX1_EN_2_S 1
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX1_EN_2_M 0x1
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX2_EN_2_S 2
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX2_EN_2_M 0x1
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX3_EN_2_S 3
#define R6_FMCW_PS_CTRL_2_1_PS_OPST_TX3_EN_2_M 0x1

#define R6_FMCW_PS_EN_2 0x3d
#define R6_FMCW_PS_EN_2_PS_EN_2_S 0
#define R6_FMCW_PS_EN_2_PS_EN_2_M 0x1
#define R6_FMCW_PS_EN_2_PS_S_2_S 1
#define R6_FMCW_PS_EN_2_PS_S_2_M 0x1

#define R6_FMCW_TX0_CTRL_2_0 0x3e
#define R6_FMCW_TX0_CTRL_2_0_F3C_EN_2_S 0
#define R6_FMCW_TX0_CTRL_2_0_F3C_EN_2_M 0x1
#define R6_FMCW_TX0_CTRL_2_0_F3C_SEL_2_S 1
#define R6_FMCW_TX0_CTRL_2_0_F3C_SEL_2_M 0x3

#define R6_FMCW_TX0_CTRL_2_1 0x3f
#define R6_FMCW_TX0_CTRL_2_1_VAM_4_S 0
#define R6_FMCW_TX0_CTRL_2_1_VAM_4_M 0x3
#define R6_FMCW_TX0_CTRL_2_1_VAM_3_S 2
#define R6_FMCW_TX0_CTRL_2_1_VAM_3_M 0x3
#define R6_FMCW_TX0_CTRL_2_1_VAM_2_S 4
#define R6_FMCW_TX0_CTRL_2_1_VAM_2_M 0x3
#define R6_FMCW_TX0_CTRL_2_1_VAM_1_S 6
#define R6_FMCW_TX0_CTRL_2_1_VAM_1_M 0x3

#define R6_FMCW_TX0_CTRL_2_2 0x40
#define R6_FMCW_TX0_CTRL_2_2_VAM_EN_S 0
#define R6_FMCW_TX0_CTRL_2_2_VAM_EN_M 0x1
#define R6_FMCW_TX0_CTRL_2_2_VAM_P_S 1
#define R6_FMCW_TX0_CTRL_2_2_VAM_P_M 0x3
#define R6_FMCW_TX0_CTRL_2_2_VAM_S_S 3
#define R6_FMCW_TX0_CTRL_2_2_VAM_S_M 0x1
#define R6_FMCW_TX0_CTRL_2_2_OFF_S_S 4
#define R6_FMCW_TX0_CTRL_2_2_OFF_S_M 0x3
#define R6_FMCW_TX0_CTRL_2_2_VAM_RM_S 6
#define R6_FMCW_TX0_CTRL_2_2_VAM_RM_M 0x1

#define R6_FMCW_TX1_CTRL_2_0 0x41
#define R6_FMCW_TX1_CTRL_2_0_F3C_EN_2_S 0
#define R6_FMCW_TX1_CTRL_2_0_F3C_EN_2_M 0x1
#define R6_FMCW_TX1_CTRL_2_0_F3C_SEL_2_S 1
#define R6_FMCW_TX1_CTRL_2_0_F3C_SEL_2_M 0x3

#define R6_FMCW_TX1_CTRL_2_1 0x42
#define R6_FMCW_TX1_CTRL_2_1_VAM_4_S 0
#define R6_FMCW_TX1_CTRL_2_1_VAM_4_M 0x3
#define R6_FMCW_TX1_CTRL_2_1_VAM_3_S 2
#define R6_FMCW_TX1_CTRL_2_1_VAM_3_M 0x3
#define R6_FMCW_TX1_CTRL_2_1_VAM_2_S 4
#define R6_FMCW_TX1_CTRL_2_1_VAM_2_M 0x3
#define R6_FMCW_TX1_CTRL_2_1_VAM_1_S 6
#define R6_FMCW_TX1_CTRL_2_1_VAM_1_M 0x3

#define R6_FMCW_TX1_CTRL_2_2 0x43
#define R6_FMCW_TX1_CTRL_2_2_VAM_EN_S 0
#define R6_FMCW_TX1_CTRL_2_2_VAM_EN_M 0x1
#define R6_FMCW_TX1_CTRL_2_2_VAM_P_S 1
#define R6_FMCW_TX1_CTRL_2_2_VAM_P_M 0x3
#define R6_FMCW_TX1_CTRL_2_2_VAM_S_S 3
#define R6_FMCW_TX1_CTRL_2_2_VAM_S_M 0x1
#define R6_FMCW_TX1_CTRL_2_2_OFF_S_S 4
#define R6_FMCW_TX1_CTRL_2_2_OFF_S_M 0x3
#define R6_FMCW_TX1_CTRL_2_2_VAM_RM_S 6
#define R6_FMCW_TX1_CTRL_2_2_VAM_RM_M 0x1

#define R6_FMCW_TX2_CTRL_2_0 0x44
#define R6_FMCW_TX2_CTRL_2_0_F3C_EN_2_S 0
#define R6_FMCW_TX2_CTRL_2_0_F3C_EN_2_M 0x1
#define R6_FMCW_TX2_CTRL_2_0_F3C_SEL_2_S 1
#define R6_FMCW_TX2_CTRL_2_0_F3C_SEL_2_M 0x3

#define R6_FMCW_TX2_CTRL_2_1 0x45
#define R6_FMCW_TX2_CTRL_2_1_VAM_4_S 0
#define R6_FMCW_TX2_CTRL_2_1_VAM_4_M 0x3
#define R6_FMCW_TX2_CTRL_2_1_VAM_3_S 2
#define R6_FMCW_TX2_CTRL_2_1_VAM_3_M 0x3
#define R6_FMCW_TX2_CTRL_2_1_VAM_2_S 4
#define R6_FMCW_TX2_CTRL_2_1_VAM_2_M 0x3
#define R6_FMCW_TX2_CTRL_2_1_VAM_1_S 6
#define R6_FMCW_TX2_CTRL_2_1_VAM_1_M 0x3

#define R6_FMCW_TX2_CTRL_2_2 0x46
#define R6_FMCW_TX2_CTRL_2_2_VAM_EN_S 0
#define R6_FMCW_TX2_CTRL_2_2_VAM_EN_M 0x1
#define R6_FMCW_TX2_CTRL_2_2_VAM_P_S 1
#define R6_FMCW_TX2_CTRL_2_2_VAM_P_M 0x3
#define R6_FMCW_TX2_CTRL_2_2_VAM_S_S 3
#define R6_FMCW_TX2_CTRL_2_2_VAM_S_M 0x1
#define R6_FMCW_TX2_CTRL_2_2_OFF_S_S 4
#define R6_FMCW_TX2_CTRL_2_2_OFF_S_M 0x3
#define R6_FMCW_TX2_CTRL_2_2_VAM_RM_S 6
#define R6_FMCW_TX2_CTRL_2_2_VAM_RM_M 0x1

#define R6_FMCW_TX3_CTRL_2_0 0x47
#define R6_FMCW_TX3_CTRL_2_0_F3C_EN_2_S 0
#define R6_FMCW_TX3_CTRL_2_0_F3C_EN_2_M 0x1
#define R6_FMCW_TX3_CTRL_2_0_F3C_SEL_2_S 1
#define R6_FMCW_TX3_CTRL_2_0_F3C_SEL_2_M 0x3

#define R6_FMCW_TX3_CTRL_2_1 0x48
#define R6_FMCW_TX3_CTRL_2_1_VAM_4_S 0
#define R6_FMCW_TX3_CTRL_2_1_VAM_4_M 0x3
#define R6_FMCW_TX3_CTRL_2_1_VAM_3_S 2
#define R6_FMCW_TX3_CTRL_2_1_VAM_3_M 0x3
#define R6_FMCW_TX3_CTRL_2_1_VAM_2_S 4
#define R6_FMCW_TX3_CTRL_2_1_VAM_2_M 0x3
#define R6_FMCW_TX3_CTRL_2_1_VAM_1_S 6
#define R6_FMCW_TX3_CTRL_2_1_VAM_1_M 0x3

#define R6_FMCW_TX3_CTRL_2_2 0x49
#define R6_FMCW_TX3_CTRL_2_2_VAM_EN_S 0
#define R6_FMCW_TX3_CTRL_2_2_VAM_EN_M 0x1
#define R6_FMCW_TX3_CTRL_2_2_VAM_P_S 1
#define R6_FMCW_TX3_CTRL_2_2_VAM_P_M 0x3
#define R6_FMCW_TX3_CTRL_2_2_VAM_S_S 3
#define R6_FMCW_TX3_CTRL_2_2_VAM_S_M 0x1
#define R6_FMCW_TX3_CTRL_2_2_OFF_S_S 4
#define R6_FMCW_TX3_CTRL_2_2_OFF_S_M 0x3
#define R6_FMCW_TX3_CTRL_2_2_VAM_RM_S 6
#define R6_FMCW_TX3_CTRL_2_2_VAM_RM_M 0x1

#define R6_CH0_FILTER_DC_CANCEL_2_0 0x4a
#define R6_CH0_FILTER_DC_CANCEL_2_0_S 0
#define R6_CH0_FILTER_DC_CANCEL_2_0_M 0xff

#define R6_CH0_FILTER_DC_CANCEL_2_1 0x4b
#define R6_CH0_FILTER_DC_CANCEL_2_1_S 0
#define R6_CH0_FILTER_DC_CANCEL_2_1_M 0xff

#define R6_CH0_FILTER_DC_CANCEL_2_2 0x4c
#define R6_CH0_FILTER_DC_CANCEL_2_2_S 0
#define R6_CH0_FILTER_DC_CANCEL_2_2_M 0x7f

#define R6_CH1_FILTER_DC_CANCEL_2_0 0x4d
#define R6_CH1_FILTER_DC_CANCEL_2_0_S 0
#define R6_CH1_FILTER_DC_CANCEL_2_0_M 0xff

#define R6_CH1_FILTER_DC_CANCEL_2_1 0x4e
#define R6_CH1_FILTER_DC_CANCEL_2_1_S 0
#define R6_CH1_FILTER_DC_CANCEL_2_1_M 0xff

#define R6_CH1_FILTER_DC_CANCEL_2_2 0x4f
#define R6_CH1_FILTER_DC_CANCEL_2_2_S 0
#define R6_CH1_FILTER_DC_CANCEL_2_2_M 0x7f

#define R6_CH2_FILTER_DC_CANCEL_2_0 0x50
#define R6_CH2_FILTER_DC_CANCEL_2_0_S 0
#define R6_CH2_FILTER_DC_CANCEL_2_0_M 0xff

#define R6_CH2_FILTER_DC_CANCEL_2_1 0x51
#define R6_CH2_FILTER_DC_CANCEL_2_1_S 0
#define R6_CH2_FILTER_DC_CANCEL_2_1_M 0xff

#define R6_CH2_FILTER_DC_CANCEL_2_2 0x52
#define R6_CH2_FILTER_DC_CANCEL_2_2_S 0
#define R6_CH2_FILTER_DC_CANCEL_2_2_M 0x7f

#define R6_CH3_FILTER_DC_CANCEL_2_0 0x53
#define R6_CH3_FILTER_DC_CANCEL_2_0_S 0
#define R6_CH3_FILTER_DC_CANCEL_2_0_M 0xff

#define R6_CH3_FILTER_DC_CANCEL_2_1 0x54
#define R6_CH3_FILTER_DC_CANCEL_2_1_S 0
#define R6_CH3_FILTER_DC_CANCEL_2_1_M 0xff

#define R6_CH3_FILTER_DC_CANCEL_2_2 0x55
#define R6_CH3_FILTER_DC_CANCEL_2_2_S 0
#define R6_CH3_FILTER_DC_CANCEL_2_2_M 0x7f

#define R6_FILTER_DAT_SFT_SEL_2 0x56
#define R6_FILTER_DAT_SFT_SEL_2_S 0
#define R6_FILTER_DAT_SFT_SEL_2_M 0x7

#define R6_FILTER_BDW_SEL_2 0x57
#define R6_FILTER_BDW_SEL_2_S 0
#define R6_FILTER_BDW_SEL_2_M 0x3

#define R6_FILTER_CLK_CTRL_2_0 0x58
#define R6_FILTER_CLK_CTRL_2_0_BW20M_EN_2_S 0
#define R6_FILTER_CLK_CTRL_2_0_BW20M_EN_2_M 0xf
#define R6_FILTER_CLK_CTRL_2_0_CLK_SEL_2_S 4
#define R6_FILTER_CLK_CTRL_2_0_CLK_SEL_2_M 0x1
#define R6_FILTER_CLK_CTRL_2_0_RP_SDMADC_CLKSEL_2_S 5
#define R6_FILTER_CLK_CTRL_2_0_RP_SDMADC_CLKSEL_2_M 0x1

#define R6_FILTER_CLK_CTRL_2_1 0x59
#define R6_FILTER_CLK_CTRL_2_1_S 0
#define R6_FILTER_CLK_CTRL_2_1_M 0x1

#define R6_FMCW_CMD_PRD_2 0x5a
#define R6_FMCW_CMD_PRD_2_S 0
#define R6_FMCW_CMD_PRD_2_M 0xff

#define R6_FMCW_CMD_SKP_2 0x5b
#define R6_FMCW_CMD_SKP_2_S 0
#define R6_FMCW_CMD_SKP_2_M 0xff

#define R6_FMCW_CMD_TIMER_X_2_0 0x5c
#define R6_FMCW_CMD_TIMER_X_2_0_S 0
#define R6_FMCW_CMD_TIMER_X_2_0_M 0xff

#define R6_FMCW_CMD_TIMER_X_2_1 0x5d
#define R6_FMCW_CMD_TIMER_X_2_1_S 0
#define R6_FMCW_CMD_TIMER_X_2_1_M 0xff

#define R6_FMCW_CMD_TIMER_X_2_2 0x5e
#define R6_FMCW_CMD_TIMER_X_2_2_S 0
#define R6_FMCW_CMD_TIMER_X_2_2_M 0xff

#define R6_FMCW_CMD_TIMER_X_2_3 0x5f
#define R6_FMCW_CMD_TIMER_X_2_3_S 0
#define R6_FMCW_CMD_TIMER_X_2_3_M 0xff

#define R6_FMCW_CMD_NUM_2_0 0x60
#define R6_FMCW_CMD_NUM_2_0_S 0
#define R6_FMCW_CMD_NUM_2_0_M 0xff

#define R6_FMCW_CMD_TIMER_Y_2_0 0x61
#define R6_FMCW_CMD_TIMER_Y_2_0_S 0
#define R6_FMCW_CMD_TIMER_Y_2_0_M 0xff

#define R6_FMCW_CMD_TIMER_Y_2_1 0x62
#define R6_FMCW_CMD_TIMER_Y_2_1_S 0
#define R6_FMCW_CMD_TIMER_Y_2_1_M 0xff

#define R6_FMCW_CMD_TIMER_Y_2_2 0x63
#define R6_FMCW_CMD_TIMER_Y_2_2_S 0
#define R6_FMCW_CMD_TIMER_Y_2_2_M 0xff

#define R6_FMCW_CMD_TIMER_Y_2_3 0x64
#define R6_FMCW_CMD_TIMER_Y_2_3_S 0
#define R6_FMCW_CMD_TIMER_Y_2_3_M 0xff

#define R6_FMCW_CMD_NUM_2_1 0x65
#define R6_FMCW_CMD_NUM_2_1_S 0
#define R6_FMCW_CMD_NUM_2_1_M 0xff

#define R6_FMCW_CMD_TIMER_Z_2_0 0x66
#define R6_FMCW_CMD_TIMER_Z_2_0_S 0
#define R6_FMCW_CMD_TIMER_Z_2_0_M 0xff

#define R6_FMCW_CMD_TIMER_Z_2_1 0x67
#define R6_FMCW_CMD_TIMER_Z_2_1_S 0
#define R6_FMCW_CMD_TIMER_Z_2_1_M 0xff

#define R6_FMCW_CMD_TIMER_Z_2_2 0x68
#define R6_FMCW_CMD_TIMER_Z_2_2_S 0
#define R6_FMCW_CMD_TIMER_Z_2_2_M 0xff

#define R6_FMCW_CMD_TIMER_Z_2_3 0x69
#define R6_FMCW_CMD_TIMER_Z_2_3_S 0
#define R6_FMCW_CMD_TIMER_Z_2_3_M 0xff

#define R6_FMCW_CMD_NUM_2_2 0x6a
#define R6_FMCW_CMD_NUM_2_2_S 0
#define R6_FMCW_CMD_NUM_2_2_M 0xff

#define R6_FMCW_AT_DLY_2_0 0x6b
#define R6_FMCW_AT_DLY_2_0_S 0
#define R6_FMCW_AT_DLY_2_0_M 0xff

#define R6_FMCW_AT_DLY_2_1 0x6c
#define R6_FMCW_AT_DLY_2_1_S 0
#define R6_FMCW_AT_DLY_2_1_M 0xff

#define R6_FMCW_AT_DLY_2_2 0x6d
#define R6_FMCW_AT_DLY_2_2_S 0
#define R6_FMCW_AT_DLY_2_2_M 0xff

#define R6_FMCW_AT_DLY_2_3 0x6e
#define R6_FMCW_AT_DLY_2_3_S 0
#define R6_FMCW_AT_DLY_2_3_M 0xff

#define R6_FMCW_AT_DLY_EN_2 0x6f
#define R6_FMCW_AT_DLY_EN_2_S 0
#define R6_FMCW_AT_DLY_EN_2_M 0x1

#define R7_FMCW_START_TIME_3_0 0x1
#define R7_FMCW_START_TIME_3_0_S 0
#define R7_FMCW_START_TIME_3_0_M 0xff

#define R7_FMCW_START_TIME_3_1 0x2
#define R7_FMCW_START_TIME_3_1_S 0
#define R7_FMCW_START_TIME_3_1_M 0xff

#define R7_FMCW_START_TIME_3_2 0x3
#define R7_FMCW_START_TIME_3_2_S 0
#define R7_FMCW_START_TIME_3_2_M 0xff

#define R7_FMCW_START_TIME_3_3 0x4
#define R7_FMCW_START_TIME_3_3_S 0
#define R7_FMCW_START_TIME_3_3_M 0xff

#define R7_FMCW_START_FREQ_3_0 0x5
#define R7_FMCW_START_FREQ_3_0_S 0
#define R7_FMCW_START_FREQ_3_0_M 0xff

#define R7_FMCW_START_FREQ_3_1 0x6
#define R7_FMCW_START_FREQ_3_1_S 0
#define R7_FMCW_START_FREQ_3_1_M 0xff

#define R7_FMCW_START_FREQ_3_2 0x7
#define R7_FMCW_START_FREQ_3_2_S 0
#define R7_FMCW_START_FREQ_3_2_M 0xff

#define R7_FMCW_START_FREQ_3_3 0x8
#define R7_FMCW_START_FREQ_3_3_S 0
#define R7_FMCW_START_FREQ_3_3_M 0xff

#define R7_FMCW_STOP_FREQ_3_0 0x9
#define R7_FMCW_STOP_FREQ_3_0_S 0
#define R7_FMCW_STOP_FREQ_3_0_M 0xff

#define R7_FMCW_STOP_FREQ_3_1 0xa
#define R7_FMCW_STOP_FREQ_3_1_S 0
#define R7_FMCW_STOP_FREQ_3_1_M 0xff

#define R7_FMCW_STOP_FREQ_3_2 0xb
#define R7_FMCW_STOP_FREQ_3_2_S 0
#define R7_FMCW_STOP_FREQ_3_2_M 0xff

#define R7_FMCW_STOP_FREQ_3_3 0xc
#define R7_FMCW_STOP_FREQ_3_3_S 0
#define R7_FMCW_STOP_FREQ_3_3_M 0xff

#define R7_FMCW_STEP_UP_FREQ_3_0 0xd
#define R7_FMCW_STEP_UP_FREQ_3_0_S 0
#define R7_FMCW_STEP_UP_FREQ_3_0_M 0xff

#define R7_FMCW_STEP_UP_FREQ_3_1 0xe
#define R7_FMCW_STEP_UP_FREQ_3_1_S 0
#define R7_FMCW_STEP_UP_FREQ_3_1_M 0xff

#define R7_FMCW_STEP_UP_FREQ_3_2 0xf
#define R7_FMCW_STEP_UP_FREQ_3_2_S 0
#define R7_FMCW_STEP_UP_FREQ_3_2_M 0xff

#define R7_FMCW_STEP_UP_FREQ_3_3 0x10
#define R7_FMCW_STEP_UP_FREQ_3_3_S 0
#define R7_FMCW_STEP_UP_FREQ_3_3_M 0xf

#define R7_FMCW_STEP_DN_FREQ_3_0 0x11
#define R7_FMCW_STEP_DN_FREQ_3_0_S 0
#define R7_FMCW_STEP_DN_FREQ_3_0_M 0xff

#define R7_FMCW_STEP_DN_FREQ_3_1 0x12
#define R7_FMCW_STEP_DN_FREQ_3_1_S 0
#define R7_FMCW_STEP_DN_FREQ_3_1_M 0xff

#define R7_FMCW_STEP_DN_FREQ_3_2 0x13
#define R7_FMCW_STEP_DN_FREQ_3_2_S 0
#define R7_FMCW_STEP_DN_FREQ_3_2_M 0xff

#define R7_FMCW_STEP_DN_FREQ_3_3 0x14
#define R7_FMCW_STEP_DN_FREQ_3_3_S 0
#define R7_FMCW_STEP_DN_FREQ_3_3_M 0xf

#define R7_FMCW_IDLE_3_0 0x15
#define R7_FMCW_IDLE_3_0_S 0
#define R7_FMCW_IDLE_3_0_M 0xff

#define R7_FMCW_IDLE_3_1 0x16
#define R7_FMCW_IDLE_3_1_S 0
#define R7_FMCW_IDLE_3_1_M 0xff

#define R7_FMCW_IDLE_3_2 0x17
#define R7_FMCW_IDLE_3_2_S 0
#define R7_FMCW_IDLE_3_2_M 0xff

#define R7_FMCW_IDLE_3_3 0x18
#define R7_FMCW_IDLE_3_3_S 0
#define R7_FMCW_IDLE_3_3_M 0xff

#define R7_FMCW_CHIRP_SIZE_3_0 0x19
#define R7_FMCW_CHIRP_SIZE_3_0_S 0
#define R7_FMCW_CHIRP_SIZE_3_0_M 0xff

#define R7_FMCW_CHIRP_SIZE_3_1 0x1a
#define R7_FMCW_CHIRP_SIZE_3_1_S 0
#define R7_FMCW_CHIRP_SIZE_3_1_M 0xff

#define R7_FMCW_START_FREQ_HP_3_0 0x1b
#define R7_FMCW_START_FREQ_HP_3_0_S 0
#define R7_FMCW_START_FREQ_HP_3_0_M 0xff

#define R7_FMCW_START_FREQ_HP_3_1 0x1c
#define R7_FMCW_START_FREQ_HP_3_1_S 0
#define R7_FMCW_START_FREQ_HP_3_1_M 0xff

#define R7_FMCW_START_FREQ_HP_3_2 0x1d
#define R7_FMCW_START_FREQ_HP_3_2_S 0
#define R7_FMCW_START_FREQ_HP_3_2_M 0xff

#define R7_FMCW_START_FREQ_HP_3_3 0x1e
#define R7_FMCW_START_FREQ_HP_3_3_S 0
#define R7_FMCW_START_FREQ_HP_3_3_M 0xff

#define R7_FMCW_STOP_FREQ_HP_3_0 0x1f
#define R7_FMCW_STOP_FREQ_HP_3_0_S 0
#define R7_FMCW_STOP_FREQ_HP_3_0_M 0xff

#define R7_FMCW_STOP_FREQ_HP_3_1 0x20
#define R7_FMCW_STOP_FREQ_HP_3_1_S 0
#define R7_FMCW_STOP_FREQ_HP_3_1_M 0xff

#define R7_FMCW_STOP_FREQ_HP_3_2 0x21
#define R7_FMCW_STOP_FREQ_HP_3_2_S 0
#define R7_FMCW_STOP_FREQ_HP_3_2_M 0xff

#define R7_FMCW_STOP_FREQ_HP_3_3 0x22
#define R7_FMCW_STOP_FREQ_HP_3_3_S 0
#define R7_FMCW_STOP_FREQ_HP_3_3_M 0xff

#define R7_FMCW_STEP_UP_FREQ_HP_3_0 0x23
#define R7_FMCW_STEP_UP_FREQ_HP_3_0_S 0
#define R7_FMCW_STEP_UP_FREQ_HP_3_0_M 0xff

#define R7_FMCW_STEP_UP_FREQ_HP_3_1 0x24
#define R7_FMCW_STEP_UP_FREQ_HP_3_1_S 0
#define R7_FMCW_STEP_UP_FREQ_HP_3_1_M 0xff

#define R7_FMCW_STEP_UP_FREQ_HP_3_2 0x25
#define R7_FMCW_STEP_UP_FREQ_HP_3_2_S 0
#define R7_FMCW_STEP_UP_FREQ_HP_3_2_M 0xff

#define R7_FMCW_STEP_UP_FREQ_HP_3_3 0x26
#define R7_FMCW_STEP_UP_FREQ_HP_3_3_S 0
#define R7_FMCW_STEP_UP_FREQ_HP_3_3_M 0xf

#define R7_FMCW_STEP_DN_FREQ_HP_3_0 0x27
#define R7_FMCW_STEP_DN_FREQ_HP_3_0_S 0
#define R7_FMCW_STEP_DN_FREQ_HP_3_0_M 0xff

#define R7_FMCW_STEP_DN_FREQ_HP_3_1 0x28
#define R7_FMCW_STEP_DN_FREQ_HP_3_1_S 0
#define R7_FMCW_STEP_DN_FREQ_HP_3_1_M 0xff

#define R7_FMCW_STEP_DN_FREQ_HP_3_2 0x29
#define R7_FMCW_STEP_DN_FREQ_HP_3_2_S 0
#define R7_FMCW_STEP_DN_FREQ_HP_3_2_M 0xff

#define R7_FMCW_STEP_DN_FREQ_HP_3_3 0x2a
#define R7_FMCW_STEP_DN_FREQ_HP_3_3_S 0
#define R7_FMCW_STEP_DN_FREQ_HP_3_3_M 0xf

#define R7_FMCW_IDLE_HP_3_0 0x2b
#define R7_FMCW_IDLE_HP_3_0_S 0
#define R7_FMCW_IDLE_HP_3_0_M 0xff

#define R7_FMCW_IDLE_HP_3_1 0x2c
#define R7_FMCW_IDLE_HP_3_1_S 0
#define R7_FMCW_IDLE_HP_3_1_M 0xff

#define R7_FMCW_IDLE_HP_3_2 0x2d
#define R7_FMCW_IDLE_HP_3_2_S 0
#define R7_FMCW_IDLE_HP_3_2_M 0xff

#define R7_FMCW_IDLE_HP_3_3 0x2e
#define R7_FMCW_IDLE_HP_3_3_S 0
#define R7_FMCW_IDLE_HP_3_3_M 0xff

#define R7_FMCW_AGC_EN_3 0x2f
#define R7_FMCW_AGC_EN_3_AGC_EN_3_S 0
#define R7_FMCW_AGC_EN_3_AGC_EN_3_M 0x1
#define R7_FMCW_AGC_EN_3_AGC_FRM_CNT_PARITY_3_S 1
#define R7_FMCW_AGC_EN_3_AGC_FRM_CNT_PARITY_3_M 0x1

#define R7_FMCW_CS_AVA_DLY_3_0 0x30
#define R7_FMCW_CS_AVA_DLY_3_0_S 0
#define R7_FMCW_CS_AVA_DLY_3_0_M 0xff

#define R7_FMCW_CS_AVA_DLY_3_1 0x31
#define R7_FMCW_CS_AVA_DLY_3_1_S 0
#define R7_FMCW_CS_AVA_DLY_3_1_M 0xff

#define R7_FMCW_CS_AVA_DLY_3_2 0x32
#define R7_FMCW_CS_AVA_DLY_3_2_S 0
#define R7_FMCW_CS_AVA_DLY_3_2_M 0xff

#define R7_FMCW_CS_AVA_DLY_3_3 0x33
#define R7_FMCW_CS_AVA_DLY_3_3_S 0
#define R7_FMCW_CS_AVA_DLY_3_3_M 0xff

#define R7_FMCW_CS_AVA_EN_3 0x34
#define R7_FMCW_CS_AVA_EN_3_CS_AVA_EN_3_S 0
#define R7_FMCW_CS_AVA_EN_3_CS_AVA_EN_3_M 0x1
#define R7_FMCW_CS_AVA_EN_3_CS_AVA_PARITY_3_S 1
#define R7_FMCW_CS_AVA_EN_3_CS_AVA_PARITY_3_M 0x1
#define R7_FMCW_CS_AVA_EN_3_CS_AVA_TX_SEL_3_S 2
#define R7_FMCW_CS_AVA_EN_3_CS_AVA_TX_SEL_3_M 0x3

#define R7_FMCW_CS_DLY_3_0 0x35
#define R7_FMCW_CS_DLY_3_0_S 0
#define R7_FMCW_CS_DLY_3_0_M 0xff

#define R7_FMCW_CS_DLY_3_1 0x36
#define R7_FMCW_CS_DLY_3_1_S 0
#define R7_FMCW_CS_DLY_3_1_M 0xff

#define R7_FMCW_CS_DLY_3_2 0x37
#define R7_FMCW_CS_DLY_3_2_S 0
#define R7_FMCW_CS_DLY_3_2_M 0xff

#define R7_FMCW_CS_DLY_3_3 0x38
#define R7_FMCW_CS_DLY_3_3_S 0
#define R7_FMCW_CS_DLY_3_3_M 0xff

#define R7_FMCW_CS_EN_3 0x39
#define R7_FMCW_CS_EN_3_S 0
#define R7_FMCW_CS_EN_3_M 0x1

#define R7_FMCW_HP_EN_3 0x3a
#define R7_FMCW_HP_EN_3_S 0
#define R7_FMCW_HP_EN_3_M 0x1

#define R7_FMCW_PS_CTRL_3_0 0x3b
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX0_EN_3_S 0
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX0_EN_3_M 0x1
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX1_EN_3_S 1
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX1_EN_3_M 0x1
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX2_EN_3_S 2
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX2_EN_3_M 0x1
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX3_EN_3_S 3
#define R7_FMCW_PS_CTRL_3_0_PS_BYPR_TX3_EN_3_M 0x1

#define R7_FMCW_PS_CTRL_3_1 0x3c
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX0_EN_3_S 0
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX0_EN_3_M 0x1
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX1_EN_3_S 1
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX1_EN_3_M 0x1
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX2_EN_3_S 2
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX2_EN_3_M 0x1
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX3_EN_3_S 3
#define R7_FMCW_PS_CTRL_3_1_PS_OPST_TX3_EN_3_M 0x1

#define R7_FMCW_PS_EN_3 0x3d
#define R7_FMCW_PS_EN_3_PS_EN_3_S 0
#define R7_FMCW_PS_EN_3_PS_EN_3_M 0x1
#define R7_FMCW_PS_EN_3_PS_S_3_S 1
#define R7_FMCW_PS_EN_3_PS_S_3_M 0x1

#define R7_FMCW_TX0_CTRL_3_0 0x3e
#define R7_FMCW_TX0_CTRL_3_0_F3C_EN_3_S 0
#define R7_FMCW_TX0_CTRL_3_0_F3C_EN_3_M 0x1
#define R7_FMCW_TX0_CTRL_3_0_F3C_SEL_3_S 1
#define R7_FMCW_TX0_CTRL_3_0_F3C_SEL_3_M 0x3

#define R7_FMCW_TX0_CTRL_3_1 0x3f
#define R7_FMCW_TX0_CTRL_3_1_VAM_4_S 0
#define R7_FMCW_TX0_CTRL_3_1_VAM_4_M 0x3
#define R7_FMCW_TX0_CTRL_3_1_VAM_3_S 2
#define R7_FMCW_TX0_CTRL_3_1_VAM_3_M 0x3
#define R7_FMCW_TX0_CTRL_3_1_VAM_2_S 4
#define R7_FMCW_TX0_CTRL_3_1_VAM_2_M 0x3
#define R7_FMCW_TX0_CTRL_3_1_VAM_1_S 6
#define R7_FMCW_TX0_CTRL_3_1_VAM_1_M 0x3

#define R7_FMCW_TX0_CTRL_3_2 0x40
#define R7_FMCW_TX0_CTRL_3_2_VAM_EN_S 0
#define R7_FMCW_TX0_CTRL_3_2_VAM_EN_M 0x1
#define R7_FMCW_TX0_CTRL_3_2_VAM_P_S 1
#define R7_FMCW_TX0_CTRL_3_2_VAM_P_M 0x3
#define R7_FMCW_TX0_CTRL_3_2_VAM_S_S 3
#define R7_FMCW_TX0_CTRL_3_2_VAM_S_M 0x1
#define R7_FMCW_TX0_CTRL_3_2_OFF_S_S 4
#define R7_FMCW_TX0_CTRL_3_2_OFF_S_M 0x3
#define R7_FMCW_TX0_CTRL_3_2_VAM_RM_S 6
#define R7_FMCW_TX0_CTRL_3_2_VAM_RM_M 0x1

#define R7_FMCW_TX1_CTRL_3_0 0x41
#define R7_FMCW_TX1_CTRL_3_0_F3C_EN_3_S 0
#define R7_FMCW_TX1_CTRL_3_0_F3C_EN_3_M 0x1
#define R7_FMCW_TX1_CTRL_3_0_F3C_SEL_3_S 1
#define R7_FMCW_TX1_CTRL_3_0_F3C_SEL_3_M 0x3

#define R7_FMCW_TX1_CTRL_3_1 0x42
#define R7_FMCW_TX1_CTRL_3_1_VAM_4_S 0
#define R7_FMCW_TX1_CTRL_3_1_VAM_4_M 0x3
#define R7_FMCW_TX1_CTRL_3_1_VAM_3_S 2
#define R7_FMCW_TX1_CTRL_3_1_VAM_3_M 0x3
#define R7_FMCW_TX1_CTRL_3_1_VAM_2_S 4
#define R7_FMCW_TX1_CTRL_3_1_VAM_2_M 0x3
#define R7_FMCW_TX1_CTRL_3_1_VAM_1_S 6
#define R7_FMCW_TX1_CTRL_3_1_VAM_1_M 0x3

#define R7_FMCW_TX1_CTRL_3_2 0x43
#define R7_FMCW_TX1_CTRL_3_2_VAM_EN_S 0
#define R7_FMCW_TX1_CTRL_3_2_VAM_EN_M 0x1
#define R7_FMCW_TX1_CTRL_3_2_VAM_P_S 1
#define R7_FMCW_TX1_CTRL_3_2_VAM_P_M 0x3
#define R7_FMCW_TX1_CTRL_3_2_VAM_S_S 3
#define R7_FMCW_TX1_CTRL_3_2_VAM_S_M 0x1
#define R7_FMCW_TX1_CTRL_3_2_OFF_S_S 4
#define R7_FMCW_TX1_CTRL_3_2_OFF_S_M 0x3
#define R7_FMCW_TX1_CTRL_3_2_VAM_RM_S 6
#define R7_FMCW_TX1_CTRL_3_2_VAM_RM_M 0x1

#define R7_FMCW_TX2_CTRL_3_0 0x44
#define R7_FMCW_TX2_CTRL_3_0_F3C_EN_3_S 0
#define R7_FMCW_TX2_CTRL_3_0_F3C_EN_3_M 0x1
#define R7_FMCW_TX2_CTRL_3_0_F3C_SEL_3_S 1
#define R7_FMCW_TX2_CTRL_3_0_F3C_SEL_3_M 0x3

#define R7_FMCW_TX2_CTRL_3_1 0x45
#define R7_FMCW_TX2_CTRL_3_1_VAM_4_S 0
#define R7_FMCW_TX2_CTRL_3_1_VAM_4_M 0x3
#define R7_FMCW_TX2_CTRL_3_1_VAM_3_S 2
#define R7_FMCW_TX2_CTRL_3_1_VAM_3_M 0x3
#define R7_FMCW_TX2_CTRL_3_1_VAM_2_S 4
#define R7_FMCW_TX2_CTRL_3_1_VAM_2_M 0x3
#define R7_FMCW_TX2_CTRL_3_1_VAM_1_S 6
#define R7_FMCW_TX2_CTRL_3_1_VAM_1_M 0x3

#define R7_FMCW_TX2_CTRL_3_2 0x46
#define R7_FMCW_TX2_CTRL_3_2_VAM_EN_S 0
#define R7_FMCW_TX2_CTRL_3_2_VAM_EN_M 0x1
#define R7_FMCW_TX2_CTRL_3_2_VAM_P_S 1
#define R7_FMCW_TX2_CTRL_3_2_VAM_P_M 0x3
#define R7_FMCW_TX2_CTRL_3_2_VAM_S_S 3
#define R7_FMCW_TX2_CTRL_3_2_VAM_S_M 0x1
#define R7_FMCW_TX2_CTRL_3_2_OFF_S_S 4
#define R7_FMCW_TX2_CTRL_3_2_OFF_S_M 0x3
#define R7_FMCW_TX2_CTRL_3_2_VAM_RM_S 6
#define R7_FMCW_TX2_CTRL_3_2_VAM_RM_M 0x1

#define R7_FMCW_TX3_CTRL_3_0 0x47
#define R7_FMCW_TX3_CTRL_3_0_F3C_EN_3_S 0
#define R7_FMCW_TX3_CTRL_3_0_F3C_EN_3_M 0x1
#define R7_FMCW_TX3_CTRL_3_0_F3C_SEL_3_S 1
#define R7_FMCW_TX3_CTRL_3_0_F3C_SEL_3_M 0x3

#define R7_FMCW_TX3_CTRL_3_1 0x48
#define R7_FMCW_TX3_CTRL_3_1_VAM_4_S 0
#define R7_FMCW_TX3_CTRL_3_1_VAM_4_M 0x3
#define R7_FMCW_TX3_CTRL_3_1_VAM_3_S 2
#define R7_FMCW_TX3_CTRL_3_1_VAM_3_M 0x3
#define R7_FMCW_TX3_CTRL_3_1_VAM_2_S 4
#define R7_FMCW_TX3_CTRL_3_1_VAM_2_M 0x3
#define R7_FMCW_TX3_CTRL_3_1_VAM_1_S 6
#define R7_FMCW_TX3_CTRL_3_1_VAM_1_M 0x3

#define R7_FMCW_TX3_CTRL_3_2 0x49
#define R7_FMCW_TX3_CTRL_3_2_VAM_EN_S 0
#define R7_FMCW_TX3_CTRL_3_2_VAM_EN_M 0x1
#define R7_FMCW_TX3_CTRL_3_2_VAM_P_S 1
#define R7_FMCW_TX3_CTRL_3_2_VAM_P_M 0x3
#define R7_FMCW_TX3_CTRL_3_2_VAM_S_S 3
#define R7_FMCW_TX3_CTRL_3_2_VAM_S_M 0x1
#define R7_FMCW_TX3_CTRL_3_2_OFF_S_S 4
#define R7_FMCW_TX3_CTRL_3_2_OFF_S_M 0x3
#define R7_FMCW_TX3_CTRL_3_2_VAM_RM_S 6
#define R7_FMCW_TX3_CTRL_3_2_VAM_RM_M 0x1

#define R7_CH0_FILTER_DC_CANCEL_3_0 0x4a
#define R7_CH0_FILTER_DC_CANCEL_3_0_S 0
#define R7_CH0_FILTER_DC_CANCEL_3_0_M 0xff

#define R7_CH0_FILTER_DC_CANCEL_3_1 0x4b
#define R7_CH0_FILTER_DC_CANCEL_3_1_S 0
#define R7_CH0_FILTER_DC_CANCEL_3_1_M 0xff

#define R7_CH0_FILTER_DC_CANCEL_3_2 0x4c
#define R7_CH0_FILTER_DC_CANCEL_3_2_S 0
#define R7_CH0_FILTER_DC_CANCEL_3_2_M 0x7f

#define R7_CH1_FILTER_DC_CANCEL_3_0 0x4d
#define R7_CH1_FILTER_DC_CANCEL_3_0_S 0
#define R7_CH1_FILTER_DC_CANCEL_3_0_M 0xff

#define R7_CH1_FILTER_DC_CANCEL_3_1 0x4e
#define R7_CH1_FILTER_DC_CANCEL_3_1_S 0
#define R7_CH1_FILTER_DC_CANCEL_3_1_M 0xff

#define R7_CH1_FILTER_DC_CANCEL_3_2 0x4f
#define R7_CH1_FILTER_DC_CANCEL_3_2_S 0
#define R7_CH1_FILTER_DC_CANCEL_3_2_M 0x7f

#define R7_CH2_FILTER_DC_CANCEL_3_0 0x50
#define R7_CH2_FILTER_DC_CANCEL_3_0_S 0
#define R7_CH2_FILTER_DC_CANCEL_3_0_M 0xff

#define R7_CH2_FILTER_DC_CANCEL_3_1 0x51
#define R7_CH2_FILTER_DC_CANCEL_3_1_S 0
#define R7_CH2_FILTER_DC_CANCEL_3_1_M 0xff

#define R7_CH2_FILTER_DC_CANCEL_3_2 0x52
#define R7_CH2_FILTER_DC_CANCEL_3_2_S 0
#define R7_CH2_FILTER_DC_CANCEL_3_2_M 0x7f

#define R7_CH3_FILTER_DC_CANCEL_3_0 0x53
#define R7_CH3_FILTER_DC_CANCEL_3_0_S 0
#define R7_CH3_FILTER_DC_CANCEL_3_0_M 0xff

#define R7_CH3_FILTER_DC_CANCEL_3_1 0x54
#define R7_CH3_FILTER_DC_CANCEL_3_1_S 0
#define R7_CH3_FILTER_DC_CANCEL_3_1_M 0xff

#define R7_CH3_FILTER_DC_CANCEL_3_2 0x55
#define R7_CH3_FILTER_DC_CANCEL_3_2_S 0
#define R7_CH3_FILTER_DC_CANCEL_3_2_M 0x7f

#define R7_FILTER_DAT_SFT_SEL_3 0x56
#define R7_FILTER_DAT_SFT_SEL_3_S 0
#define R7_FILTER_DAT_SFT_SEL_3_M 0x7

#define R7_FILTER_BDW_SEL_3 0x57
#define R7_FILTER_BDW_SEL_3_S 0
#define R7_FILTER_BDW_SEL_3_M 0x3

#define R7_FILTER_CLK_CTRL_3_0 0x58
#define R7_FILTER_CLK_CTRL_3_0_BW20M_EN_3_S 0
#define R7_FILTER_CLK_CTRL_3_0_BW20M_EN_3_M 0xf
#define R7_FILTER_CLK_CTRL_3_0_CLK_SEL_3_S 4
#define R7_FILTER_CLK_CTRL_3_0_CLK_SEL_3_M 0x1
#define R7_FILTER_CLK_CTRL_3_0_RP_SDMADC_CLKSEL_3_S 5
#define R7_FILTER_CLK_CTRL_3_0_RP_SDMADC_CLKSEL_3_M 0x1

#define R7_FILTER_CLK_CTRL_3_1 0x59
#define R7_FILTER_CLK_CTRL_3_1_S 0
#define R7_FILTER_CLK_CTRL_3_1_M 0x1

#define R7_FMCW_CMD_PRD_3 0x5a
#define R7_FMCW_CMD_PRD_3_S 0
#define R7_FMCW_CMD_PRD_3_M 0xff

#define R7_FMCW_CMD_SKP_3 0x5b
#define R7_FMCW_CMD_SKP_3_S 0
#define R7_FMCW_CMD_SKP_3_M 0xff

#define R7_FMCW_CMD_TIMER_X_3_0 0x5c
#define R7_FMCW_CMD_TIMER_X_3_0_S 0
#define R7_FMCW_CMD_TIMER_X_3_0_M 0xff

#define R7_FMCW_CMD_TIMER_X_3_1 0x5d
#define R7_FMCW_CMD_TIMER_X_3_1_S 0
#define R7_FMCW_CMD_TIMER_X_3_1_M 0xff

#define R7_FMCW_CMD_TIMER_X_3_2 0x5e
#define R7_FMCW_CMD_TIMER_X_3_2_S 0
#define R7_FMCW_CMD_TIMER_X_3_2_M 0xff

#define R7_FMCW_CMD_TIMER_X_3_3 0x5f
#define R7_FMCW_CMD_TIMER_X_3_3_S 0
#define R7_FMCW_CMD_TIMER_X_3_3_M 0xff

#define R7_FMCW_CMD_NUM_3_0 0x60
#define R7_FMCW_CMD_NUM_3_0_S 0
#define R7_FMCW_CMD_NUM_3_0_M 0xff

#define R7_FMCW_CMD_TIMER_Y_3_0 0x61
#define R7_FMCW_CMD_TIMER_Y_3_0_S 0
#define R7_FMCW_CMD_TIMER_Y_3_0_M 0xff

#define R7_FMCW_CMD_TIMER_Y_3_1 0x62
#define R7_FMCW_CMD_TIMER_Y_3_1_S 0
#define R7_FMCW_CMD_TIMER_Y_3_1_M 0xff

#define R7_FMCW_CMD_TIMER_Y_3_2 0x63
#define R7_FMCW_CMD_TIMER_Y_3_2_S 0
#define R7_FMCW_CMD_TIMER_Y_3_2_M 0xff

#define R7_FMCW_CMD_TIMER_Y_3_3 0x64
#define R7_FMCW_CMD_TIMER_Y_3_3_S 0
#define R7_FMCW_CMD_TIMER_Y_3_3_M 0xff

#define R7_FMCW_CMD_NUM_3_1 0x65
#define R7_FMCW_CMD_NUM_3_1_S 0
#define R7_FMCW_CMD_NUM_3_1_M 0xff

#define R7_FMCW_CMD_TIMER_Z_3_0 0x66
#define R7_FMCW_CMD_TIMER_Z_3_0_S 0
#define R7_FMCW_CMD_TIMER_Z_3_0_M 0xff

#define R7_FMCW_CMD_TIMER_Z_3_1 0x67
#define R7_FMCW_CMD_TIMER_Z_3_1_S 0
#define R7_FMCW_CMD_TIMER_Z_3_1_M 0xff

#define R7_FMCW_CMD_TIMER_Z_3_2 0x68
#define R7_FMCW_CMD_TIMER_Z_3_2_S 0
#define R7_FMCW_CMD_TIMER_Z_3_2_M 0xff

#define R7_FMCW_CMD_TIMER_Z_3_3 0x69
#define R7_FMCW_CMD_TIMER_Z_3_3_S 0
#define R7_FMCW_CMD_TIMER_Z_3_3_M 0xff

#define R7_FMCW_CMD_NUM_3_2 0x6a
#define R7_FMCW_CMD_NUM_3_2_S 0
#define R7_FMCW_CMD_NUM_3_2_M 0xff

#define R7_FMCW_AT_DLY_3_0 0x6b
#define R7_FMCW_AT_DLY_3_0_S 0
#define R7_FMCW_AT_DLY_3_0_M 0xff

#define R7_FMCW_AT_DLY_3_1 0x6c
#define R7_FMCW_AT_DLY_3_1_S 0
#define R7_FMCW_AT_DLY_3_1_M 0xff

#define R7_FMCW_AT_DLY_3_2 0x6d
#define R7_FMCW_AT_DLY_3_2_S 0
#define R7_FMCW_AT_DLY_3_2_M 0xff

#define R7_FMCW_AT_DLY_3_3 0x6e
#define R7_FMCW_AT_DLY_3_3_S 0
#define R7_FMCW_AT_DLY_3_3_M 0xff

#define R7_FMCW_AT_DLY_EN_3 0x6f
#define R7_FMCW_AT_DLY_EN_3_S 0
#define R7_FMCW_AT_DLY_EN_3_M 0x1

#define R8_FMCW_START_TIME_4_0 0x1
#define R8_FMCW_START_TIME_4_0_S 0
#define R8_FMCW_START_TIME_4_0_M 0xff

#define R8_FMCW_START_TIME_4_1 0x2
#define R8_FMCW_START_TIME_4_1_S 0
#define R8_FMCW_START_TIME_4_1_M 0xff

#define R8_FMCW_START_TIME_4_2 0x3
#define R8_FMCW_START_TIME_4_2_S 0
#define R8_FMCW_START_TIME_4_2_M 0xff

#define R8_FMCW_START_TIME_4_3 0x4
#define R8_FMCW_START_TIME_4_3_S 0
#define R8_FMCW_START_TIME_4_3_M 0xff

#define R8_FMCW_START_FREQ_4_0 0x5
#define R8_FMCW_START_FREQ_4_0_S 0
#define R8_FMCW_START_FREQ_4_0_M 0xff

#define R8_FMCW_START_FREQ_4_1 0x6
#define R8_FMCW_START_FREQ_4_1_S 0
#define R8_FMCW_START_FREQ_4_1_M 0xff

#define R8_FMCW_START_FREQ_4_2 0x7
#define R8_FMCW_START_FREQ_4_2_S 0
#define R8_FMCW_START_FREQ_4_2_M 0xff

#define R8_FMCW_START_FREQ_4_3 0x8
#define R8_FMCW_START_FREQ_4_3_S 0
#define R8_FMCW_START_FREQ_4_3_M 0xff

#define R8_FMCW_STOP_FREQ_4_0 0x9
#define R8_FMCW_STOP_FREQ_4_0_S 0
#define R8_FMCW_STOP_FREQ_4_0_M 0xff

#define R8_FMCW_STOP_FREQ_4_1 0xa
#define R8_FMCW_STOP_FREQ_4_1_S 0
#define R8_FMCW_STOP_FREQ_4_1_M 0xff

#define R8_FMCW_STOP_FREQ_4_2 0xb
#define R8_FMCW_STOP_FREQ_4_2_S 0
#define R8_FMCW_STOP_FREQ_4_2_M 0xff

#define R8_FMCW_STOP_FREQ_4_3 0xc
#define R8_FMCW_STOP_FREQ_4_3_S 0
#define R8_FMCW_STOP_FREQ_4_3_M 0xff

#define R8_FMCW_STEP_UP_FREQ_4_0 0xd
#define R8_FMCW_STEP_UP_FREQ_4_0_S 0
#define R8_FMCW_STEP_UP_FREQ_4_0_M 0xff

#define R8_FMCW_STEP_UP_FREQ_4_1 0xe
#define R8_FMCW_STEP_UP_FREQ_4_1_S 0
#define R8_FMCW_STEP_UP_FREQ_4_1_M 0xff

#define R8_FMCW_STEP_UP_FREQ_4_2 0xf
#define R8_FMCW_STEP_UP_FREQ_4_2_S 0
#define R8_FMCW_STEP_UP_FREQ_4_2_M 0xff

#define R8_FMCW_STEP_UP_FREQ_4_3 0x10
#define R8_FMCW_STEP_UP_FREQ_4_3_S 0
#define R8_FMCW_STEP_UP_FREQ_4_3_M 0xf

#define R8_FMCW_STEP_DN_FREQ_4_0 0x11
#define R8_FMCW_STEP_DN_FREQ_4_0_S 0
#define R8_FMCW_STEP_DN_FREQ_4_0_M 0xff

#define R8_FMCW_STEP_DN_FREQ_4_1 0x12
#define R8_FMCW_STEP_DN_FREQ_4_1_S 0
#define R8_FMCW_STEP_DN_FREQ_4_1_M 0xff

#define R8_FMCW_STEP_DN_FREQ_4_2 0x13
#define R8_FMCW_STEP_DN_FREQ_4_2_S 0
#define R8_FMCW_STEP_DN_FREQ_4_2_M 0xff

#define R8_FMCW_STEP_DN_FREQ_4_3 0x14
#define R8_FMCW_STEP_DN_FREQ_4_3_S 0
#define R8_FMCW_STEP_DN_FREQ_4_3_M 0xf

#define R8_FMCW_IDLE_4_0 0x15
#define R8_FMCW_IDLE_4_0_S 0
#define R8_FMCW_IDLE_4_0_M 0xff

#define R8_FMCW_IDLE_4_1 0x16
#define R8_FMCW_IDLE_4_1_S 0
#define R8_FMCW_IDLE_4_1_M 0xff

#define R8_FMCW_IDLE_4_2 0x17
#define R8_FMCW_IDLE_4_2_S 0
#define R8_FMCW_IDLE_4_2_M 0xff

#define R8_FMCW_IDLE_4_3 0x18
#define R8_FMCW_IDLE_4_3_S 0
#define R8_FMCW_IDLE_4_3_M 0xff

#define R8_FMCW_CHIRP_SIZE_4_0 0x19
#define R8_FMCW_CHIRP_SIZE_4_0_S 0
#define R8_FMCW_CHIRP_SIZE_4_0_M 0xff

#define R8_FMCW_CHIRP_SIZE_4_1 0x1a
#define R8_FMCW_CHIRP_SIZE_4_1_S 0
#define R8_FMCW_CHIRP_SIZE_4_1_M 0xff

#define R8_FMCW_START_FREQ_HP_4_0 0x1b
#define R8_FMCW_START_FREQ_HP_4_0_S 0
#define R8_FMCW_START_FREQ_HP_4_0_M 0xff

#define R8_FMCW_START_FREQ_HP_4_1 0x1c
#define R8_FMCW_START_FREQ_HP_4_1_S 0
#define R8_FMCW_START_FREQ_HP_4_1_M 0xff

#define R8_FMCW_START_FREQ_HP_4_2 0x1d
#define R8_FMCW_START_FREQ_HP_4_2_S 0
#define R8_FMCW_START_FREQ_HP_4_2_M 0xff

#define R8_FMCW_START_FREQ_HP_4_3 0x1e
#define R8_FMCW_START_FREQ_HP_4_3_S 0
#define R8_FMCW_START_FREQ_HP_4_3_M 0xff

#define R8_FMCW_STOP_FREQ_HP_4_0 0x1f
#define R8_FMCW_STOP_FREQ_HP_4_0_S 0
#define R8_FMCW_STOP_FREQ_HP_4_0_M 0xff

#define R8_FMCW_STOP_FREQ_HP_4_1 0x20
#define R8_FMCW_STOP_FREQ_HP_4_1_S 0
#define R8_FMCW_STOP_FREQ_HP_4_1_M 0xff

#define R8_FMCW_STOP_FREQ_HP_4_2 0x21
#define R8_FMCW_STOP_FREQ_HP_4_2_S 0
#define R8_FMCW_STOP_FREQ_HP_4_2_M 0xff

#define R8_FMCW_STOP_FREQ_HP_4_3 0x22
#define R8_FMCW_STOP_FREQ_HP_4_3_S 0
#define R8_FMCW_STOP_FREQ_HP_4_3_M 0xff

#define R8_FMCW_STEP_UP_FREQ_HP_4_0 0x23
#define R8_FMCW_STEP_UP_FREQ_HP_4_0_S 0
#define R8_FMCW_STEP_UP_FREQ_HP_4_0_M 0xff

#define R8_FMCW_STEP_UP_FREQ_HP_4_1 0x24
#define R8_FMCW_STEP_UP_FREQ_HP_4_1_S 0
#define R8_FMCW_STEP_UP_FREQ_HP_4_1_M 0xff

#define R8_FMCW_STEP_UP_FREQ_HP_4_2 0x25
#define R8_FMCW_STEP_UP_FREQ_HP_4_2_S 0
#define R8_FMCW_STEP_UP_FREQ_HP_4_2_M 0xff

#define R8_FMCW_STEP_UP_FREQ_HP_4_3 0x26
#define R8_FMCW_STEP_UP_FREQ_HP_4_3_S 0
#define R8_FMCW_STEP_UP_FREQ_HP_4_3_M 0xf

#define R8_FMCW_STEP_DN_FREQ_HP_4_0 0x27
#define R8_FMCW_STEP_DN_FREQ_HP_4_0_S 0
#define R8_FMCW_STEP_DN_FREQ_HP_4_0_M 0xff

#define R8_FMCW_STEP_DN_FREQ_HP_4_1 0x28
#define R8_FMCW_STEP_DN_FREQ_HP_4_1_S 0
#define R8_FMCW_STEP_DN_FREQ_HP_4_1_M 0xff

#define R8_FMCW_STEP_DN_FREQ_HP_4_2 0x29
#define R8_FMCW_STEP_DN_FREQ_HP_4_2_S 0
#define R8_FMCW_STEP_DN_FREQ_HP_4_2_M 0xff

#define R8_FMCW_STEP_DN_FREQ_HP_4_3 0x2a
#define R8_FMCW_STEP_DN_FREQ_HP_4_3_S 0
#define R8_FMCW_STEP_DN_FREQ_HP_4_3_M 0xf

#define R8_FMCW_IDLE_HP_4_0 0x2b
#define R8_FMCW_IDLE_HP_4_0_S 0
#define R8_FMCW_IDLE_HP_4_0_M 0xff

#define R8_FMCW_IDLE_HP_4_1 0x2c
#define R8_FMCW_IDLE_HP_4_1_S 0
#define R8_FMCW_IDLE_HP_4_1_M 0xff

#define R8_FMCW_IDLE_HP_4_2 0x2d
#define R8_FMCW_IDLE_HP_4_2_S 0
#define R8_FMCW_IDLE_HP_4_2_M 0xff

#define R8_FMCW_IDLE_HP_4_3 0x2e
#define R8_FMCW_IDLE_HP_4_3_S 0
#define R8_FMCW_IDLE_HP_4_3_M 0xff

#define R8_FMCW_AGC_EN_4 0x2f
#define R8_FMCW_AGC_EN_4_AGC_EN_4_S 0
#define R8_FMCW_AGC_EN_4_AGC_EN_4_M 0x1
#define R8_FMCW_AGC_EN_4_AGC_FRM_CNT_PARITY_4_S 1
#define R8_FMCW_AGC_EN_4_AGC_FRM_CNT_PARITY_4_M 0x1

#define R8_FMCW_CS_AVA_DLY_4_0 0x30
#define R8_FMCW_CS_AVA_DLY_4_0_S 0
#define R8_FMCW_CS_AVA_DLY_4_0_M 0xff

#define R8_FMCW_CS_AVA_DLY_4_1 0x31
#define R8_FMCW_CS_AVA_DLY_4_1_S 0
#define R8_FMCW_CS_AVA_DLY_4_1_M 0xff

#define R8_FMCW_CS_AVA_DLY_4_2 0x32
#define R8_FMCW_CS_AVA_DLY_4_2_S 0
#define R8_FMCW_CS_AVA_DLY_4_2_M 0xff

#define R8_FMCW_CS_AVA_DLY_4_3 0x33
#define R8_FMCW_CS_AVA_DLY_4_3_S 0
#define R8_FMCW_CS_AVA_DLY_4_3_M 0xff

#define R8_FMCW_CS_AVA_EN_4 0x34
#define R8_FMCW_CS_AVA_EN_4_CS_AVA_EN_4_S 0
#define R8_FMCW_CS_AVA_EN_4_CS_AVA_EN_4_M 0x1
#define R8_FMCW_CS_AVA_EN_4_CS_AVA_PARITY_4_S 1
#define R8_FMCW_CS_AVA_EN_4_CS_AVA_PARITY_4_M 0x1
#define R8_FMCW_CS_AVA_EN_4_CS_AVA_TX_SEL_4_S 2
#define R8_FMCW_CS_AVA_EN_4_CS_AVA_TX_SEL_4_M 0x3

#define R8_FMCW_CS_DLY_4_0 0x35
#define R8_FMCW_CS_DLY_4_0_S 0
#define R8_FMCW_CS_DLY_4_0_M 0xff

#define R8_FMCW_CS_DLY_4_1 0x36
#define R8_FMCW_CS_DLY_4_1_S 0
#define R8_FMCW_CS_DLY_4_1_M 0xff

#define R8_FMCW_CS_DLY_4_2 0x37
#define R8_FMCW_CS_DLY_4_2_S 0
#define R8_FMCW_CS_DLY_4_2_M 0xff

#define R8_FMCW_CS_DLY_4_3 0x38
#define R8_FMCW_CS_DLY_4_3_S 0
#define R8_FMCW_CS_DLY_4_3_M 0xff

#define R8_FMCW_CS_EN_4 0x39
#define R8_FMCW_CS_EN_4_S 0
#define R8_FMCW_CS_EN_4_M 0x1

#define R8_FMCW_HP_EN_4 0x3a
#define R8_FMCW_HP_EN_4_S 0
#define R8_FMCW_HP_EN_4_M 0x1

#define R8_FMCW_PS_CTRL_4_0 0x3b
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX0_EN_4_S 0
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX0_EN_4_M 0x1
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX1_EN_4_S 1
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX1_EN_4_M 0x1
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX2_EN_4_S 2
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX2_EN_4_M 0x1
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX3_EN_4_S 3
#define R8_FMCW_PS_CTRL_4_0_PS_BYPR_TX3_EN_4_M 0x1

#define R8_FMCW_PS_CTRL_4_1 0x3c
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX0_EN_4_S 0
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX0_EN_4_M 0x1
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX1_EN_4_S 1
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX1_EN_4_M 0x1
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX2_EN_4_S 2
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX2_EN_4_M 0x1
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX3_EN_4_S 3
#define R8_FMCW_PS_CTRL_4_1_PS_OPST_TX3_EN_4_M 0x1

#define R8_FMCW_PS_EN_4 0x3d
#define R8_FMCW_PS_EN_4_PS_EN_4_S 0
#define R8_FMCW_PS_EN_4_PS_EN_4_M 0x1
#define R8_FMCW_PS_EN_4_PS_S_4_S 1
#define R8_FMCW_PS_EN_4_PS_S_4_M 0x1

#define R8_FMCW_TX0_CTRL_4_0 0x3e
#define R8_FMCW_TX0_CTRL_4_0_F3C_EN_4_S 0
#define R8_FMCW_TX0_CTRL_4_0_F3C_EN_4_M 0x1
#define R8_FMCW_TX0_CTRL_4_0_F3C_SEL_4_S 1
#define R8_FMCW_TX0_CTRL_4_0_F3C_SEL_4_M 0x3

#define R8_FMCW_TX0_CTRL_4_1 0x3f
#define R8_FMCW_TX0_CTRL_4_1_VAM_4_S 0
#define R8_FMCW_TX0_CTRL_4_1_VAM_4_M 0x3
#define R8_FMCW_TX0_CTRL_4_1_VAM_3_S 2
#define R8_FMCW_TX0_CTRL_4_1_VAM_3_M 0x3
#define R8_FMCW_TX0_CTRL_4_1_VAM_2_S 4
#define R8_FMCW_TX0_CTRL_4_1_VAM_2_M 0x3
#define R8_FMCW_TX0_CTRL_4_1_VAM_1_S 6
#define R8_FMCW_TX0_CTRL_4_1_VAM_1_M 0x3

#define R8_FMCW_TX0_CTRL_4_2 0x40
#define R8_FMCW_TX0_CTRL_4_2_VAM_EN_S 0
#define R8_FMCW_TX0_CTRL_4_2_VAM_EN_M 0x1
#define R8_FMCW_TX0_CTRL_4_2_VAM_P_S 1
#define R8_FMCW_TX0_CTRL_4_2_VAM_P_M 0x3
#define R8_FMCW_TX0_CTRL_4_2_VAM_S_S 3
#define R8_FMCW_TX0_CTRL_4_2_VAM_S_M 0x1
#define R8_FMCW_TX0_CTRL_4_2_OFF_S_S 4
#define R8_FMCW_TX0_CTRL_4_2_OFF_S_M 0x3
#define R8_FMCW_TX0_CTRL_4_2_VAM_RM_S 6
#define R8_FMCW_TX0_CTRL_4_2_VAM_RM_M 0x1

#define R8_FMCW_TX1_CTRL_4_0 0x41
#define R8_FMCW_TX1_CTRL_4_0_F3C_EN_4_S 0
#define R8_FMCW_TX1_CTRL_4_0_F3C_EN_4_M 0x1
#define R8_FMCW_TX1_CTRL_4_0_F3C_SEL_4_S 1
#define R8_FMCW_TX1_CTRL_4_0_F3C_SEL_4_M 0x3

#define R8_FMCW_TX1_CTRL_4_1 0x42
#define R8_FMCW_TX1_CTRL_4_1_VAM_4_S 0
#define R8_FMCW_TX1_CTRL_4_1_VAM_4_M 0x3
#define R8_FMCW_TX1_CTRL_4_1_VAM_3_S 2
#define R8_FMCW_TX1_CTRL_4_1_VAM_3_M 0x3
#define R8_FMCW_TX1_CTRL_4_1_VAM_2_S 4
#define R8_FMCW_TX1_CTRL_4_1_VAM_2_M 0x3
#define R8_FMCW_TX1_CTRL_4_1_VAM_1_S 6
#define R8_FMCW_TX1_CTRL_4_1_VAM_1_M 0x3

#define R8_FMCW_TX1_CTRL_4_2 0x43
#define R8_FMCW_TX1_CTRL_4_2_VAM_EN_S 0
#define R8_FMCW_TX1_CTRL_4_2_VAM_EN_M 0x1
#define R8_FMCW_TX1_CTRL_4_2_VAM_P_S 1
#define R8_FMCW_TX1_CTRL_4_2_VAM_P_M 0x3
#define R8_FMCW_TX1_CTRL_4_2_VAM_S_S 3
#define R8_FMCW_TX1_CTRL_4_2_VAM_S_M 0x1
#define R8_FMCW_TX1_CTRL_4_2_OFF_S_S 4
#define R8_FMCW_TX1_CTRL_4_2_OFF_S_M 0x3
#define R8_FMCW_TX1_CTRL_4_2_VAM_RM_S 6
#define R8_FMCW_TX1_CTRL_4_2_VAM_RM_M 0x1

#define R8_FMCW_TX2_CTRL_4_0 0x44
#define R8_FMCW_TX2_CTRL_4_0_F3C_EN_4_S 0
#define R8_FMCW_TX2_CTRL_4_0_F3C_EN_4_M 0x1
#define R8_FMCW_TX2_CTRL_4_0_F3C_SEL_4_S 1
#define R8_FMCW_TX2_CTRL_4_0_F3C_SEL_4_M 0x3

#define R8_FMCW_TX2_CTRL_4_1 0x45
#define R8_FMCW_TX2_CTRL_4_1_VAM_4_S 0
#define R8_FMCW_TX2_CTRL_4_1_VAM_4_M 0x3
#define R8_FMCW_TX2_CTRL_4_1_VAM_3_S 2
#define R8_FMCW_TX2_CTRL_4_1_VAM_3_M 0x3
#define R8_FMCW_TX2_CTRL_4_1_VAM_2_S 4
#define R8_FMCW_TX2_CTRL_4_1_VAM_2_M 0x3
#define R8_FMCW_TX2_CTRL_4_1_VAM_1_S 6
#define R8_FMCW_TX2_CTRL_4_1_VAM_1_M 0x3

#define R8_FMCW_TX2_CTRL_4_2 0x46
#define R8_FMCW_TX2_CTRL_4_2_VAM_EN_S 0
#define R8_FMCW_TX2_CTRL_4_2_VAM_EN_M 0x1
#define R8_FMCW_TX2_CTRL_4_2_VAM_P_S 1
#define R8_FMCW_TX2_CTRL_4_2_VAM_P_M 0x3
#define R8_FMCW_TX2_CTRL_4_2_VAM_S_S 3
#define R8_FMCW_TX2_CTRL_4_2_VAM_S_M 0x1
#define R8_FMCW_TX2_CTRL_4_2_OFF_S_S 4
#define R8_FMCW_TX2_CTRL_4_2_OFF_S_M 0x3
#define R8_FMCW_TX2_CTRL_4_2_VAM_RM_S 6
#define R8_FMCW_TX2_CTRL_4_2_VAM_RM_M 0x1

#define R8_FMCW_TX3_CTRL_4_0 0x47
#define R8_FMCW_TX3_CTRL_4_0_F3C_EN_4_S 0
#define R8_FMCW_TX3_CTRL_4_0_F3C_EN_4_M 0x1
#define R8_FMCW_TX3_CTRL_4_0_F3C_SEL_4_S 1
#define R8_FMCW_TX3_CTRL_4_0_F3C_SEL_4_M 0x3

#define R8_FMCW_TX3_CTRL_4_1 0x48
#define R8_FMCW_TX3_CTRL_4_1_VAM_4_S 0
#define R8_FMCW_TX3_CTRL_4_1_VAM_4_M 0x3
#define R8_FMCW_TX3_CTRL_4_1_VAM_3_S 2
#define R8_FMCW_TX3_CTRL_4_1_VAM_3_M 0x3
#define R8_FMCW_TX3_CTRL_4_1_VAM_2_S 4
#define R8_FMCW_TX3_CTRL_4_1_VAM_2_M 0x3
#define R8_FMCW_TX3_CTRL_4_1_VAM_1_S 6
#define R8_FMCW_TX3_CTRL_4_1_VAM_1_M 0x3

#define R8_FMCW_TX3_CTRL_4_2 0x49
#define R8_FMCW_TX3_CTRL_4_2_VAM_EN_S 0
#define R8_FMCW_TX3_CTRL_4_2_VAM_EN_M 0x1
#define R8_FMCW_TX3_CTRL_4_2_VAM_P_S 1
#define R8_FMCW_TX3_CTRL_4_2_VAM_P_M 0x3
#define R8_FMCW_TX3_CTRL_4_2_VAM_S_S 3
#define R8_FMCW_TX3_CTRL_4_2_VAM_S_M 0x1
#define R8_FMCW_TX3_CTRL_4_2_OFF_S_S 4
#define R8_FMCW_TX3_CTRL_4_2_OFF_S_M 0x3
#define R8_FMCW_TX3_CTRL_4_2_VAM_RM_S 6
#define R8_FMCW_TX3_CTRL_4_2_VAM_RM_M 0x1

#define R8_CH0_FILTER_DC_CANCEL_4_0 0x4a
#define R8_CH0_FILTER_DC_CANCEL_4_0_S 0
#define R8_CH0_FILTER_DC_CANCEL_4_0_M 0xff

#define R8_CH0_FILTER_DC_CANCEL_4_1 0x4b
#define R8_CH0_FILTER_DC_CANCEL_4_1_S 0
#define R8_CH0_FILTER_DC_CANCEL_4_1_M 0xff

#define R8_CH0_FILTER_DC_CANCEL_4_2 0x4c
#define R8_CH0_FILTER_DC_CANCEL_4_2_S 0
#define R8_CH0_FILTER_DC_CANCEL_4_2_M 0x7f

#define R8_CH1_FILTER_DC_CANCEL_4_0 0x4d
#define R8_CH1_FILTER_DC_CANCEL_4_0_S 0
#define R8_CH1_FILTER_DC_CANCEL_4_0_M 0xff

#define R8_CH1_FILTER_DC_CANCEL_4_1 0x4e
#define R8_CH1_FILTER_DC_CANCEL_4_1_S 0
#define R8_CH1_FILTER_DC_CANCEL_4_1_M 0xff

#define R8_CH1_FILTER_DC_CANCEL_4_2 0x4f
#define R8_CH1_FILTER_DC_CANCEL_4_2_S 0
#define R8_CH1_FILTER_DC_CANCEL_4_2_M 0x7f

#define R8_CH2_FILTER_DC_CANCEL_4_0 0x50
#define R8_CH2_FILTER_DC_CANCEL_4_0_S 0
#define R8_CH2_FILTER_DC_CANCEL_4_0_M 0xff

#define R8_CH2_FILTER_DC_CANCEL_4_1 0x51
#define R8_CH2_FILTER_DC_CANCEL_4_1_S 0
#define R8_CH2_FILTER_DC_CANCEL_4_1_M 0xff

#define R8_CH2_FILTER_DC_CANCEL_4_2 0x52
#define R8_CH2_FILTER_DC_CANCEL_4_2_S 0
#define R8_CH2_FILTER_DC_CANCEL_4_2_M 0x7f

#define R8_CH3_FILTER_DC_CANCEL_4_0 0x53
#define R8_CH3_FILTER_DC_CANCEL_4_0_S 0
#define R8_CH3_FILTER_DC_CANCEL_4_0_M 0xff

#define R8_CH3_FILTER_DC_CANCEL_4_1 0x54
#define R8_CH3_FILTER_DC_CANCEL_4_1_S 0
#define R8_CH3_FILTER_DC_CANCEL_4_1_M 0xff

#define R8_CH3_FILTER_DC_CANCEL_4_2 0x55
#define R8_CH3_FILTER_DC_CANCEL_4_2_S 0
#define R8_CH3_FILTER_DC_CANCEL_4_2_M 0x7f

#define R8_FILTER_DAT_SFT_SEL_4 0x56
#define R8_FILTER_DAT_SFT_SEL_4_S 0
#define R8_FILTER_DAT_SFT_SEL_4_M 0x7

#define R8_FILTER_BDW_SEL_4 0x57
#define R8_FILTER_BDW_SEL_4_S 0
#define R8_FILTER_BDW_SEL_4_M 0x3

#define R8_FILTER_CLK_CTRL_4_0 0x58
#define R8_FILTER_CLK_CTRL_4_0_BW20M_EN_4_S 0
#define R8_FILTER_CLK_CTRL_4_0_BW20M_EN_4_M 0xf
#define R8_FILTER_CLK_CTRL_4_0_CLK_SEL_4_S 4
#define R8_FILTER_CLK_CTRL_4_0_CLK_SEL_4_M 0x1
#define R8_FILTER_CLK_CTRL_4_0_RP_SDMADC_CLKSEL_4_S 5
#define R8_FILTER_CLK_CTRL_4_0_RP_SDMADC_CLKSEL_4_M 0x1

#define R8_FILTER_CLK_CTRL_4_1 0x59
#define R8_FILTER_CLK_CTRL_4_1_S 0
#define R8_FILTER_CLK_CTRL_4_1_M 0x1

#define R8_FMCW_CMD_PRD_4 0x5a
#define R8_FMCW_CMD_PRD_4_S 0
#define R8_FMCW_CMD_PRD_4_M 0xff

#define R8_FMCW_CMD_SKP_4 0x5b
#define R8_FMCW_CMD_SKP_4_S 0
#define R8_FMCW_CMD_SKP_4_M 0xff

#define R8_FMCW_CMD_TIMER_X_4_0 0x5c
#define R8_FMCW_CMD_TIMER_X_4_0_S 0
#define R8_FMCW_CMD_TIMER_X_4_0_M 0xff

#define R8_FMCW_CMD_TIMER_X_4_1 0x5d
#define R8_FMCW_CMD_TIMER_X_4_1_S 0
#define R8_FMCW_CMD_TIMER_X_4_1_M 0xff

#define R8_FMCW_CMD_TIMER_X_4_2 0x5e
#define R8_FMCW_CMD_TIMER_X_4_2_S 0
#define R8_FMCW_CMD_TIMER_X_4_2_M 0xff

#define R8_FMCW_CMD_TIMER_X_4_3 0x5f
#define R8_FMCW_CMD_TIMER_X_4_3_S 0
#define R8_FMCW_CMD_TIMER_X_4_3_M 0xff

#define R8_FMCW_CMD_NUM_4_0 0x60
#define R8_FMCW_CMD_NUM_4_0_S 0
#define R8_FMCW_CMD_NUM_4_0_M 0xff

#define R8_FMCW_CMD_TIMER_Y_4_0 0x61
#define R8_FMCW_CMD_TIMER_Y_4_0_S 0
#define R8_FMCW_CMD_TIMER_Y_4_0_M 0xff

#define R8_FMCW_CMD_TIMER_Y_4_1 0x62
#define R8_FMCW_CMD_TIMER_Y_4_1_S 0
#define R8_FMCW_CMD_TIMER_Y_4_1_M 0xff

#define R8_FMCW_CMD_TIMER_Y_4_2 0x63
#define R8_FMCW_CMD_TIMER_Y_4_2_S 0
#define R8_FMCW_CMD_TIMER_Y_4_2_M 0xff

#define R8_FMCW_CMD_TIMER_Y_4_3 0x64
#define R8_FMCW_CMD_TIMER_Y_4_3_S 0
#define R8_FMCW_CMD_TIMER_Y_4_3_M 0xff

#define R8_FMCW_CMD_NUM_4_1 0x65
#define R8_FMCW_CMD_NUM_4_1_S 0
#define R8_FMCW_CMD_NUM_4_1_M 0xff

#define R8_FMCW_CMD_TIMER_Z_4_0 0x66
#define R8_FMCW_CMD_TIMER_Z_4_0_S 0
#define R8_FMCW_CMD_TIMER_Z_4_0_M 0xff

#define R8_FMCW_CMD_TIMER_Z_4_1 0x67
#define R8_FMCW_CMD_TIMER_Z_4_1_S 0
#define R8_FMCW_CMD_TIMER_Z_4_1_M 0xff

#define R8_FMCW_CMD_TIMER_Z_4_2 0x68
#define R8_FMCW_CMD_TIMER_Z_4_2_S 0
#define R8_FMCW_CMD_TIMER_Z_4_2_M 0xff

#define R8_FMCW_CMD_TIMER_Z_4_3 0x69
#define R8_FMCW_CMD_TIMER_Z_4_3_S 0
#define R8_FMCW_CMD_TIMER_Z_4_3_M 0xff

#define R8_FMCW_CMD_NUM_4_2 0x6a
#define R8_FMCW_CMD_NUM_4_2_S 0
#define R8_FMCW_CMD_NUM_4_2_M 0xff

#define R8_FMCW_AT_DLY_4_0 0x6b
#define R8_FMCW_AT_DLY_4_0_S 0
#define R8_FMCW_AT_DLY_4_0_M 0xff

#define R8_FMCW_AT_DLY_4_1 0x6c
#define R8_FMCW_AT_DLY_4_1_S 0
#define R8_FMCW_AT_DLY_4_1_M 0xff

#define R8_FMCW_AT_DLY_4_2 0x6d
#define R8_FMCW_AT_DLY_4_2_S 0
#define R8_FMCW_AT_DLY_4_2_M 0xff

#define R8_FMCW_AT_DLY_4_3 0x6e
#define R8_FMCW_AT_DLY_4_3_S 0
#define R8_FMCW_AT_DLY_4_3_M 0xff

#define R8_FMCW_AT_DLY_EN_4 0x6f
#define R8_FMCW_AT_DLY_EN_4_S 0
#define R8_FMCW_AT_DLY_EN_4_M 0x1

#define R9_LP_TST_EN0 0x1
#define R9_LP_TST_EN0_TX3_PA_BI_EN_LP_TST_S 0
#define R9_LP_TST_EN0_TX3_PA_BI_EN_LP_TST_M 0x1
#define R9_LP_TST_EN0_TX3_PADR_BI_EN_LP_TST_S 1
#define R9_LP_TST_EN0_TX3_PADR_BI_EN_LP_TST_M 0x1
#define R9_LP_TST_EN0_TX2_PA_BI_EN_LP_TST_S 2
#define R9_LP_TST_EN0_TX2_PA_BI_EN_LP_TST_M 0x1
#define R9_LP_TST_EN0_TX2_PADR_BI_EN_LP_TST_S 3
#define R9_LP_TST_EN0_TX2_PADR_BI_EN_LP_TST_M 0x1
#define R9_LP_TST_EN0_TX1_PA_BI_EN_LP_TST_S 4
#define R9_LP_TST_EN0_TX1_PA_BI_EN_LP_TST_M 0x1
#define R9_LP_TST_EN0_TX1_PADR_BI_EN_LP_TST_S 5
#define R9_LP_TST_EN0_TX1_PADR_BI_EN_LP_TST_M 0x1
#define R9_LP_TST_EN0_TX0_PA_BI_EN_LP_TST_S 6
#define R9_LP_TST_EN0_TX0_PA_BI_EN_LP_TST_M 0x1
#define R9_LP_TST_EN0_TX0_PADR_BI_EN_LP_TST_S 7
#define R9_LP_TST_EN0_TX0_PADR_BI_EN_LP_TST_M 0x1

#define R9_LP_TST_EN1 0x2
#define R9_LP_TST_EN1_RXRF_CH3_RXBIST_EN_LP_TST_S 0
#define R9_LP_TST_EN1_RXRF_CH3_RXBIST_EN_LP_TST_M 0x1
#define R9_LP_TST_EN1_RXRF_CH2_RXBIST_EN_LP_TST_S 1
#define R9_LP_TST_EN1_RXRF_CH2_RXBIST_EN_LP_TST_M 0x1
#define R9_LP_TST_EN1_RXRF_CH1_RXBIST_EN_LP_TST_S 2
#define R9_LP_TST_EN1_RXRF_CH1_RXBIST_EN_LP_TST_M 0x1
#define R9_LP_TST_EN1_RXRF_CH0_RXBIST_EN_LP_TST_S 3
#define R9_LP_TST_EN1_RXRF_CH0_RXBIST_EN_LP_TST_M 0x1
#define R9_LP_TST_EN1_BIST_DAC2BB_LP_TST_S 4
#define R9_LP_TST_EN1_BIST_DAC2BB_LP_TST_M 0x1
#define R9_LP_TST_EN1_DAC_EN_LP_TST_S 5
#define R9_LP_TST_EN1_DAC_EN_LP_TST_M 0x1
#define R9_LP_TST_EN1_LDO11_BIST_EN_LP_TST_S 6
#define R9_LP_TST_EN1_LDO11_BIST_EN_LP_TST_M 0x1

#define R9_LP_TST_EN2 0x3
#define R9_LP_TST_EN2_BIST_BUFF_STG5_EN_LP_TST_S 0
#define R9_LP_TST_EN2_BIST_BUFF_STG5_EN_LP_TST_M 0x1
#define R9_LP_TST_EN2_BIST_BUFF_STG4_EN_LP_TST_S 1
#define R9_LP_TST_EN2_BIST_BUFF_STG4_EN_LP_TST_M 0x1
#define R9_LP_TST_EN2_BIST_BUFF_STG3_EN_LP_TST_S 2
#define R9_LP_TST_EN2_BIST_BUFF_STG3_EN_LP_TST_M 0x1
#define R9_LP_TST_EN2_BIST_BUFF_STG2_EN_LP_TST_S 3
#define R9_LP_TST_EN2_BIST_BUFF_STG2_EN_LP_TST_M 0x1
#define R9_LP_TST_EN2_BIST_BUFF_STG1_EN_LP_TST_S 4
#define R9_LP_TST_EN2_BIST_BUFF_STG1_EN_LP_TST_M 0x1
#define R9_LP_TST_EN2_BIREF_BIST_MIXER_EN_LP_TST_S 5
#define R9_LP_TST_EN2_BIREF_BIST_MIXER_EN_LP_TST_M 0x1
#define R9_LP_TST_EN2_BIST_BB_MUXO_LP_TST_S 6
#define R9_LP_TST_EN2_BIST_BB_MUXO_LP_TST_M 0x1
#define R9_LP_TST_EN2_MUX_DIFF_EN_LP_TST_S 7
#define R9_LP_TST_EN2_MUX_DIFF_EN_LP_TST_M 0x1

#define R9_LP_TST_EN3 0x4
#define R9_LP_TST_EN3_CH3_RXRF_TIA_VINP_T_EN_LP_TST_S 0
#define R9_LP_TST_EN3_CH3_RXRF_TIA_VINP_T_EN_LP_TST_M 0x1
#define R9_LP_TST_EN3_CH3_RXRF_TIA_VINN_T_EN_LP_TST_S 1
#define R9_LP_TST_EN3_CH3_RXRF_TIA_VINN_T_EN_LP_TST_M 0x1
#define R9_LP_TST_EN3_CH2_RXRF_TIA_VINP_T_EN_LP_TST_S 2
#define R9_LP_TST_EN3_CH2_RXRF_TIA_VINP_T_EN_LP_TST_M 0x1
#define R9_LP_TST_EN3_CH2_RXRF_TIA_VINN_T_EN_LP_TST_S 3
#define R9_LP_TST_EN3_CH2_RXRF_TIA_VINN_T_EN_LP_TST_M 0x1
#define R9_LP_TST_EN3_CH1_RXRF_TIA_VINP_T_EN_LP_TST_S 4
#define R9_LP_TST_EN3_CH1_RXRF_TIA_VINP_T_EN_LP_TST_M 0x1
#define R9_LP_TST_EN3_CH1_RXRF_TIA_VINN_T_EN_LP_TST_S 5
#define R9_LP_TST_EN3_CH1_RXRF_TIA_VINN_T_EN_LP_TST_M 0x1
#define R9_LP_TST_EN3_CH0_RXRF_TIA_VINP_T_EN_LP_TST_S 6
#define R9_LP_TST_EN3_CH0_RXRF_TIA_VINP_T_EN_LP_TST_M 0x1
#define R9_LP_TST_EN3_CH0_RXRF_TIA_VINN_T_EN_LP_TST_S 7
#define R9_LP_TST_EN3_CH0_RXRF_TIA_VINN_T_EN_LP_TST_M 0x1

#define R9_CH0_RXBB 0x5
#define R9_CH0_RXBB_OMUX_SEL_LP_TST_S 0
#define R9_CH0_RXBB_OMUX_SEL_LP_TST_M 0xf
#define R9_CH0_RXBB_TSTMUX_SEL_LP_TST_S 4
#define R9_CH0_RXBB_TSTMUX_SEL_LP_TST_M 0xf

#define R9_CH1_RXBB 0x6
#define R9_CH1_RXBB_OMUX_SEL_LP_TST_S 0
#define R9_CH1_RXBB_OMUX_SEL_LP_TST_M 0xf
#define R9_CH1_RXBB_TSTMUX_SEL_LP_TST_S 4
#define R9_CH1_RXBB_TSTMUX_SEL_LP_TST_M 0xf

#define R9_CH2_RXBB 0x7
#define R9_CH2_RXBB_OMUX_SEL_LP_TST_S 0
#define R9_CH2_RXBB_OMUX_SEL_LP_TST_M 0xf
#define R9_CH2_RXBB_TSTMUX_SEL_LP_TST_S 4
#define R9_CH2_RXBB_TSTMUX_SEL_LP_TST_M 0xf

#define R9_CH3_RXBB 0x8
#define R9_CH3_RXBB_OMUX_SEL_LP_TST_S 0
#define R9_CH3_RXBB_OMUX_SEL_LP_TST_M 0xf
#define R9_CH3_RXBB_TSTMUX_SEL_LP_TST_S 4
#define R9_CH3_RXBB_TSTMUX_SEL_LP_TST_M 0xf

#define R9_DAC_LP_TST 0x9
#define R9_DAC_LP_TST_ENA_R_S 0
#define R9_DAC_LP_TST_ENA_R_M 0x1
#define R9_DAC_LP_TST_DIV_R_S 1
#define R9_DAC_LP_TST_DIV_R_M 0x3
#define R9_DAC_LP_TST_MUL_R_S 3
#define R9_DAC_LP_TST_MUL_R_M 0x3

#define R9_LP_TST_FREQ_0 0xa
#define R9_LP_TST_FREQ_0_S 0
#define R9_LP_TST_FREQ_0_M 0xff

#define R9_LP_TST_FREQ_1 0xb
#define R9_LP_TST_FREQ_1_S 0
#define R9_LP_TST_FREQ_1_M 0xff

#define R9_LP_TST_FREQ_2 0xc
#define R9_LP_TST_FREQ_2_S 0
#define R9_LP_TST_FREQ_2_M 0xff

#define R9_LP_TST_FREQ_3 0xd
#define R9_LP_TST_FREQ_3_S 0
#define R9_LP_TST_FREQ_3_M 0xff

#define R9_LP_TST_ATO_SIZE_0 0xe
#define R9_LP_TST_ATO_SIZE_0_S 0
#define R9_LP_TST_ATO_SIZE_0_M 0xff

#define R9_LP_TST_ATO_SIZE_1 0xf
#define R9_LP_TST_ATO_SIZE_1_S 0
#define R9_LP_TST_ATO_SIZE_1_M 0xff

#define R9_LP_TST_ATO_SIZE_2 0x10
#define R9_LP_TST_ATO_SIZE_2_S 0
#define R9_LP_TST_ATO_SIZE_2_M 0xff

#define R9_LP_TST_ATO_SIZE_3 0x11
#define R9_LP_TST_ATO_SIZE_3_S 0
#define R9_LP_TST_ATO_SIZE_3_M 0xff

#define R9_LP_TST_ATO_SKP_0 0x12
#define R9_LP_TST_ATO_SKP_0_S 0
#define R9_LP_TST_ATO_SKP_0_M 0xff

#define R9_LP_TST_ATO_SKP_1 0x13
#define R9_LP_TST_ATO_SKP_1_S 0
#define R9_LP_TST_ATO_SKP_1_M 0xff

#define R9_LP_TST_ATO_SKP_2 0x14
#define R9_LP_TST_ATO_SKP_2_S 0
#define R9_LP_TST_ATO_SKP_2_M 0xff

#define R9_LP_TST_ATO_SKP_3 0x15
#define R9_LP_TST_ATO_SKP_3_S 0
#define R9_LP_TST_ATO_SKP_3_M 0xff

#define R9_LP_TST_ATO_PRD 0x16
#define R9_LP_TST_ATO_PRD_S 0
#define R9_LP_TST_ATO_PRD_M 0xf

#define R9_LP_TST_ATO_EN 0x17
#define R9_LP_TST_ATO_EN_S 0
#define R9_LP_TST_ATO_EN_M 0x1

#define R9_LP_TST_EN 0x18
#define R9_LP_TST_EN_S 0
#define R9_LP_TST_EN_M 0x1

#define R10_LDO_MON_TIME_CNT_0 0x1
#define R10_LDO_MON_TIME_CNT_0_S 0
#define R10_LDO_MON_TIME_CNT_0_M 0xff

#define R10_LDO_MON_TIME_CNT_1 0x2
#define R10_LDO_MON_TIME_CNT_1_S 0
#define R10_LDO_MON_TIME_CNT_1_M 0xff

#define R10_LDO_MON_VTH10150_HIGH_0 0x3
#define R10_LDO_MON_VTH10150_HIGH_0_S 0
#define R10_LDO_MON_VTH10150_HIGH_0_M 0xff

#define R10_LDO_MON_VTH10150_HIGH_1 0x4
#define R10_LDO_MON_VTH10150_HIGH_1_S 0
#define R10_LDO_MON_VTH10150_HIGH_1_M 0xff

#define R10_LDO_MON_VTH10150_HIGH_2 0x5
#define R10_LDO_MON_VTH10150_HIGH_2_S 0
#define R10_LDO_MON_VTH10150_HIGH_2_M 0x3

#define R10_LDO_MON_VTH10150_LOW_0 0x6
#define R10_LDO_MON_VTH10150_LOW_0_S 0
#define R10_LDO_MON_VTH10150_LOW_0_M 0xff

#define R10_LDO_MON_VTH10150_LOW_1 0x7
#define R10_LDO_MON_VTH10150_LOW_1_S 0
#define R10_LDO_MON_VTH10150_LOW_1_M 0xff

#define R10_LDO_MON_VTH10150_LOW_2 0x8
#define R10_LDO_MON_VTH10150_LOW_2_S 0
#define R10_LDO_MON_VTH10150_LOW_2_M 0x3

#define R10_LDO_MON_VTH1075_HIGH_0 0x9
#define R10_LDO_MON_VTH1075_HIGH_0_S 0
#define R10_LDO_MON_VTH1075_HIGH_0_M 0xff

#define R10_LDO_MON_VTH1075_HIGH_1 0xa
#define R10_LDO_MON_VTH1075_HIGH_1_S 0
#define R10_LDO_MON_VTH1075_HIGH_1_M 0xff

#define R10_LDO_MON_VTH1075_HIGH_2 0xb
#define R10_LDO_MON_VTH1075_HIGH_2_S 0
#define R10_LDO_MON_VTH1075_HIGH_2_M 0x3

#define R10_LDO_MON_VTH1075_LOW_0 0xc
#define R10_LDO_MON_VTH1075_LOW_0_S 0
#define R10_LDO_MON_VTH1075_LOW_0_M 0xff

#define R10_LDO_MON_VTH1075_LOW_1 0xd
#define R10_LDO_MON_VTH1075_LOW_1_S 0
#define R10_LDO_MON_VTH1075_LOW_1_M 0xff

#define R10_LDO_MON_VTH1075_LOW_2 0xe
#define R10_LDO_MON_VTH1075_LOW_2_S 0
#define R10_LDO_MON_VTH1075_LOW_2_M 0x3

#define R10_LDO_MON_VTH11150_HIGH_0 0xf
#define R10_LDO_MON_VTH11150_HIGH_0_S 0
#define R10_LDO_MON_VTH11150_HIGH_0_M 0xff

#define R10_LDO_MON_VTH11150_HIGH_1 0x10
#define R10_LDO_MON_VTH11150_HIGH_1_S 0
#define R10_LDO_MON_VTH11150_HIGH_1_M 0xff

#define R10_LDO_MON_VTH11150_HIGH_2 0x11
#define R10_LDO_MON_VTH11150_HIGH_2_S 0
#define R10_LDO_MON_VTH11150_HIGH_2_M 0x3

#define R10_LDO_MON_VTH11150_LOW_0 0x12
#define R10_LDO_MON_VTH11150_LOW_0_S 0
#define R10_LDO_MON_VTH11150_LOW_0_M 0xff

#define R10_LDO_MON_VTH11150_LOW_1 0x13
#define R10_LDO_MON_VTH11150_LOW_1_S 0
#define R10_LDO_MON_VTH11150_LOW_1_M 0xff

#define R10_LDO_MON_VTH11150_LOW_2 0x14
#define R10_LDO_MON_VTH11150_LOW_2_S 0
#define R10_LDO_MON_VTH11150_LOW_2_M 0x3

#define R10_LDO_MON_VTH1175_HIGH_0 0x15
#define R10_LDO_MON_VTH1175_HIGH_0_S 0
#define R10_LDO_MON_VTH1175_HIGH_0_M 0xff

#define R10_LDO_MON_VTH1175_HIGH_1 0x16
#define R10_LDO_MON_VTH1175_HIGH_1_S 0
#define R10_LDO_MON_VTH1175_HIGH_1_M 0xff

#define R10_LDO_MON_VTH1175_HIGH_2 0x17
#define R10_LDO_MON_VTH1175_HIGH_2_S 0
#define R10_LDO_MON_VTH1175_HIGH_2_M 0x3

#define R10_LDO_MON_VTH1175_LOW_0 0x18
#define R10_LDO_MON_VTH1175_LOW_0_S 0
#define R10_LDO_MON_VTH1175_LOW_0_M 0xff

#define R10_LDO_MON_VTH1175_LOW_1 0x19
#define R10_LDO_MON_VTH1175_LOW_1_S 0
#define R10_LDO_MON_VTH1175_LOW_1_M 0xff

#define R10_LDO_MON_VTH1175_LOW_2 0x1a
#define R10_LDO_MON_VTH1175_LOW_2_S 0
#define R10_LDO_MON_VTH1175_LOW_2_M 0x3

#define R10_LDO_MON_VTH12150_HIGH_0 0x1b
#define R10_LDO_MON_VTH12150_HIGH_0_S 0
#define R10_LDO_MON_VTH12150_HIGH_0_M 0xff

#define R10_LDO_MON_VTH12150_HIGH_1 0x1c
#define R10_LDO_MON_VTH12150_HIGH_1_S 0
#define R10_LDO_MON_VTH12150_HIGH_1_M 0xff

#define R10_LDO_MON_VTH12150_HIGH_2 0x1d
#define R10_LDO_MON_VTH12150_HIGH_2_S 0
#define R10_LDO_MON_VTH12150_HIGH_2_M 0x3

#define R10_LDO_MON_VTH12150_LOW_0 0x1e
#define R10_LDO_MON_VTH12150_LOW_0_S 0
#define R10_LDO_MON_VTH12150_LOW_0_M 0xff

#define R10_LDO_MON_VTH12150_LOW_1 0x1f
#define R10_LDO_MON_VTH12150_LOW_1_S 0
#define R10_LDO_MON_VTH12150_LOW_1_M 0xff

#define R10_LDO_MON_VTH12150_LOW_2 0x20
#define R10_LDO_MON_VTH12150_LOW_2_S 0
#define R10_LDO_MON_VTH12150_LOW_2_M 0x3

#define R10_LDO_MON_VTH1275_HIGH_0 0x21
#define R10_LDO_MON_VTH1275_HIGH_0_S 0
#define R10_LDO_MON_VTH1275_HIGH_0_M 0xff

#define R10_LDO_MON_VTH1275_HIGH_1 0x22
#define R10_LDO_MON_VTH1275_HIGH_1_S 0
#define R10_LDO_MON_VTH1275_HIGH_1_M 0xff

#define R10_LDO_MON_VTH1275_HIGH_2 0x23
#define R10_LDO_MON_VTH1275_HIGH_2_S 0
#define R10_LDO_MON_VTH1275_HIGH_2_M 0x3

#define R10_LDO_MON_VTH1275_LOW_0 0x24
#define R10_LDO_MON_VTH1275_LOW_0_S 0
#define R10_LDO_MON_VTH1275_LOW_0_M 0xff

#define R10_LDO_MON_VTH1275_LOW_1 0x25
#define R10_LDO_MON_VTH1275_LOW_1_S 0
#define R10_LDO_MON_VTH1275_LOW_1_M 0xff

#define R10_LDO_MON_VTH1275_LOW_2 0x26
#define R10_LDO_MON_VTH1275_LOW_2_S 0
#define R10_LDO_MON_VTH1275_LOW_2_M 0x3

#define R10_LDO_MON_VTH13150_HIGH_0 0x27
#define R10_LDO_MON_VTH13150_HIGH_0_S 0
#define R10_LDO_MON_VTH13150_HIGH_0_M 0xff

#define R10_LDO_MON_VTH13150_HIGH_1 0x28
#define R10_LDO_MON_VTH13150_HIGH_1_S 0
#define R10_LDO_MON_VTH13150_HIGH_1_M 0xff

#define R10_LDO_MON_VTH13150_HIGH_2 0x29
#define R10_LDO_MON_VTH13150_HIGH_2_S 0
#define R10_LDO_MON_VTH13150_HIGH_2_M 0x3

#define R10_LDO_MON_VTH13150_LOW_0 0x2a
#define R10_LDO_MON_VTH13150_LOW_0_S 0
#define R10_LDO_MON_VTH13150_LOW_0_M 0xff

#define R10_LDO_MON_VTH13150_LOW_1 0x2b
#define R10_LDO_MON_VTH13150_LOW_1_S 0
#define R10_LDO_MON_VTH13150_LOW_1_M 0xff

#define R10_LDO_MON_VTH13150_LOW_2 0x2c
#define R10_LDO_MON_VTH13150_LOW_2_S 0
#define R10_LDO_MON_VTH13150_LOW_2_M 0x3

#define R10_LDO_MON_VTH1375_HIGH_0 0x2d
#define R10_LDO_MON_VTH1375_HIGH_0_S 0
#define R10_LDO_MON_VTH1375_HIGH_0_M 0xff

#define R10_LDO_MON_VTH1375_HIGH_1 0x2e
#define R10_LDO_MON_VTH1375_HIGH_1_S 0
#define R10_LDO_MON_VTH1375_HIGH_1_M 0xff

#define R10_LDO_MON_VTH1375_HIGH_2 0x2f
#define R10_LDO_MON_VTH1375_HIGH_2_S 0
#define R10_LDO_MON_VTH1375_HIGH_2_M 0x3

#define R10_LDO_MON_VTH1375_LOW_0 0x30
#define R10_LDO_MON_VTH1375_LOW_0_S 0
#define R10_LDO_MON_VTH1375_LOW_0_M 0xff

#define R10_LDO_MON_VTH1375_LOW_1 0x31
#define R10_LDO_MON_VTH1375_LOW_1_S 0
#define R10_LDO_MON_VTH1375_LOW_1_M 0xff

#define R10_LDO_MON_VTH1375_LOW_2 0x32
#define R10_LDO_MON_VTH1375_LOW_2_S 0
#define R10_LDO_MON_VTH1375_LOW_2_M 0x3

#define R10_LDO_MON_VTH25150_HIGH_0 0x33
#define R10_LDO_MON_VTH25150_HIGH_0_S 0
#define R10_LDO_MON_VTH25150_HIGH_0_M 0xff

#define R10_LDO_MON_VTH25150_HIGH_1 0x34
#define R10_LDO_MON_VTH25150_HIGH_1_S 0
#define R10_LDO_MON_VTH25150_HIGH_1_M 0xff

#define R10_LDO_MON_VTH25150_HIGH_2 0x35
#define R10_LDO_MON_VTH25150_HIGH_2_S 0
#define R10_LDO_MON_VTH25150_HIGH_2_M 0x3

#define R10_LDO_MON_VTH25150_LOW_0 0x36
#define R10_LDO_MON_VTH25150_LOW_0_S 0
#define R10_LDO_MON_VTH25150_LOW_0_M 0xff

#define R10_LDO_MON_VTH25150_LOW_1 0x37
#define R10_LDO_MON_VTH25150_LOW_1_S 0
#define R10_LDO_MON_VTH25150_LOW_1_M 0xff

#define R10_LDO_MON_VTH25150_LOW_2 0x38
#define R10_LDO_MON_VTH25150_LOW_2_S 0
#define R10_LDO_MON_VTH25150_LOW_2_M 0x3

#define R10_LDO_MON_VTH2575_HIGH_0 0x39
#define R10_LDO_MON_VTH2575_HIGH_0_S 0
#define R10_LDO_MON_VTH2575_HIGH_0_M 0xff

#define R10_LDO_MON_VTH2575_HIGH_1 0x3a
#define R10_LDO_MON_VTH2575_HIGH_1_S 0
#define R10_LDO_MON_VTH2575_HIGH_1_M 0xff

#define R10_LDO_MON_VTH2575_HIGH_2 0x3b
#define R10_LDO_MON_VTH2575_HIGH_2_S 0
#define R10_LDO_MON_VTH2575_HIGH_2_M 0x3

#define R10_LDO_MON_VTH2575_LOW_0 0x3c
#define R10_LDO_MON_VTH2575_LOW_0_S 0
#define R10_LDO_MON_VTH2575_LOW_0_M 0xff

#define R10_LDO_MON_VTH2575_LOW_1 0x3d
#define R10_LDO_MON_VTH2575_LOW_1_S 0
#define R10_LDO_MON_VTH2575_LOW_1_M 0xff

#define R10_LDO_MON_VTH2575_LOW_2 0x3e
#define R10_LDO_MON_VTH2575_LOW_2_S 0
#define R10_LDO_MON_VTH2575_LOW_2_M 0x3

#define R10_LDO_MON_CTU_SIZE 0x3f
#define R10_LDO_MON_CTU_SIZE_S 0
#define R10_LDO_MON_CTU_SIZE_M 0xff

#define R10_LDO_MON_EN_0 0x40
#define R10_LDO_MON_EN_0_S 0
#define R10_LDO_MON_EN_0_M 0xff

#define R10_LDO_MON_EN_1 0x41
#define R10_LDO_MON_EN_1_S 0
#define R10_LDO_MON_EN_1_M 0xff

#define R10_LDO_MON_EN_2 0x42
#define R10_LDO_MON_EN_2_S 0
#define R10_LDO_MON_EN_2_M 0xff

#define R10_LDO_MON_EN_3 0x43
#define R10_LDO_MON_EN_3_S 0
#define R10_LDO_MON_EN_3_M 0xff

#define R10_LDO_MON_EN_4 0x44
#define R10_LDO_MON_EN_4_S 0
#define R10_LDO_MON_EN_4_M 0x7f

#define R10_LDO_MON_VTHSEL 0x45
#define R10_LDO_MON_VTHSEL_S 0
#define R10_LDO_MON_VTHSEL_M 0x1f

#define R10_LDO_MON_RSTN 0x46
#define R10_LDO_MON_RSTN_S 0
#define R10_LDO_MON_RSTN_M 0x1

#define R10_LDO_MON_STATUS_0 0x47
#define R10_LDO_MON_STATUS_0_S 0
#define R10_LDO_MON_STATUS_0_M 0xff

#define R10_LDO_MON_STATUS_1 0x48
#define R10_LDO_MON_STATUS_1_S 0
#define R10_LDO_MON_STATUS_1_M 0xff

#define R10_LDO_MON_STATUS_2 0x49
#define R10_LDO_MON_STATUS_2_S 0
#define R10_LDO_MON_STATUS_2_M 0xff

#define R10_LDO_MON_STATUS_3 0x4a
#define R10_LDO_MON_STATUS_3_S 0
#define R10_LDO_MON_STATUS_3_M 0xff

#define R10_LDO_MON_STATUS_4 0x4b
#define R10_LDO_MON_STATUS_4_S 0
#define R10_LDO_MON_STATUS_4_M 0x7f

#define R10_LDO_MON_TIME_O 0x4c
#define R10_LDO_MON_TIME_O_S 0
#define R10_LDO_MON_TIME_O_M 0x1

#define R10_RFPOWER_MON_TIME_CNT_0 0x4d
#define R10_RFPOWER_MON_TIME_CNT_0_S 0
#define R10_RFPOWER_MON_TIME_CNT_0_M 0xff

#define R10_RFPOWER_MON_TIME_CNT_1 0x4e
#define R10_RFPOWER_MON_TIME_CNT_1_S 0
#define R10_RFPOWER_MON_TIME_CNT_1_M 0xff

#define R10_RFPOWER_MON_TXVTH_LOW_0 0x4f
#define R10_RFPOWER_MON_TXVTH_LOW_0_S 0
#define R10_RFPOWER_MON_TXVTH_LOW_0_M 0xff

#define R10_RFPOWER_MON_TXVTH_LOW_1 0x50
#define R10_RFPOWER_MON_TXVTH_LOW_1_S 0
#define R10_RFPOWER_MON_TXVTH_LOW_1_M 0xff

#define R10_RFPOWER_MON_TXVTH_LOW_2 0x51
#define R10_RFPOWER_MON_TXVTH_LOW_2_S 0
#define R10_RFPOWER_MON_TXVTH_LOW_2_M 0x3

#define R10_RFPOWER_MON_LOVTH_LOW_0 0x52
#define R10_RFPOWER_MON_LOVTH_LOW_0_S 0
#define R10_RFPOWER_MON_LOVTH_LOW_0_M 0xff

#define R10_RFPOWER_MON_LOVTH_LOW_1 0x53
#define R10_RFPOWER_MON_LOVTH_LOW_1_S 0
#define R10_RFPOWER_MON_LOVTH_LOW_1_M 0xff

#define R10_RFPOWER_MON_LOVTH_LOW_2 0x54
#define R10_RFPOWER_MON_LOVTH_LOW_2_S 0
#define R10_RFPOWER_MON_LOVTH_LOW_2_M 0x3

#define R10_RFPOWER_MON_TXVTH_HIGH_0 0x55
#define R10_RFPOWER_MON_TXVTH_HIGH_0_S 0
#define R10_RFPOWER_MON_TXVTH_HIGH_0_M 0xff

#define R10_RFPOWER_MON_TXVTH_HIGH_1 0x56
#define R10_RFPOWER_MON_TXVTH_HIGH_1_S 0
#define R10_RFPOWER_MON_TXVTH_HIGH_1_M 0xff

#define R10_RFPOWER_MON_TXVTH_HIGH_2 0x57
#define R10_RFPOWER_MON_TXVTH_HIGH_2_S 0
#define R10_RFPOWER_MON_TXVTH_HIGH_2_M 0x3

#define R10_RFPOWER_MON_CTU_SIZE 0x58
#define R10_RFPOWER_MON_CTU_SIZE_S 0
#define R10_RFPOWER_MON_CTU_SIZE_M 0xff

#define R10_RFPOWER_MON_EN_0 0x59
#define R10_RFPOWER_MON_EN_0_SP_S 0
#define R10_RFPOWER_MON_EN_0_SP_M 0x1f
#define R10_RFPOWER_MON_EN_0_TX3_EN_S 5
#define R10_RFPOWER_MON_EN_0_TX3_EN_M 0x1
#define R10_RFPOWER_MON_EN_0_TX2_EN_S 6
#define R10_RFPOWER_MON_EN_0_TX2_EN_M 0x1
#define R10_RFPOWER_MON_EN_0_TX1_EN_S 7
#define R10_RFPOWER_MON_EN_0_TX1_EN_M 0x1

#define R10_RFPOWER_MON_EN_1 0x5a
#define R10_RFPOWER_MON_EN_1_TX0_EN_S 0
#define R10_RFPOWER_MON_EN_1_TX0_EN_M 0x1

#define R10_RFPOWER_MON_RSTN 0x5b
#define R10_RFPOWER_MON_RSTN_S 0
#define R10_RFPOWER_MON_RSTN_M 0x1

#define R10_RFPOWER_MON_STATUS_0 0x5c
#define R10_RFPOWER_MON_STATUS_0_SP_S 0
#define R10_RFPOWER_MON_STATUS_0_SP_M 0x1f
#define R10_RFPOWER_MON_STATUS_0_TX3_S 5
#define R10_RFPOWER_MON_STATUS_0_TX3_M 0x1
#define R10_RFPOWER_MON_STATUS_0_TX2_S 6
#define R10_RFPOWER_MON_STATUS_0_TX2_M 0x1
#define R10_RFPOWER_MON_STATUS_0_TX1_S 7
#define R10_RFPOWER_MON_STATUS_0_TX1_M 0x1

#define R10_RFPOWER_MON_STATUS_1 0x5d
#define R10_RFPOWER_MON_STATUS_1_TX0_S 0
#define R10_RFPOWER_MON_STATUS_1_TX0_M 0x1

#define R10_RFPOWER_MON_TIME_O 0x5e
#define R10_RFPOWER_MON_TIME_O_S 0
#define R10_RFPOWER_MON_TIME_O_M 0x1

#define R10_LD_CMM_CRTL_0 0x5f
#define R10_LD_CMM_CRTL_0_LD_RSTN_CMM_S 0
#define R10_LD_CMM_CRTL_0_LD_RSTN_CMM_M 0x1
#define R10_LD_CMM_CRTL_0_LD_MODE_SEL_CMM_S 1
#define R10_LD_CMM_CRTL_0_LD_MODE_SEL_CMM_M 0x1
#define R10_LD_CMM_CRTL_0_LD_SP_CMM_S 2
#define R10_LD_CMM_CRTL_0_LD_SP_CMM_M 0x1
#define R10_LD_CMM_CRTL_0_LD_CNT_PWR_CMM_S 3
#define R10_LD_CMM_CRTL_0_LD_CNT_PWR_CMM_M 0xf

#define R10_LD_CMM_O_0 0x60
#define R10_LD_CMM_O_0_S 0
#define R10_LD_CMM_O_0_M 0x1

#define R10_LD_CMM_O_1 0x61
#define R10_LD_CMM_O_1_S 0
#define R10_LD_CMM_O_1_M 0xff

#define R10_LD_CMM_O_2 0x62
#define R10_LD_CMM_O_2_S 0
#define R10_LD_CMM_O_2_M 0xff

#define R10_LD_CMM_SIZE_0 0x63
#define R10_LD_CMM_SIZE_0_S 0
#define R10_LD_CMM_SIZE_0_M 0xff

#define R10_LD_CMM_SIZE_1 0x64
#define R10_LD_CMM_SIZE_1_S 0
#define R10_LD_CMM_SIZE_1_M 0xff

#define R10_LD_CMM_SIZE_2 0x65
#define R10_LD_CMM_SIZE_2_S 0
#define R10_LD_CMM_SIZE_2_M 0xff

#define R10_LD_CMM_SIZE_3 0x66
#define R10_LD_CMM_SIZE_3_S 0
#define R10_LD_CMM_SIZE_3_M 0xff

#define R10_LD_CMM_NUM_0 0x67
#define R10_LD_CMM_NUM_0_S 0
#define R10_LD_CMM_NUM_0_M 0xff

#define R10_LD_CMM_NUM_1 0x68
#define R10_LD_CMM_NUM_1_S 0
#define R10_LD_CMM_NUM_1_M 0xff

#define R10_LD_CMM_EN 0x69
#define R10_LD_CMM_EN_CMM_EN_S 0
#define R10_LD_CMM_EN_CMM_EN_M 0x1
#define R10_LD_CMM_EN_CMM_TH_S 1
#define R10_LD_CMM_EN_CMM_TH_M 0x3

#define R10_ITF_IRQ_CTRL_0 0x6a
#define R10_ITF_IRQ_CTRL_0_ITF_CMM_CLEAR_S 0
#define R10_ITF_IRQ_CTRL_0_ITF_CMM_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_0_ITF_CMM_T_START_S 1
#define R10_ITF_IRQ_CTRL_0_ITF_CMM_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_0_CMM_IRQ_RSTN_S 2
#define R10_ITF_IRQ_CTRL_0_CMM_IRQ_RSTN_M 0x1

#define R10_ITF_IRQ_0 0x6b
#define R10_ITF_IRQ_0_S 0
#define R10_ITF_IRQ_0_M 0x1

#define R10_ITF_IRQ_CTRL_1 0x6c
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_LDO_CLEAR_S 0
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_LDO_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_LDO_T_START_S 1
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_LDO_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_CBC33_CLEAR_S 2
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_CBC33_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_CBC33_T_START_S 3
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_CBC33_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_DV11_CLEAR_S 4
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_DV11_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_DV11_T_START_S 5
#define R10_ITF_IRQ_CTRL_1_ITF_SUPPLY_DV11_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_1_ITF_VBG_CLEAR_S 6
#define R10_ITF_IRQ_CTRL_1_ITF_VBG_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_1_ITF_VBG_T_START_S 7
#define R10_ITF_IRQ_CTRL_1_ITF_VBG_T_START_M 0x1

#define R10_ITF_IRQ_1 0x6d
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_LDO_S 0
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_LDO_M 0x1
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_LDO_SP_S 1
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_LDO_SP_M 0x1
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_CBC33_S 2
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_CBC33_M 0x1
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_CBC33_SP_S 3
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_CBC33_SP_M 0x1
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_DV11_S 4
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_DV11_M 0x1
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_DV11_SP_S 5
#define R10_ITF_IRQ_1_ITF_IRQ_SUPPLY_DV11_SP_M 0x1
#define R10_ITF_IRQ_1_ITF_IRQ_VBG_S 6
#define R10_ITF_IRQ_1_ITF_IRQ_VBG_M 0x1
#define R10_ITF_IRQ_1_ITF_IRQ_VBG_SP_S 7
#define R10_ITF_IRQ_1_ITF_IRQ_VBG_SP_M 0x1

#define R10_ITF_IRQ_CTRL_2 0x6e
#define R10_ITF_IRQ_CTRL_2_ITF_PLL_CLEAR_S 0
#define R10_ITF_IRQ_CTRL_2_ITF_PLL_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_2_ITF_PLL_T_START_S 1
#define R10_ITF_IRQ_CTRL_2_ITF_PLL_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_2_ITF_RFPOWER_CLEAR_S 2
#define R10_ITF_IRQ_CTRL_2_ITF_RFPOWER_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_2_ITF_RFPOWER_T_START_S 3
#define R10_ITF_IRQ_CTRL_2_ITF_RFPOWER_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_2_ITF_TX_BALL_CLEAR_S 4
#define R10_ITF_IRQ_CTRL_2_ITF_TX_BALL_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_2_ITF_TX_BALL_T_START_S 5
#define R10_ITF_IRQ_CTRL_2_ITF_TX_BALL_T_START_M 0x1

#define R10_ITF_IRQ_2 0x6f
#define R10_ITF_IRQ_2_ITF_IRQ_PLL_S 0
#define R10_ITF_IRQ_2_ITF_IRQ_PLL_M 0x1
#define R10_ITF_IRQ_2_ITF_IRQ_PLL_SP_S 1
#define R10_ITF_IRQ_2_ITF_IRQ_PLL_SP_M 0x1
#define R10_ITF_IRQ_2_ITF_IRQ_RFPOWER_S 2
#define R10_ITF_IRQ_2_ITF_IRQ_RFPOWER_M 0x1
#define R10_ITF_IRQ_2_ITF_IRQ_RFPOWER_SP_S 3
#define R10_ITF_IRQ_2_ITF_IRQ_RFPOWER_SP_M 0x1
#define R10_ITF_IRQ_2_ITF_IRQ_TX_BALL_S 4
#define R10_ITF_IRQ_2_ITF_IRQ_TX_BALL_M 0x1
#define R10_ITF_IRQ_2_ITF_IRQ_TX_BALL_SP_S 5
#define R10_ITF_IRQ_2_ITF_IRQ_TX_BALL_SP_M 0x1

#define R10_ITF_IRQ_CTRL_3 0x70
#define R10_ITF_IRQ_CTRL_3_ITF_FMCW_CLEAR_S 0
#define R10_ITF_IRQ_CTRL_3_ITF_FMCW_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_3_ITF_FMCW_T_START_S 1
#define R10_ITF_IRQ_CTRL_3_ITF_FMCW_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_3_IRQ_RSTN_S 2
#define R10_ITF_IRQ_CTRL_3_IRQ_RSTN_M 0x1
#define R10_ITF_IRQ_CTRL_3_LK_STEP_EN_S 3
#define R10_ITF_IRQ_CTRL_3_LK_STEP_EN_M 0x1

#define R10_ITF_IRQ_3 0x71
#define R10_ITF_IRQ_3_S 0
#define R10_ITF_IRQ_3_M 0x1

#define R10_ITF_IRQ_CTRL_4 0x72
#define R10_ITF_IRQ_CTRL_4_ITF_FM_CLEAR_S 0
#define R10_ITF_IRQ_CTRL_4_ITF_FM_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_4_ITF_FM_T_START_S 1
#define R10_ITF_IRQ_CTRL_4_ITF_FM_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_4_FM_IRQ_RSTN_S 2
#define R10_ITF_IRQ_CTRL_4_FM_IRQ_RSTN_M 0x1

#define R10_ITF_IRQ_4 0x73
#define R10_ITF_IRQ_4_S 0
#define R10_ITF_IRQ_4_M 0x1

#define R10_FM_CTRL_0 0x74
#define R10_FM_CTRL_0_FM_RSTN_S 0
#define R10_FM_CTRL_0_FM_RSTN_M 0x1
#define R10_FM_CTRL_0_FM_T_EN_S 1
#define R10_FM_CTRL_0_FM_T_EN_M 0x1
#define R10_FM_CTRL_0_FM_LVDS_EN_S 2
#define R10_FM_CTRL_0_FM_LVDS_EN_M 0x1
#define R10_FM_CTRL_0_FM_REVERSE_BITS_EN_S 3
#define R10_FM_CTRL_0_FM_REVERSE_BITS_EN_M 0x1

#define R10_FM_CTRL_1 0x75
#define R10_FM_CTRL_1_FM_DIFFERS_CNTSIZE_S 0
#define R10_FM_CTRL_1_FM_DIFFERS_CNTSIZE_M 0x1f
#define R10_FM_CTRL_1_FM_DIFFERS_TH_S 5
#define R10_FM_CTRL_1_FM_DIFFERS_TH_M 0x7

#define R10_FM_O 0x76
#define R10_FM_O_FM_PREDICT_O_S 0
#define R10_FM_O_FM_PREDICT_O_M 0xf
#define R10_FM_O_FM_DIFFERS_O_S 4
#define R10_FM_O_FM_DIFFERS_O_M 0x1
#define R10_FM_O_FM_PREDICT_VALID_O_S 5
#define R10_FM_O_FM_PREDICT_VALID_O_M 0x1

#define R10_TEMP_MON_VTH_HIGH_0 0x77
#define R10_TEMP_MON_VTH_HIGH_0_S 0
#define R10_TEMP_MON_VTH_HIGH_0_M 0xff

#define R10_TEMP_MON_VTH_HIGH_1 0x78
#define R10_TEMP_MON_VTH_HIGH_1_S 0
#define R10_TEMP_MON_VTH_HIGH_1_M 0xff

#define R10_TEMP_MON_VTH_HIGH_2 0x79
#define R10_TEMP_MON_VTH_HIGH_2_S 0
#define R10_TEMP_MON_VTH_HIGH_2_M 0x3

#define R10_ITF_IRQ_CTRL_5 0x7a
#define R10_ITF_IRQ_CTRL_5_ITF_TEMP_CLEAR_S 0
#define R10_ITF_IRQ_CTRL_5_ITF_TEMP_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_5_ITF_TEMP_T_START_S 1
#define R10_ITF_IRQ_CTRL_5_ITF_TEMP_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_5_TEMP_IRQ_RSTN_S 2
#define R10_ITF_IRQ_CTRL_5_TEMP_IRQ_RSTN_M 0x1

#define R10_ITF_IRQ_5 0x7b
#define R10_ITF_IRQ_5_S 0
#define R10_ITF_IRQ_5_M 0x1

#define R10_ITF_IRQ_CTRL_6 0x7c
#define R10_ITF_IRQ_CTRL_6_ITF_CMM_MSTR_SLV_CLEAR_S 0
#define R10_ITF_IRQ_CTRL_6_ITF_CMM_MSTR_SLV_CLEAR_M 0x1
#define R10_ITF_IRQ_CTRL_6_ITF_CMM_MSTR_SLV_T_START_S 1
#define R10_ITF_IRQ_CTRL_6_ITF_CMM_MSTR_SLV_T_START_M 0x1
#define R10_ITF_IRQ_CTRL_6_CMM_MSTR_SLV_IRQ_RSTN_S 2
#define R10_ITF_IRQ_CTRL_6_CMM_MSTR_SLV_IRQ_RSTN_M 0x1

#define R10_ITF_IRQ_6 0x7d
#define R10_ITF_IRQ_6_S 0
#define R10_ITF_IRQ_6_M 0x1

#define R11_FMCW_START_TIME_SH_0 0x1
#define R11_FMCW_START_TIME_SH_0_S 0
#define R11_FMCW_START_TIME_SH_0_M 0xff

#define R11_FMCW_START_TIME_SH_1 0x2
#define R11_FMCW_START_TIME_SH_1_S 0
#define R11_FMCW_START_TIME_SH_1_M 0xff

#define R11_FMCW_START_TIME_SH_2 0x3
#define R11_FMCW_START_TIME_SH_2_S 0
#define R11_FMCW_START_TIME_SH_2_M 0xff

#define R11_FMCW_START_TIME_SH_3 0x4
#define R11_FMCW_START_TIME_SH_3_S 0
#define R11_FMCW_START_TIME_SH_3_M 0xff

#define R11_FMCW_START_FREQ_SH_0 0x5
#define R11_FMCW_START_FREQ_SH_0_S 0
#define R11_FMCW_START_FREQ_SH_0_M 0xff

#define R11_FMCW_START_FREQ_SH_1 0x6
#define R11_FMCW_START_FREQ_SH_1_S 0
#define R11_FMCW_START_FREQ_SH_1_M 0xff

#define R11_FMCW_START_FREQ_SH_2 0x7
#define R11_FMCW_START_FREQ_SH_2_S 0
#define R11_FMCW_START_FREQ_SH_2_M 0xff

#define R11_FMCW_START_FREQ_SH_3 0x8
#define R11_FMCW_START_FREQ_SH_3_S 0
#define R11_FMCW_START_FREQ_SH_3_M 0xff

#define R11_FMCW_STOP_FREQ_SH_0 0x9
#define R11_FMCW_STOP_FREQ_SH_0_S 0
#define R11_FMCW_STOP_FREQ_SH_0_M 0xff

#define R11_FMCW_STOP_FREQ_SH_1 0xa
#define R11_FMCW_STOP_FREQ_SH_1_S 0
#define R11_FMCW_STOP_FREQ_SH_1_M 0xff

#define R11_FMCW_STOP_FREQ_SH_2 0xb
#define R11_FMCW_STOP_FREQ_SH_2_S 0
#define R11_FMCW_STOP_FREQ_SH_2_M 0xff

#define R11_FMCW_STOP_FREQ_SH_3 0xc
#define R11_FMCW_STOP_FREQ_SH_3_S 0
#define R11_FMCW_STOP_FREQ_SH_3_M 0xff

#define R11_FMCW_STEP_UP_FREQ_SH_0 0xd
#define R11_FMCW_STEP_UP_FREQ_SH_0_S 0
#define R11_FMCW_STEP_UP_FREQ_SH_0_M 0xff

#define R11_FMCW_STEP_UP_FREQ_SH_1 0xe
#define R11_FMCW_STEP_UP_FREQ_SH_1_S 0
#define R11_FMCW_STEP_UP_FREQ_SH_1_M 0xff

#define R11_FMCW_STEP_UP_FREQ_SH_2 0xf
#define R11_FMCW_STEP_UP_FREQ_SH_2_S 0
#define R11_FMCW_STEP_UP_FREQ_SH_2_M 0xff

#define R11_FMCW_STEP_UP_FREQ_SH_3 0x10
#define R11_FMCW_STEP_UP_FREQ_SH_3_S 0
#define R11_FMCW_STEP_UP_FREQ_SH_3_M 0xf

#define R11_FMCW_STEP_DN_FREQ_SH_0 0x11
#define R11_FMCW_STEP_DN_FREQ_SH_0_S 0
#define R11_FMCW_STEP_DN_FREQ_SH_0_M 0xff

#define R11_FMCW_STEP_DN_FREQ_SH_1 0x12
#define R11_FMCW_STEP_DN_FREQ_SH_1_S 0
#define R11_FMCW_STEP_DN_FREQ_SH_1_M 0xff

#define R11_FMCW_STEP_DN_FREQ_SH_2 0x13
#define R11_FMCW_STEP_DN_FREQ_SH_2_S 0
#define R11_FMCW_STEP_DN_FREQ_SH_2_M 0xff

#define R11_FMCW_STEP_DN_FREQ_SH_3 0x14
#define R11_FMCW_STEP_DN_FREQ_SH_3_S 0
#define R11_FMCW_STEP_DN_FREQ_SH_3_M 0xf

#define R11_FMCW_IDLE_SH_0 0x15
#define R11_FMCW_IDLE_SH_0_S 0
#define R11_FMCW_IDLE_SH_0_M 0xff

#define R11_FMCW_IDLE_SH_1 0x16
#define R11_FMCW_IDLE_SH_1_S 0
#define R11_FMCW_IDLE_SH_1_M 0xff

#define R11_FMCW_IDLE_SH_2 0x17
#define R11_FMCW_IDLE_SH_2_S 0
#define R11_FMCW_IDLE_SH_2_M 0xff

#define R11_FMCW_IDLE_SH_3 0x18
#define R11_FMCW_IDLE_SH_3_S 0
#define R11_FMCW_IDLE_SH_3_M 0xff

#define R11_FMCW_CHIRP_SIZE_SH_0 0x19
#define R11_FMCW_CHIRP_SIZE_SH_0_S 0
#define R11_FMCW_CHIRP_SIZE_SH_0_M 0xff

#define R11_FMCW_CHIRP_SIZE_SH_1 0x1a
#define R11_FMCW_CHIRP_SIZE_SH_1_S 0
#define R11_FMCW_CHIRP_SIZE_SH_1_M 0xff

#define R11_CLK_GATING_0 0x1b
#define R11_CLK_GATING_0_CLK3_2P5MHZ_EN_S 0
#define R11_CLK_GATING_0_CLK3_2P5MHZ_EN_M 0x1
#define R11_CLK_GATING_0_DIV_LK_O_50M_EN_S 1
#define R11_CLK_GATING_0_DIV_LK_O_50M_EN_M 0x1
#define R11_CLK_GATING_0_REF_LK_O_50M_EN_S 2
#define R11_CLK_GATING_0_REF_LK_O_50M_EN_M 0x1
#define R11_CLK_GATING_0_DIV_LK_O_400M_EN_S 3
#define R11_CLK_GATING_0_DIV_LK_O_400M_EN_M 0x1
#define R11_CLK_GATING_0_REF_LK_O_400M_EN_S 4
#define R11_CLK_GATING_0_REF_LK_O_400M_EN_M 0x1
#define R11_CLK_GATING_0_FLTR_CLK_800M_EN_S 5
#define R11_CLK_GATING_0_FLTR_CLK_800M_EN_M 0x1

#define R11_CLK_GATING_1 0x1c
#define R11_CLK_GATING_1_AUX_SDM_CLK_EN_S 0
#define R11_CLK_GATING_1_AUX_SDM_CLK_EN_M 0x1
#define R11_CLK_GATING_1_AUX_SDM_CLK2_EN_S 1
#define R11_CLK_GATING_1_AUX_SDM_CLK2_EN_M 0x1
#define R11_CLK_GATING_1_CM_CLK_100M_EN_S 2
#define R11_CLK_GATING_1_CM_CLK_100M_EN_M 0x1
#define R11_CLK_GATING_1_ITF_CLK_400M_I_EN_S 3
#define R11_CLK_GATING_1_ITF_CLK_400M_I_EN_M 0x1

#define R11_CLK_GATING_2 0x1d
#define R11_CLK_GATING_2_S 0
#define R11_CLK_GATING_2_M 0x1

#define R11_CLK_GATING_3 0x1e
#define R11_CLK_GATING_3_S 0
#define R11_CLK_GATING_3_M 0x1

#define BNK_NUM  12
#define BNK_SIZE 128

#endif
