Analysis & Synthesis report for project
Wed Dec 05 17:21:57 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |project|combined:c1|final_control:comb_3|current_state
 10. State Machine - |project|combined:c1|final_data:d0|obstacle:b0|control:c0|current_state
 11. State Machine - |project|combined:c1|final_data:d0|character:c0|control1:c0|current_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 24. altsyncram Parameter Settings by Entity Instance
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "combined:c1|final_data:d0|obstacle:b0|control:c0"
 27. Port Connectivity Checks: "combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0"
 28. Port Connectivity Checks: "combined:c1|final_data:d0|obstacle:b0|datapath:d0"
 29. Port Connectivity Checks: "combined:c1|final_data:d0|character:c0"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 05 17:21:57 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 200                                         ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; obstacle.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v               ;         ;
; character.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v              ;         ;
; project.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v                ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v            ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_address_translator.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/aglobal170.inc                                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_j4m1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf   ;         ;
; star.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/star.mif                 ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/decode_7la.tdf        ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/decode_01a.tdf        ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/mux_ifb.tdf           ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altpll_80u.tdf        ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_controller.v         ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 185         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 332         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 34          ;
;     -- 5 input functions                    ; 30          ;
;     -- 4 input functions                    ; 49          ;
;     -- <=3 input functions                  ; 219         ;
;                                             ;             ;
; Dedicated logic registers                   ; 200         ;
;                                             ;             ;
; I/O pins                                    ; 64          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 57600       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 180         ;
; Total fan-out                               ; 2109        ;
; Average fan-out                             ; 3.15        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |project                                                ; 332 (1)             ; 200 (0)                   ; 57600             ; 0          ; 64   ; 0            ; |project                                                                                                ; project                ; work         ;
;    |combined:c1|                                        ; 255 (0)             ; 170 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1                                                                                    ; combined               ; work         ;
;       |final_control:comb_3|                            ; 9 (9)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_control:comb_3                                                               ; final_control          ; work         ;
;       |final_data:d0|                                   ; 246 (24)            ; 169 (36)                  ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0                                                                      ; final_data             ; work         ;
;          |character:c0|                                 ; 134 (0)             ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|character:c0                                                         ; character              ; work         ;
;             |control1:c0|                               ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|character:c0|control1:c0                                             ; control1               ; work         ;
;             |datapath1:d0|                              ; 120 (120)           ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|character:c0|datapath1:d0                                            ; datapath1              ; work         ;
;          |obstacle:b0|                                  ; 88 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0                                                          ; obstacle               ; work         ;
;             |control:c0|                                ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0|control:c0                                               ; control                ; work         ;
;             |datapath:d0|                               ; 79 (75)             ; 51 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0                                              ; datapath               ; work         ;
;                |random:m0|                              ; 4 (1)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0                                    ; random                 ; work         ;
;                   |rand_0:o1|                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0|rand_0:o1                          ; rand_0                 ; work         ;
;                   |rand_1:o2|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0|rand_1:o2                          ; rand_1                 ; work         ;
;                   |rand_1:o3|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0|rand_1:o3                          ; rand_1                 ; work         ;
;                   |rand_1:o4|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0|rand_1:o4                          ; rand_1                 ; work         ;
;    |hex_decoder:h0|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:h0                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|hex_decoder:h1                                                                                 ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 62 (1)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_j4m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated                          ; altsyncram_j4m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|mux_ifb:mux3             ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; star.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |project|combined:c1|final_control:comb_3|current_state ;
+-------------------------+-----------------------------------------------+
; Name                    ; current_state.GAME_OVER                       ;
+-------------------------+-----------------------------------------------+
; current_state.Start     ; 0                                             ;
; current_state.GAME_OVER ; 1                                             ;
+-------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |project|combined:c1|final_data:d0|obstacle:b0|control:c0|current_state                        ;
+-----------------------+-----------------------+---------------------+--------------------+---------------------+
; Name                  ; current_state.New_x_y ; current_state.Erase ; current_state.Draw ; current_state.Start ;
+-----------------------+-----------------------+---------------------+--------------------+---------------------+
; current_state.Start   ; 0                     ; 0                   ; 0                  ; 0                   ;
; current_state.Draw    ; 0                     ; 0                   ; 1                  ; 1                   ;
; current_state.Erase   ; 0                     ; 1                   ; 0                  ; 1                   ;
; current_state.New_x_y ; 1                     ; 0                   ; 0                  ; 1                   ;
+-----------------------+-----------------------+---------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|combined:c1|final_data:d0|character:c0|control1:c0|current_state                                                                                                                                                ;
+------------------------------+-------------------------+-----------------------------+-------------------------+--------------------+------------------+-----------------------------+------------------------------+--------------------+
; Name                         ; current_state.Draw_wait ; current_state.Erase_to_jump ; current_state.Draw_jump ; current_state.Down ; current_state.Up ; current_state.Erase_to_draw ; current_state.Erase_to_crawl ; current_state.Draw ;
+------------------------------+-------------------------+-----------------------------+-------------------------+--------------------+------------------+-----------------------------+------------------------------+--------------------+
; current_state.Draw           ; 0                       ; 0                           ; 0                       ; 0                  ; 0                ; 0                           ; 0                            ; 0                  ;
; current_state.Erase_to_crawl ; 0                       ; 0                           ; 0                       ; 0                  ; 0                ; 0                           ; 1                            ; 1                  ;
; current_state.Erase_to_draw  ; 0                       ; 0                           ; 0                       ; 0                  ; 0                ; 1                           ; 0                            ; 1                  ;
; current_state.Up             ; 0                       ; 0                           ; 0                       ; 0                  ; 1                ; 0                           ; 0                            ; 1                  ;
; current_state.Down           ; 0                       ; 0                           ; 0                       ; 1                  ; 0                ; 0                           ; 0                            ; 1                  ;
; current_state.Draw_jump      ; 0                       ; 0                           ; 1                       ; 0                  ; 0                ; 0                           ; 0                            ; 1                  ;
; current_state.Erase_to_jump  ; 0                       ; 1                           ; 0                       ; 0                  ; 0                ; 0                           ; 0                            ; 1                  ;
; current_state.Draw_wait      ; 1                       ; 0                           ; 0                       ; 0                  ; 0                ; 0                           ; 0                            ; 1                  ;
+------------------------------+-------------------------+-----------------------------+-------------------------+--------------------+------------------+-----------------------------+------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+--------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                      ;
+--------------------------------------------------------------------+-------------------------------------------------------------------------+
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|colour[2]        ; Stuck at GND due to stuck port data_in                                  ;
; combined:c1|final_data:d0|character:c0|datapath1:d0|x[5..7]        ; Stuck at GND due to stuck port data_in                                  ;
; combined:c1|final_data:d0|character:c0|datapath1:d0|x[4]           ; Stuck at VCC due to stuck port data_in                                  ;
; combined:c1|final_data:d0|character:c0|datapath1:d0|x[3]           ; Stuck at GND due to stuck port data_in                                  ;
; combined:c1|final_data:d0|character:c0|datapath1:d0|x[2]           ; Stuck at VCC due to stuck port data_in                                  ;
; combined:c1|final_data:d0|character:c0|datapath1:d0|x[0,1]         ; Stuck at GND due to stuck port data_in                                  ;
; combined:c1|final_data:d0|character:c0|datapath1:d0|out_x[6,7]     ; Stuck at GND due to stuck port data_in                                  ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|colour[1]        ; Merged with combined:c1|final_data:d0|obstacle:b0|datapath:d0|colour[0] ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|y[1,6]           ; Merged with combined:c1|final_data:d0|obstacle:b0|datapath:d0|y[0]      ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|y[4]             ; Merged with combined:c1|final_data:d0|obstacle:b0|datapath:d0|y[2]      ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|y[0]             ; Stuck at VCC due to stuck port data_in                                  ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|y[5]             ; Stuck at GND due to stuck port data_in                                  ;
; combined:c1|final_control:comb_3|current_state~3                   ; Lost fanout                                                             ;
; combined:c1|final_control:comb_3|current_state~4                   ; Lost fanout                                                             ;
; combined:c1|final_data:d0|obstacle:b0|control:c0|current_state~2   ; Lost fanout                                                             ;
; combined:c1|final_data:d0|obstacle:b0|control:c0|current_state~3   ; Lost fanout                                                             ;
; combined:c1|final_data:d0|obstacle:b0|control:c0|current_state~4   ; Lost fanout                                                             ;
; combined:c1|final_data:d0|character:c0|control1:c0|current_state~2 ; Lost fanout                                                             ;
; combined:c1|final_data:d0|character:c0|control1:c0|current_state~3 ; Lost fanout                                                             ;
; combined:c1|final_data:d0|character:c0|control1:c0|current_state~4 ; Lost fanout                                                             ;
; combined:c1|final_data:d0|character:c0|control1:c0|current_state~5 ; Lost fanout                                                             ;
; Total Number of Removed Registers = 26                             ;                                                                         ;
+--------------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+----------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                        ;
+----------------------------------------------------------+---------------------------+---------------------------------------------------------------+
; combined:c1|final_data:d0|character:c0|datapath1:d0|x[7] ; Stuck at GND              ; combined:c1|final_data:d0|character:c0|datapath1:d0|out_x[7], ;
;                                                          ; due to stuck port data_in ; combined:c1|final_data:d0|character:c0|datapath1:d0|out_x[6]  ;
+----------------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 200   ;
; Number of registers using Synchronous Clear  ; 103   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|delay[18] ; 2       ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|delay[17] ; 2       ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|delay[15] ; 2       ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|delay[10] ; 2       ;
; combined:c1|final_data:d0|obstacle:b0|datapath:d0|delay[7]  ; 2       ;
; Total number of inverted registers = 5                      ;         ;
+-------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0|y[3]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|character:c0|datapath1:d0|y[1]                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|character:c0|datapath1:d0|y[5]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|combined:c1|final_data:d0|score_display[6]                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|character:c0|datapath1:d0|out_y[5]                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|character:c0|datapath1:d0|out_y[0]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|counter[6]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|combined:c1|final_data:d0|obstacle:b0|datapath:d0|score[7]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|out_x[7]                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |project|combined:c1|final_data:d0|out_x[1]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|colour[1]                                                               ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |project|combined:c1|final_data:d0|character:c0|datapath1:d0|Draw_jump_delay[20]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|combined:c1|final_data:d0|character:c0|datapath1:d0|Draw_jump_delay[17]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|combined:c1|final_control:comb_3|current_state                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|mux_ifb:mux3|result_node[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------+-------------------------+
; Parameter Name          ; Value    ; Type                    ;
+-------------------------+----------+-------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1        ; Signed Integer          ;
; MONOCHROME              ; FALSE    ; String                  ;
; RESOLUTION              ; 160x120  ; String                  ;
; BACKGROUND_IMAGE        ; star.mif ; String                  ;
+-------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; star.mif             ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_j4m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combined:c1|final_data:d0|obstacle:b0|control:c0"                                                                                                                                  ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay ; Input ; Warning  ; Input port expression (26 bits) is wider than the input port (19 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0"                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combined:c1|final_data:d0|obstacle:b0|datapath:d0"                                                                                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; delay ; Output ; Warning  ; Output or bidir port (19 bits) is smaller than the port expression (26 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; init  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combined:c1|final_data:d0|character:c0"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; x    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 200                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 31                          ;
;     ENA CLR           ; 5                           ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA SCLR          ; 45                          ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 11                          ;
;     SCLR SLD          ; 13                          ;
;     SLD               ; 14                          ;
;     plain             ; 40                          ;
; arriav_lcell_comb     ; 335                         ;
;     arith             ; 138                         ;
;         1 data inputs ; 123                         ;
;         2 data inputs ; 15                          ;
;     normal            ; 177                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 49                          ;
;         5 data inputs ; 30                          ;
;         6 data inputs ; 34                          ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 64                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 3.80                        ;
; Average LUT depth     ; 2.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 05 17:21:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at obstacle.v(35): ignored dangling comma in List of Port Connections File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 35
Warning (10275): Verilog HDL Module Instantiation warning at obstacle.v(52): ignored dangling comma in List of Port Connections File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 52
Info (12021): Found 6 design units, including 6 entities, in source file obstacle.v
    Info (12023): Found entity 1: obstacle File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 2
    Info (12023): Found entity 2: datapath File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 58
    Info (12023): Found entity 3: control File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 224
    Info (12023): Found entity 4: rand_0 File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 302
    Info (12023): Found entity 5: rand_1 File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 314
    Info (12023): Found entity 6: random File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 327
Warning (10275): Verilog HDL Module Instantiation warning at character.v(46): ignored dangling comma in List of Port Connections File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 46
Warning (10275): Verilog HDL Module Instantiation warning at character.v(67): ignored dangling comma in List of Port Connections File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 67
Info (12021): Found 4 design units, including 4 entities, in source file character.v
    Info (12023): Found entity 1: character File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 2
    Info (12023): Found entity 2: datapath1 File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 76
    Info (12023): Found entity 3: control1 File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 413
    Info (12023): Found entity 4: ratedivider1 File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 580
Warning (10275): Verilog HDL Module Instantiation warning at project.v(93): ignored dangling comma in List of Port Connections File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 93
Warning (10238): Verilog Module Declaration warning at project.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "project" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 24
Info (12021): Found 5 design units, including 5 entities, in source file project.v
    Info (12023): Found entity 1: project File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 1
    Info (12023): Found entity 2: combined File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 125
    Info (12023): Found entity 3: final_data File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 151
    Info (12023): Found entity 4: hex_decoder File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 331
    Info (12023): Found entity 5: final_control File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 358
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(199) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 199
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(199) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 199
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(199) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 199
Warning (10335): Unrecognized synthesis attribute "ready" at sfx.v(199) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 199
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(199) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 199
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(201) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 201
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(201) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 201
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(201) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 201
Warning (10335): Unrecognized synthesis attribute "ac97_sdata_out" at sfx.v(201) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 201
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(201) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 201
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(203) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 203
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(203) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 203
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(203) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 203
Warning (10335): Unrecognized synthesis attribute "ac97_synch" at sfx.v(203) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 203
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(203) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 203
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(206) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 206
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(206) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 206
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(206) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 206
Warning (10335): Unrecognized synthesis attribute "bit_count" at sfx.v(206) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 206
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(206) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 206
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(208) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 208
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(208) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 208
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(208) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 208
Warning (10335): Unrecognized synthesis attribute "l_cmd_v" at sfx.v(208) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 208
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(208) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 208
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(210) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 210
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(210) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 210
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(210) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 210
Warning (10335): Unrecognized synthesis attribute "l_left_v" at sfx.v(210) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 210
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(210) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 210
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(212) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 212
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(212) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 212
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(212) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 212
Warning (10335): Unrecognized synthesis attribute "l_right_v" at sfx.v(212) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 212
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(212) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 212
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(215) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 215
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(215) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 215
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(215) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 215
Warning (10335): Unrecognized synthesis attribute "left_in_data" at sfx.v(215) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 215
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(215) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 215
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(217) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 217
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(217) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 217
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(217) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 217
Warning (10335): Unrecognized synthesis attribute "right_in_data" at sfx.v(217) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 217
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(217) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 217
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(314) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 314
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(314) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 314
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(314) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 314
Warning (10335): Unrecognized synthesis attribute "command" at sfx.v(314) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 314
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(314) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 314
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(316) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 316
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(316) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 316
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(316) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 316
Warning (10335): Unrecognized synthesis attribute "command_valid" at sfx.v(316) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 316
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(316) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 316
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(318) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 318
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(318) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 318
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(318) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 318
Warning (10335): Unrecognized synthesis attribute "done" at sfx.v(318) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 318
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(318) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 318
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(320) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 320
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(320) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 320
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(320) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 320
Warning (10335): Unrecognized synthesis attribute "old_ready" at sfx.v(320) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 320
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(320) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 320
Warning (10335): Unrecognized synthesis attribute "attribute" at sfx.v(322) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 322
Warning (10335): Unrecognized synthesis attribute "init" at sfx.v(322) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 322
Warning (10335): Unrecognized synthesis attribute "of" at sfx.v(322) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 322
Warning (10335): Unrecognized synthesis attribute "state" at sfx.v(322) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 322
Warning (10335): Unrecognized synthesis attribute "is" at sfx.v(322) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 322
Info (12021): Found 8 design units, including 8 entities, in source file sfx.v
    Info (12023): Found entity 1: sfx File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 1
    Info (12023): Found entity 2: sound_fsm File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 76
    Info (12023): Found entity 3: ac97 File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 164
    Info (12023): Found entity 4: ac97commands File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 294
    Info (12023): Found entity 5: slash_fx File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 376
    Info (12023): Found entity 6: boing_fx File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 447
    Info (12023): Found entity 7: triangle_fx File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 521
    Info (12023): Found entity 8: ramp_fx File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 588
Warning (10236): Verilog HDL Implicit Net warning at obstacle.v(24): created implicit net for "countable" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at sfx.v(106): created implicit net for "next_sample" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/sfx.v Line: 106
Critical Warning (10846): Verilog HDL Instantiation warning at project.v(140): instance has no name File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 140
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 68
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "star.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4m1.tdf
    Info (12023): Found entity 1: altsyncram_j4m1 File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_j4m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|decode_7la:decode2" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j4m1:auto_generated|mux_ifb:mux3" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altsyncram_j4m1.tdf Line: 50
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/vga_adapter.v Line: 252
Info (12128): Elaborating entity "combined" for hierarchy "combined:c1" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 93
Info (12128): Elaborating entity "final_data" for hierarchy "combined:c1|final_data:d0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 138
Info (12128): Elaborating entity "character" for hierarchy "combined:c1|final_data:d0|character:c0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 186
Info (12128): Elaborating entity "datapath1" for hierarchy "combined:c1|final_data:d0|character:c0|datapath1:d0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 46
Warning (10230): Verilog HDL assignment warning at character.v(105): truncated value with size 32 to match size of target (1) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 105
Warning (10230): Verilog HDL assignment warning at character.v(145): truncated value with size 32 to match size of target (1) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 145
Info (12128): Elaborating entity "control1" for hierarchy "combined:c1|final_data:d0|character:c0|control1:c0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/character.v Line: 67
Info (12128): Elaborating entity "obstacle" for hierarchy "combined:c1|final_data:d0|obstacle:b0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 188
Info (12128): Elaborating entity "datapath" for hierarchy "combined:c1|final_data:d0|obstacle:b0|datapath:d0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 35
Warning (10230): Verilog HDL assignment warning at obstacle.v(83): truncated value with size 22 to match size of target (19) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 83
Warning (10230): Verilog HDL assignment warning at obstacle.v(87): truncated value with size 22 to match size of target (19) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 87
Warning (10230): Verilog HDL assignment warning at obstacle.v(94): truncated value with size 32 to match size of target (1) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 94
Warning (10230): Verilog HDL assignment warning at obstacle.v(149): truncated value with size 32 to match size of target (1) File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 149
Info (12128): Elaborating entity "random" for hierarchy "combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 183
Info (12128): Elaborating entity "rand_0" for hierarchy "combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0|rand_0:o1" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 331
Info (12128): Elaborating entity "rand_1" for hierarchy "combined:c1|final_data:d0|obstacle:b0|datapath:d0|random:m0|rand_1:o2" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 332
Info (12128): Elaborating entity "control" for hierarchy "combined:c1|final_data:d0|obstacle:b0|control:c0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 52
Info (12128): Elaborating entity "final_control" for hierarchy "combined:c1|final_control:comb_3" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 140
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h0" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 109
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "combined:c1|final_data:d0|obstacle:b0|delay[25]" is missing source, defaulting to GND File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 12
    Warning (12110): Net "combined:c1|final_data:d0|obstacle:b0|delay[24]" is missing source, defaulting to GND File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 12
    Warning (12110): Net "combined:c1|final_data:d0|obstacle:b0|delay[23]" is missing source, defaulting to GND File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 12
    Warning (12110): Net "combined:c1|final_data:d0|obstacle:b0|delay[22]" is missing source, defaulting to GND File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 12
    Warning (12110): Net "combined:c1|final_data:d0|obstacle:b0|delay[21]" is missing source, defaulting to GND File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 12
    Warning (12110): Net "combined:c1|final_data:d0|obstacle:b0|delay[20]" is missing source, defaulting to GND File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 12
    Warning (12110): Net "combined:c1|final_data:d0|obstacle:b0|delay[19]" is missing source, defaulting to GND File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/obstacle.v Line: 12
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 37
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/project.v Line: 26
Info (21057): Implemented 426 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 352 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Wed Dec 05 17:21:57 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/project/milestone#3/output_files/project.map.smsg.


