# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
acom -O3 -work flashctrl_testbench -2002  $dsn/../../../../../IP/ip_blk_mem_gen_w32_d8192/ip_blk_mem_gen_w32_d8192_funcsim.vhdl $dsn/../../../../../IP/ip_axi_bram_ctrl/ip_axi_bram_ctrl_funcsim.vhdl $dsn/../../../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../../../FIR-00251-Common/VHDL/Utilities/axi_bram_ctrl_wrapper.vhd $dsn/../../../HDL/flash_ctrl.vhd $dsn/../../../../../../FIR-00251-Common/VHDL/Utilities/blk_mem_gen_w32_d8192_wrapper.vhd $dsn/../../../HDL/flash_process.vhd $dsn/../../ublaze_sim.vhd $dsn/../../../HDL/flash_output.vhd $dsn/../../../HDL/Flash_intf.bde $dsn/../../flashintf_testbench.bde
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\IP\ip_blk_mem_gen_w32_d8192\ip_blk_mem_gen_w32_d8192_funcsim.vhdl
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_mux"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_mux"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_mux__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_mux__parameterized0\"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized0\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized1\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized1\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized2\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized2\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized3\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized3\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized4\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized4\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized5\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized5\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized6\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized6\"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized0\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized1\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized1\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized2\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized2\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized3\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized3\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized4\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized4\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized5\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized5\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized6\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized6\"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_generic_cstr"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_generic_cstr"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_top"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_top"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1_synth"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1_synth"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0\"
# Compile Entity "ip_blk_mem_gen_w32_d8192"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192"
# File: D:\Telops\FIR-00251-Proc\IP\ip_axi_bram_ctrl\ip_axi_bram_ctrl_funcsim.vhdl
# Compile Entity "ip_axi_bram_ctrlaxi_bram_ctrl_v3_0_SRL_FIFO"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlaxi_bram_ctrl_v3_0_SRL_FIFO"
# Compile Entity "ip_axi_bram_ctrlsng_port_arb"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlsng_port_arb"
# Compile Entity "ip_axi_bram_ctrlwrap_brst"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlwrap_brst"
# Compile Entity "ip_axi_bram_ctrlwrap_brst_0"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlwrap_brst_0"
# Compile Entity "ip_axi_bram_ctrlrd_chnl"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlrd_chnl"
# Compile Entity "ip_axi_bram_ctrlwr_chnl"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlwr_chnl"
# Compile Entity "ip_axi_bram_ctrlfull_axi"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlfull_axi"
# Compile Entity "ip_axi_bram_ctrlaxi_bram_ctrl_top"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlaxi_bram_ctrl_top"
# Compile Entity "\ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0\"
# Compile Entity "ip_axi_bram_ctrl"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrl"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\FIR-00251-Common\VHDL\Utilities\axi_bram_ctrl_wrapper.vhd
# Compile Entity "axi_bram_ctrl_wrapper"
# Compile Architecture "implementation" of Entity "axi_bram_ctrl_wrapper"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\HDL\flash_ctrl.vhd
# Compile Entity "flash_ctrl"
# Compile Architecture "implementation" of Entity "flash_ctrl"
# File: D:\Telops\FIR-00251-Common\VHDL\Utilities\blk_mem_gen_w32_d8192_wrapper.vhd
# Compile Entity "blk_mem_gen_w32_d8192_wrapper"
# Compile Architecture "implementation" of Entity "blk_mem_gen_w32_d8192_wrapper"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\HDL\flash_process.vhd
# Compile Entity "flash_process"
# Compile Architecture "implementation" of Entity "flash_process"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\Sim\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\HDL\flash_output.vhd
# Compile Entity "flash_output"
# Compile Architecture "implementation" of Entity "flash_output"
# Warning: ELAB1_0026: ../../../../HDL/flash_output.vhd : (83, 0): There is no default binding for component "IOBUF". (No entity named "IOBUF" was found).
# File: .\Flash_intf.vhd
# Compile Entity "Flash_intf"
# Compile Architecture "Flash_intf" of Entity "Flash_intf"
# File: .\flashintf_testbench.vhd
# Compile Entity "flashintf_testbench"
# Compile Architecture "flashintf_testbench" of Entity "flashintf_testbench"
# Compile success 0 Errors 1 Warnings  Analysis time :  1.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
asim -O5 +access +r +m+flashintf_testbench flashintf_testbench flashintf_testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_0 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_1 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_2 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_3 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_4 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_5 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_0 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_1 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_2 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_3 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_4 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_5 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_6 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_7 : IOBUF not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 15713 kB (elbread=5133 elab2=10296 kernel=283 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\Sim\flashctrl_testbench\flashctrl_testbench\src\wave.asdb
#  15:08, 11 décembre 2014
#  Simulation has been initialized
#  Selected Top-Level: flashintf_testbench (flashintf_testbench)
runscript {D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\Sim\flashintf_runsim.do}
onerror { resume }
transcript off
# 46 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flash_Ctrl/Sim/flashctrl_testbench/flashctrl_testbench/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: stopped at time: 1100 ns
# KERNEL: stopped at time: 2100 ns
# KERNEL: stopped at time: 3100 ns
# KERNEL: stopped at time: 4100 ns
# KERNEL: stopped at time: 5100 ns
# KERNEL: stopped at time: 6100 ns
# KERNEL: stopped at time: 7100 ns
# KERNEL: stopped at time: 8100 ns
# KERNEL: stopped at time: 9100 ns
# KERNEL: stopped at time: 10100 ns
# KERNEL: stopped at time: 11100 ns
# KERNEL: stopped at time: 12100 ns
# KERNEL: stopped at time: 13100 ns
# KERNEL: stopped at time: 14100 ns
# KERNEL: stopped at time: 15100 ns
# KERNEL: stopped at time: 16100 ns
# KERNEL: stopped at time: 17100 ns
# KERNEL: stopped at time: 18100 ns
# KERNEL: stopped at time: 19100 ns
# KERNEL: stopped at time: 20100 ns
# KERNEL: stopped at time: 21100 ns
# KERNEL: stopped at time: 22100 ns
# KERNEL: stopped at time: 23100 ns
# KERNEL: stopped at time: 24100 ns
# KERNEL: stopped at time: 25100 ns
# KERNEL: stopped at time: 26100 ns
# KERNEL: stopped at time: 27100 ns
# KERNEL: stopped at time: 28100 ns
# KERNEL: stopped at time: 29100 ns
# KERNEL: stopped at time: 30100 ns
# KERNEL: stopped at time: 31100 ns
# KERNEL: stopped at time: 32100 ns
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 32600100 ps,  Iteration: 4,  Instance: /flashintf_testbench/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 32600100 ps,  Iteration: 4,  Instance: /flashintf_testbench/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 33100 ns
# KERNEL: stopped at time: 34100 ns
# KERNEL: stopped at time: 35100 ns
acom -O3 -work flashctrl_testbench -2002  $dsn/../../../../../IP/ip_blk_mem_gen_w32_d8192/ip_blk_mem_gen_w32_d8192_funcsim.vhdl $dsn/../../../../../IP/ip_axi_bram_ctrl/ip_axi_bram_ctrl_funcsim.vhdl $dsn/../../../../../../FIR-00251-Common/VHDL/tel2000pkg.vhd $dsn/../../../../../../FIR-00251-Common/VHDL/Utilities/axi_bram_ctrl_wrapper.vhd $dsn/../../../HDL/flash_ctrl.vhd $dsn/../../../../../../FIR-00251-Common/VHDL/Utilities/blk_mem_gen_w32_d8192_wrapper.vhd $dsn/../../../HDL/flash_process.vhd $dsn/../../ublaze_sim.vhd $dsn/../../../HDL/flash_output.vhd $dsn/../../../HDL/Flash_intf.bde $dsn/../../flashintf_testbench.bde
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:\Telops\FIR-00251-Proc\IP\ip_blk_mem_gen_w32_d8192\ip_blk_mem_gen_w32_d8192_funcsim.vhdl
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_mux"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_mux"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_mux__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_mux__parameterized0\"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized0\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized1\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized1\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized2\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized2\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized3\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized3\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized4\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized4\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized5\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized5\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized6\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_wrapper__parameterized6\"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized0\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized1\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized1\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized2\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized2\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized3\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized3\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized4\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized4\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized5\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized5\"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized6\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_prim_width__parameterized6\"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_generic_cstr"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_generic_cstr"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_top"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_top"
# Compile Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1_synth"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1_synth"
# Compile Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0\"
# Compile Entity "ip_blk_mem_gen_w32_d8192"
# Compile Architecture "STRUCTURE" of Entity "ip_blk_mem_gen_w32_d8192"
# File: D:\Telops\FIR-00251-Proc\IP\ip_axi_bram_ctrl\ip_axi_bram_ctrl_funcsim.vhdl
# Compile Entity "ip_axi_bram_ctrlaxi_bram_ctrl_v3_0_SRL_FIFO"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlaxi_bram_ctrl_v3_0_SRL_FIFO"
# Compile Entity "ip_axi_bram_ctrlsng_port_arb"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlsng_port_arb"
# Compile Entity "ip_axi_bram_ctrlwrap_brst"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlwrap_brst"
# Compile Entity "ip_axi_bram_ctrlwrap_brst_0"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlwrap_brst_0"
# Compile Entity "ip_axi_bram_ctrlrd_chnl"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlrd_chnl"
# Compile Entity "ip_axi_bram_ctrlwr_chnl"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlwr_chnl"
# Compile Entity "ip_axi_bram_ctrlfull_axi"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlfull_axi"
# Compile Entity "ip_axi_bram_ctrlaxi_bram_ctrl_top"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrlaxi_bram_ctrl_top"
# Compile Entity "\ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0\"
# Compile Architecture "STRUCTURE" of Entity "\ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0\"
# Compile Entity "ip_axi_bram_ctrl"
# Compile Architecture "STRUCTURE" of Entity "ip_axi_bram_ctrl"
# File: D:\Telops\FIR-00251-Common\VHDL\tel2000pkg.vhd
# Compile Package "TEL2000"
# Compile Package Body "TEL2000"
# File: D:\Telops\FIR-00251-Common\VHDL\Utilities\axi_bram_ctrl_wrapper.vhd
# Compile Entity "axi_bram_ctrl_wrapper"
# Compile Architecture "implementation" of Entity "axi_bram_ctrl_wrapper"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\HDL\flash_ctrl.vhd
# Compile Entity "flash_ctrl"
# Compile Architecture "implementation" of Entity "flash_ctrl"
# File: D:\Telops\FIR-00251-Common\VHDL\Utilities\blk_mem_gen_w32_d8192_wrapper.vhd
# Compile Entity "blk_mem_gen_w32_d8192_wrapper"
# Compile Architecture "implementation" of Entity "blk_mem_gen_w32_d8192_wrapper"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\HDL\flash_process.vhd
# Compile Entity "flash_process"
# Compile Architecture "implementation" of Entity "flash_process"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\Sim\ublaze_sim.vhd
# Compile Entity "ublaze_sim"
# Compile Architecture "Behavioral" of Entity "ublaze_sim"
# File: D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\HDL\flash_output.vhd
# Compile Entity "flash_output"
# Compile Architecture "implementation" of Entity "flash_output"
# Warning: ELAB1_0026: ../../../../HDL/flash_output.vhd : (83, 0): There is no default binding for component "IOBUF". (No entity named "IOBUF" was found).
# File: .\Flash_intf.vhd
# Compile Entity "Flash_intf"
# Compile Architecture "Flash_intf" of Entity "Flash_intf"
# File: .\flashintf_testbench.vhd
# Compile Entity "flashintf_testbench"
# Compile Architecture "flashintf_testbench" of Entity "flashintf_testbench"
# Compile success 0 Errors 1 Warnings  Analysis time :  1.0 [s]
endsim
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
asim -O5 +access +r +m+flashintf_testbench flashintf_testbench flashintf_testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_0 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_1 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_2 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_3 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_4 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_command_io8_tri_iobuf_5 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_0 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_1 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_2 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_3 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_4 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_5 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_6 : IOBUF not bound.
# ELBREAD: Warning: Component /flashintf_testbench/U1/U5/flash_data_io8_tri_iobuf_7 : IOBUF not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 15714 kB (elbread=5133 elab2=10297 kernel=283 sdf=0)
# KERNEL: ASDB file was created in location D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\Sim\flashctrl_testbench\flashctrl_testbench\src\wave.asdb
#  15:10, 11 décembre 2014
#  Simulation has been initialized
#  Selected Top-Level: flashintf_testbench (flashintf_testbench)
# Waveform file 'untitled.awc' connected to 'D:/Telops/FIR-00251-Proc/src/Flash_Ctrl/Sim/flashctrl_testbench/flashctrl_testbench/src/wave.asdb'.
runscript {D:\Telops\FIR-00251-Proc\src\Flash_Ctrl\Sim\flashintf_runsim.do}
onerror { resume }
transcript off
# 46 signal(s) traced.
# KERNEL: stopped at time: 10 us
# KERNEL: stopped at time: 20 us
# KERNEL: stopped at time: 30 us
# EXECUTION:: NOTE   : FCR written
# EXECUTION:: Time: 33600100 ps,  Iteration: 4,  Instance: /flashintf_testbench/U2,  Process: ublaze_stim.
# EXECUTION:: ERROR  : END OF SIMULATION
# EXECUTION:: Time: 33600100 ps,  Iteration: 4,  Instance: /flashintf_testbench/U2,  Process: ublaze_stim.
# KERNEL: stopped at time: 40 us
#  Simulation has been stopped
