Warning (10268): Verilog HDL information at clk_divider.v(23): always construct contains both blocking and non-blocking assignments File: C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/clk_divider.v Line: 23
Info (10281): Verilog HDL Declaration information at top_wrapper.v(21): object "unidades" differs only in case from object "UNIDADES" in the same scope File: C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/top_wrapper.v Line: 21
Info (10281): Verilog HDL Declaration information at top_wrapper.v(22): object "decenas" differs only in case from object "DECENAS" in the same scope File: C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/top_wrapper.v Line: 22
Info (10281): Verilog HDL Declaration information at top_wrapper.v(23): object "centenas" differs only in case from object "CENTENAS" in the same scope File: C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/clk_divider/top_wrapper.v Line: 23
