// Seed: 144118745
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output reg id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1) force id_4 = (-1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  always @((1'b0 || 1 || 1 || id_1 || -1) or id_3) if (1 - (1)) id_4 <= 1'b0;
endmodule
