verilog work "UPDN_COUNTER_FPGA.v"
