#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x168b0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x168b270 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1680eb0 .functor NOT 1, L_0x16b8f50, C4<0>, C4<0>, C4<0>;
L_0x16b8cb0 .functor XOR 1, L_0x16b8b70, L_0x16b8c10, C4<0>, C4<0>;
L_0x16b8e40 .functor XOR 1, L_0x16b8cb0, L_0x16b8d70, C4<0>, C4<0>;
v0x16b6440_0 .net *"_ivl_10", 0 0, L_0x16b8d70;  1 drivers
v0x16b6540_0 .net *"_ivl_12", 0 0, L_0x16b8e40;  1 drivers
v0x16b6620_0 .net *"_ivl_2", 0 0, L_0x16b8ad0;  1 drivers
v0x16b66e0_0 .net *"_ivl_4", 0 0, L_0x16b8b70;  1 drivers
v0x16b67c0_0 .net *"_ivl_6", 0 0, L_0x16b8c10;  1 drivers
v0x16b68f0_0 .net *"_ivl_8", 0 0, L_0x16b8cb0;  1 drivers
v0x16b69d0_0 .var "clk", 0 0;
v0x16b6a70_0 .net "f_dut", 0 0, L_0x16b88a0;  1 drivers
v0x16b6b10_0 .net "f_ref", 0 0, L_0x16b7c80;  1 drivers
v0x16b6c40_0 .var/2u "stats1", 159 0;
v0x16b6ce0_0 .var/2u "strobe", 0 0;
v0x16b6d80_0 .net "tb_match", 0 0, L_0x16b8f50;  1 drivers
v0x16b6e40_0 .net "tb_mismatch", 0 0, L_0x1680eb0;  1 drivers
v0x16b6f00_0 .net "wavedrom_enable", 0 0, v0x16b50d0_0;  1 drivers
v0x16b6fa0_0 .net "wavedrom_title", 511 0, v0x16b5190_0;  1 drivers
v0x16b7070_0 .net "x1", 0 0, v0x16b5250_0;  1 drivers
v0x16b7110_0 .net "x2", 0 0, v0x16b52f0_0;  1 drivers
v0x16b72c0_0 .net "x3", 0 0, v0x16b53e0_0;  1 drivers
L_0x16b8ad0 .concat [ 1 0 0 0], L_0x16b7c80;
L_0x16b8b70 .concat [ 1 0 0 0], L_0x16b7c80;
L_0x16b8c10 .concat [ 1 0 0 0], L_0x16b88a0;
L_0x16b8d70 .concat [ 1 0 0 0], L_0x16b7c80;
L_0x16b8f50 .cmp/eeq 1, L_0x16b8ad0, L_0x16b8e40;
S_0x168b400 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x168b270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1677630 .functor NOT 1, v0x16b53e0_0, C4<0>, C4<0>, C4<0>;
L_0x168bb20 .functor AND 1, L_0x1677630, v0x16b52f0_0, C4<1>, C4<1>;
L_0x1680f20 .functor NOT 1, v0x16b5250_0, C4<0>, C4<0>, C4<0>;
L_0x16b7560 .functor AND 1, L_0x168bb20, L_0x1680f20, C4<1>, C4<1>;
L_0x16b7630 .functor NOT 1, v0x16b53e0_0, C4<0>, C4<0>, C4<0>;
L_0x16b76a0 .functor AND 1, L_0x16b7630, v0x16b52f0_0, C4<1>, C4<1>;
L_0x16b7750 .functor AND 1, L_0x16b76a0, v0x16b5250_0, C4<1>, C4<1>;
L_0x16b7810 .functor OR 1, L_0x16b7560, L_0x16b7750, C4<0>, C4<0>;
L_0x16b7970 .functor NOT 1, v0x16b52f0_0, C4<0>, C4<0>, C4<0>;
L_0x16b79e0 .functor AND 1, v0x16b53e0_0, L_0x16b7970, C4<1>, C4<1>;
L_0x16b7b00 .functor AND 1, L_0x16b79e0, v0x16b5250_0, C4<1>, C4<1>;
L_0x16b7b70 .functor OR 1, L_0x16b7810, L_0x16b7b00, C4<0>, C4<0>;
L_0x16b7cf0 .functor AND 1, v0x16b53e0_0, v0x16b52f0_0, C4<1>, C4<1>;
L_0x16b7d60 .functor AND 1, L_0x16b7cf0, v0x16b5250_0, C4<1>, C4<1>;
L_0x16b7c80 .functor OR 1, L_0x16b7b70, L_0x16b7d60, C4<0>, C4<0>;
v0x1681120_0 .net *"_ivl_0", 0 0, L_0x1677630;  1 drivers
v0x16811c0_0 .net *"_ivl_10", 0 0, L_0x16b76a0;  1 drivers
v0x16776a0_0 .net *"_ivl_12", 0 0, L_0x16b7750;  1 drivers
v0x16b3a30_0 .net *"_ivl_14", 0 0, L_0x16b7810;  1 drivers
v0x16b3b10_0 .net *"_ivl_16", 0 0, L_0x16b7970;  1 drivers
v0x16b3c40_0 .net *"_ivl_18", 0 0, L_0x16b79e0;  1 drivers
v0x16b3d20_0 .net *"_ivl_2", 0 0, L_0x168bb20;  1 drivers
v0x16b3e00_0 .net *"_ivl_20", 0 0, L_0x16b7b00;  1 drivers
v0x16b3ee0_0 .net *"_ivl_22", 0 0, L_0x16b7b70;  1 drivers
v0x16b4050_0 .net *"_ivl_24", 0 0, L_0x16b7cf0;  1 drivers
v0x16b4130_0 .net *"_ivl_26", 0 0, L_0x16b7d60;  1 drivers
v0x16b4210_0 .net *"_ivl_4", 0 0, L_0x1680f20;  1 drivers
v0x16b42f0_0 .net *"_ivl_6", 0 0, L_0x16b7560;  1 drivers
v0x16b43d0_0 .net *"_ivl_8", 0 0, L_0x16b7630;  1 drivers
v0x16b44b0_0 .net "f", 0 0, L_0x16b7c80;  alias, 1 drivers
v0x16b4570_0 .net "x1", 0 0, v0x16b5250_0;  alias, 1 drivers
v0x16b4630_0 .net "x2", 0 0, v0x16b52f0_0;  alias, 1 drivers
v0x16b46f0_0 .net "x3", 0 0, v0x16b53e0_0;  alias, 1 drivers
S_0x16b4830 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x168b270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x16b5010_0 .net "clk", 0 0, v0x16b69d0_0;  1 drivers
v0x16b50d0_0 .var "wavedrom_enable", 0 0;
v0x16b5190_0 .var "wavedrom_title", 511 0;
v0x16b5250_0 .var "x1", 0 0;
v0x16b52f0_0 .var "x2", 0 0;
v0x16b53e0_0 .var "x3", 0 0;
E_0x1685fb0/0 .event negedge, v0x16b5010_0;
E_0x1685fb0/1 .event posedge, v0x16b5010_0;
E_0x1685fb0 .event/or E_0x1685fb0/0, E_0x1685fb0/1;
E_0x1685de0 .event negedge, v0x16b5010_0;
E_0x16709f0 .event posedge, v0x16b5010_0;
S_0x16b4b10 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x16b4830;
 .timescale -12 -12;
v0x16b4d10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16b4e10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x16b4830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16b54e0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x168b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x16b7f90 .functor AND 1, L_0x16b8110, v0x16b52f0_0, L_0x16b82e0, C4<1>;
L_0x16b8110 .functor NOT 1, v0x16b53e0_0, C4<0>, C4<0>, C4<0>;
L_0x16b82e0 .functor NOT 1, v0x16b5250_0, C4<0>, C4<0>, C4<0>;
L_0x16b84b0 .functor AND 1, L_0x16b8550, v0x16b52f0_0, v0x16b5250_0, C4<1>;
L_0x16b8550 .functor NOT 1, v0x16b53e0_0, C4<0>, C4<0>, C4<0>;
L_0x16b8610 .functor AND 1, v0x16b53e0_0, L_0x16b8720, v0x16b5250_0, C4<1>;
L_0x16b8720 .functor NOT 1, v0x16b52f0_0, C4<0>, C4<0>, C4<0>;
L_0x16b87e0 .functor AND 1, v0x16b53e0_0, v0x16b52f0_0, v0x16b5250_0, C4<1>;
L_0x16b88a0 .functor OR 1, L_0x16b7f90, L_0x16b84b0, L_0x16b8610, L_0x16b87e0;
v0x16b56f0_0 .net *"_ivl_0", 0 0, L_0x16b8110;  1 drivers
v0x16b57d0_0 .net *"_ivl_2", 0 0, L_0x16b82e0;  1 drivers
v0x16b58b0_0 .net *"_ivl_4", 0 0, L_0x16b8550;  1 drivers
v0x16b59a0_0 .net *"_ivl_6", 0 0, L_0x16b8720;  1 drivers
v0x16b5a80_0 .net "f", 0 0, L_0x16b88a0;  alias, 1 drivers
v0x16b5b90_0 .net "w1", 0 0, L_0x16b7f90;  1 drivers
v0x16b5c50_0 .net "w2", 0 0, L_0x16b84b0;  1 drivers
v0x16b5d10_0 .net "w3", 0 0, L_0x16b8610;  1 drivers
v0x16b5dd0_0 .net "w4", 0 0, L_0x16b87e0;  1 drivers
v0x16b5f20_0 .net "x1", 0 0, v0x16b5250_0;  alias, 1 drivers
v0x16b5fc0_0 .net "x2", 0 0, v0x16b52f0_0;  alias, 1 drivers
v0x16b60b0_0 .net "x3", 0 0, v0x16b53e0_0;  alias, 1 drivers
S_0x16b6220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x168b270;
 .timescale -12 -12;
E_0x16861e0 .event anyedge, v0x16b6ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16b6ce0_0;
    %nor/r;
    %assign/vec4 v0x16b6ce0_0, 0;
    %wait E_0x16861e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16b4830;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x16b5250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16b52f0_0, 0;
    %assign/vec4 v0x16b53e0_0, 0;
    %wait E_0x1685de0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16709f0;
    %load/vec4 v0x16b53e0_0;
    %load/vec4 v0x16b52f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x16b5250_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x16b5250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16b52f0_0, 0;
    %assign/vec4 v0x16b53e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1685de0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16b4e10;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1685fb0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x16b5250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16b52f0_0, 0;
    %assign/vec4 v0x16b53e0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x168b270;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b69d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b6ce0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x168b270;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x16b69d0_0;
    %inv;
    %store/vec4 v0x16b69d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x168b270;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16b5010_0, v0x16b6e40_0, v0x16b72c0_0, v0x16b7110_0, v0x16b7070_0, v0x16b6b10_0, v0x16b6a70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x168b270;
T_7 ;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x168b270;
T_8 ;
    %wait E_0x1685fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b6c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b6c40_0, 4, 32;
    %load/vec4 v0x16b6d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b6c40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b6c40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b6c40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x16b6b10_0;
    %load/vec4 v0x16b6b10_0;
    %load/vec4 v0x16b6a70_0;
    %xor;
    %load/vec4 v0x16b6b10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b6c40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x16b6c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b6c40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/truthtable1/iter0/response4/top_module.sv";
