#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 22 21:07:50 2025
# Process ID: 38356
# Current directory: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.runs/synth_1/top.vds
# Journal file: D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.211 ; gain = 99.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/clk_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/clk_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/uart_receiver.v:1]
	Parameter BAUD_DIV bound to: 10417 - type: integer 
	Parameter HALF_BAUD_DIV bound to: 5208 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/uart_receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_decoder' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/data_decoder.v:1]
	Parameter BIT_DIV bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_decoder' (3#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/data_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'cosine_filter' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:1]
	Parameter FILTER_ORDER bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element final_sum_reg was removed.  [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:72]
INFO: [Synth 8-6155] done synthesizing module 'cosine_filter' (4#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_generator' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/carrier_generator.v:1]
	Parameter PHASE_INC bound to: 42949673 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carrier_generator' (5#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/carrier_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'ask_modulator' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/ask_modulator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ask_modulator' (6#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/ask_modulator.v:1]
INFO: [Synth 8-6157] synthesizing module 'dac_controller' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/dac_controller.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter SETUP bound to: 3'b001 
	Parameter WRITE1 bound to: 3'b010 
	Parameter WRITE2 bound to: 3'b011 
	Parameter XFER bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'dac_controller' (7#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/dac_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3917] design top has port uart_tx driven by constant 1
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.773 ; gain = 155.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.773 ; gain = 155.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.773 ; gain = 155.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.883 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 780.938 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 780.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 780.938 ; gain = 493.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 780.938 ; gain = 493.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 780.938 ; gain = 493.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baud_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bit_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dac_controller'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_xfer_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_wr2_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_wr1_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_cs_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   START |                               01 |                              001
                    DATA |                               10 |                              010
                    STOP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   SETUP |                              001 |                              001
                  WRITE1 |                              010 |                              010
                  WRITE2 |                              011 |                              011
                    XFER |                              100 |                              100
                    DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dac_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 780.938 ; gain = 493.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 5     
Module data_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module cosine_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module carrier_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ask_modulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module dac_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'filter_inst/d0_reg[15:0]' into 'filter_inst/d0_reg[15:0]' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:43]
INFO: [Synth 8-4471] merging register 'filter_inst/d1_reg[15:0]' into 'filter_inst/d1_reg[15:0]' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:44]
INFO: [Synth 8-4471] merging register 'filter_inst/d2_reg[15:0]' into 'filter_inst/d2_reg[15:0]' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:45]
INFO: [Synth 8-4471] merging register 'filter_inst/d1_reg[15:0]' into 'filter_inst/d1_reg[15:0]' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:44]
INFO: [Synth 8-5544] ROM "uart_rx_inst/bit_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_inst/state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_inst/state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_rx_inst/baud_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rx_inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'filter_inst/d3_reg[15:0]' into 'filter_inst/d3_reg[15:0]' [D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.srcs/sources_1/new/cosine_filter.v:46]
DSP Report: Generating DSP filter_inst/mult7_reg, operation Mode is: (A''*(B:0xccc))'.
DSP Report: register filter_inst/d6_reg is absorbed into DSP filter_inst/mult7_reg.
DSP Report: register filter_inst/d7_reg is absorbed into DSP filter_inst/mult7_reg.
DSP Report: register filter_inst/mult7_reg is absorbed into DSP filter_inst/mult7_reg.
DSP Report: operator filter_inst/mult70 is absorbed into DSP filter_inst/mult7_reg.
DSP Report: Generating DSP filter_inst/sum_stage20, operation Mode is: PCIN+(A''*(B:0x5999))'.
DSP Report: register filter_inst/d3_reg is absorbed into DSP filter_inst/sum_stage20.
DSP Report: register filter_inst/d4_reg is absorbed into DSP filter_inst/sum_stage20.
DSP Report: register filter_inst/mult4_reg is absorbed into DSP filter_inst/sum_stage20.
DSP Report: operator filter_inst/mult40 is absorbed into DSP filter_inst/sum_stage20.
DSP Report: operator filter_inst/sum_stage20 is absorbed into DSP filter_inst/sum_stage20.
DSP Report: Generating DSP filter_inst/sum_stage20, operation Mode is: PCIN+(A''*(B:0x1999))'.
DSP Report: register filter_inst/d5_reg is absorbed into DSP filter_inst/sum_stage20.
DSP Report: register filter_inst/d6_reg is absorbed into DSP filter_inst/sum_stage20.
DSP Report: register filter_inst/mult6_reg is absorbed into DSP filter_inst/sum_stage20.
DSP Report: operator filter_inst/mult60 is absorbed into DSP filter_inst/sum_stage20.
DSP Report: operator filter_inst/sum_stage20 is absorbed into DSP filter_inst/sum_stage20.
DSP Report: Generating DSP filter_inst/sum_stage2_reg, operation Mode is: (PCIN+(A*(B:0x3333))')'.
DSP Report: register filter_inst/d4_reg is absorbed into DSP filter_inst/sum_stage2_reg.
DSP Report: register filter_inst/d5_reg is absorbed into DSP filter_inst/sum_stage2_reg.
DSP Report: register filter_inst/sum_stage2_reg is absorbed into DSP filter_inst/sum_stage2_reg.
DSP Report: register filter_inst/mult5_reg is absorbed into DSP filter_inst/sum_stage2_reg.
DSP Report: operator filter_inst/sum_stage20 is absorbed into DSP filter_inst/sum_stage2_reg.
DSP Report: operator filter_inst/mult50 is absorbed into DSP filter_inst/sum_stage2_reg.
DSP Report: Generating DSP filter_inst/mult3_reg, operation Mode is: (A''*(B:0x5999))'.
DSP Report: register filter_inst/d2_reg is absorbed into DSP filter_inst/mult3_reg.
DSP Report: register filter_inst/d3_reg is absorbed into DSP filter_inst/mult3_reg.
DSP Report: register filter_inst/mult3_reg is absorbed into DSP filter_inst/mult3_reg.
DSP Report: operator filter_inst/mult30 is absorbed into DSP filter_inst/mult3_reg.
DSP Report: Generating DSP filter_inst/sum_stage10, operation Mode is: PCIN+(A2*(B:0xccc))'.
DSP Report: register filter_inst/d0_reg is absorbed into DSP filter_inst/sum_stage10.
DSP Report: register filter_inst/mult0_reg is absorbed into DSP filter_inst/sum_stage10.
DSP Report: operator filter_inst/mult00 is absorbed into DSP filter_inst/sum_stage10.
DSP Report: operator filter_inst/sum_stage10 is absorbed into DSP filter_inst/sum_stage10.
DSP Report: Generating DSP filter_inst/sum_stage10, operation Mode is: PCIN+(A''*(B:0x3333))'.
DSP Report: register filter_inst/d1_reg is absorbed into DSP filter_inst/sum_stage10.
DSP Report: register filter_inst/d2_reg is absorbed into DSP filter_inst/sum_stage10.
DSP Report: register filter_inst/mult2_reg is absorbed into DSP filter_inst/sum_stage10.
DSP Report: operator filter_inst/mult20 is absorbed into DSP filter_inst/sum_stage10.
DSP Report: operator filter_inst/sum_stage10 is absorbed into DSP filter_inst/sum_stage10.
DSP Report: Generating DSP filter_inst/sum_stage1_reg, operation Mode is: (PCIN+(A*(B:0x1999))')'.
DSP Report: register filter_inst/d1_reg is absorbed into DSP filter_inst/sum_stage1_reg.
DSP Report: register filter_inst/sum_stage1_reg is absorbed into DSP filter_inst/sum_stage1_reg.
DSP Report: register filter_inst/mult1_reg is absorbed into DSP filter_inst/sum_stage1_reg.
DSP Report: operator filter_inst/sum_stage10 is absorbed into DSP filter_inst/sum_stage1_reg.
DSP Report: operator filter_inst/mult10 is absorbed into DSP filter_inst/sum_stage1_reg.
DSP Report: Generating DSP modulator_inst/mult_result_pipe_reg, operation Mode is: (A''*B'')'.
DSP Report: register modulator_inst/carrier_reg2_reg is absorbed into DSP modulator_inst/mult_result_pipe_reg.
DSP Report: register modulator_inst/carrier_reg3_reg is absorbed into DSP modulator_inst/mult_result_pipe_reg.
DSP Report: register modulator_inst/baseband_reg2_reg is absorbed into DSP modulator_inst/mult_result_pipe_reg.
DSP Report: register modulator_inst/baseband_reg3_reg is absorbed into DSP modulator_inst/mult_result_pipe_reg.
DSP Report: register modulator_inst/mult_result_pipe_reg is absorbed into DSP modulator_inst/mult_result_pipe_reg.
DSP Report: register modulator_inst/mult_result_reg is absorbed into DSP modulator_inst/mult_result_pipe_reg.
DSP Report: operator modulator_inst/mult_result0 is absorbed into DSP modulator_inst/mult_result_pipe_reg.
WARNING: [Synth 8-3917] design top has port uart_tx driven by constant 1
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[0]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[1]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[2]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[3]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[4]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[5]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[6]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[7]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[8]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[9]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[10]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[11]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[12]' (FDE) to 'filter_inst/d0_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d0_reg[14]' (FDE) to 'filter_inst/d0_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dac_inst/dac_byte2_reg )
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[0]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[1]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[2]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[3]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[4]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[5]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[6]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[7]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[8]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[9]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[10]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[11]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[12]' (FDRE) to 'filter_inst/d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d1_reg[14]' (FDRE) to 'filter_inst/d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[0]' (FDRE) to 'filter_inst/d2_reg[1]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[1]' (FDRE) to 'filter_inst/d2_reg[2]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[2]' (FDRE) to 'filter_inst/d2_reg[3]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[3]' (FDRE) to 'filter_inst/d2_reg[4]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[4]' (FDRE) to 'filter_inst/d2_reg[5]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[5]' (FDRE) to 'filter_inst/d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[6]' (FDRE) to 'filter_inst/d2_reg[7]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[7]' (FDRE) to 'filter_inst/d2_reg[8]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[8]' (FDRE) to 'filter_inst/d2_reg[9]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[9]' (FDRE) to 'filter_inst/d2_reg[10]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[10]' (FDRE) to 'filter_inst/d2_reg[11]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[11]' (FDRE) to 'filter_inst/d2_reg[12]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[12]' (FDRE) to 'filter_inst/d2_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d2_reg[14]' (FDRE) to 'filter_inst/d2_reg[15]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[0]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[1]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[2]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[3]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[4]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[5]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[6]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[7]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[8]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[9]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[10]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[11]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[12]' (FDRE) to 'filter_inst/d3_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d3_reg[14]' (FDRE) to 'filter_inst/d3_reg[15]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[0]' (FDRE) to 'filter_inst/d4_reg[1]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[1]' (FDRE) to 'filter_inst/d4_reg[2]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[2]' (FDRE) to 'filter_inst/d4_reg[3]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[3]' (FDRE) to 'filter_inst/d4_reg[4]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[4]' (FDRE) to 'filter_inst/d4_reg[5]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[5]' (FDRE) to 'filter_inst/d4_reg[6]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[6]' (FDRE) to 'filter_inst/d4_reg[7]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[7]' (FDRE) to 'filter_inst/d4_reg[8]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[8]' (FDRE) to 'filter_inst/d4_reg[9]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[9]' (FDRE) to 'filter_inst/d4_reg[10]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[10]' (FDRE) to 'filter_inst/d4_reg[11]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[11]' (FDRE) to 'filter_inst/d4_reg[12]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[12]' (FDRE) to 'filter_inst/d4_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d4_reg[14]' (FDRE) to 'filter_inst/d4_reg[15]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[0]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[1]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[2]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[3]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[4]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[5]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[6]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[7]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[8]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[9]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[10]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[11]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[12]' (FDRE) to 'filter_inst/d5_reg[13]'
INFO: [Synth 8-3886] merging instance 'filter_inst/d5_reg[14]' (FDRE) to 'filter_inst/d5_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 780.938 ; gain = 493.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | sel        | 256x16        | Block RAM      | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cosine_filter | (A''*(B:0xccc))'        | 16     | 13     | -      | -      | 29     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|cosine_filter | PCIN+(A''*(B:0x5999))'  | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|cosine_filter | PCIN+(A''*(B:0x1999))'  | 16     | 14     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|cosine_filter | (PCIN+(A*(B:0x3333))')' | 16     | 15     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|cosine_filter | (A''*(B:0x5999))'       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|top           | PCIN+(A2*(B:0xccc))'    | 16     | 13     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|top           | PCIN+(A''*(B:0x3333))'  | 16     | 15     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|top           | (PCIN+(A*(B:0x1999))')' | 16     | 14     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|ask_modulator | (A''*B'')'              | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_8/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 828.410 ; gain = 541.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 830.543 ; gain = 543.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    28|
|3     |DSP48E1    |     3|
|4     |DSP48E1_1  |     1|
|5     |DSP48E1_2  |     1|
|6     |DSP48E1_3  |     1|
|7     |DSP48E1_4  |     1|
|8     |DSP48E1_5  |     2|
|9     |LUT1       |    46|
|10    |LUT2       |    50|
|11    |LUT3       |    12|
|12    |LUT4       |    39|
|13    |LUT5       |     7|
|14    |LUT6       |    22|
|15    |RAMB18E1_1 |     1|
|16    |FDRE       |   250|
|17    |FDSE       |     5|
|18    |IBUF       |     3|
|19    |OBUF       |    22|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |   495|
|2     |  carrier_inst   |carrier_generator |    74|
|3     |  dac_inst       |dac_controller    |    47|
|4     |  decoder_inst   |data_decoder      |    49|
|5     |  filter_inst    |cosine_filter     |   131|
|6     |  modulator_inst |ask_modulator     |    54|
|7     |  uart_rx_inst   |uart_receiver     |   105|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 851.316 ; gain = 226.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 851.316 ; gain = 564.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
142 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 851.316 ; gain = 576.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/2ASK_FPGA/2ASK-bandpass-system-transmitter/fpga_project/2ASK-bandpass-system-transmitter/2ASK-bandpass-system-transmitter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 21:08:16 2025...
