example-0: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.


// The shift register is a bit-inverted loop-back shift register.
// The input is loaded into the first bit of the shift register, and then
// shifted by one bit. The result is clocked into the second bit, and so on.
// When the bit-inverted loop-back shift register is loaded with a value,
// it will shift it back through the loop.

// The shift register is a bit-inverted loop-back shift register.
// The input is loaded into the first bit of the shift register, and then
// shifted by one bit. The result is clocked into the second bit, and so on.
// When the bit-inverted loop-back shift register is loaded with a value,
// it will shift it back through the loop.

// The shift register is a bit-inverted loop-back shift register.
// The input is loaded into the first bit of
================================================================
example-1: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.



// This is the implementation of the algorithm.
// Note that the algorithm is not a "shift register" but rather a 
// "shift register with an arithmetic operation".
always @(posedge clk) begin:
	if (ena) begin
		if (load) begin
			q <= data[63:0];
		end else begin
			q <= q + amount;
		end
	end
end


// This is the implementation of the algorithm with a software-controlled
// load register.
always @(posedge clk) begin:
	if (ena) begin
		if (load) begin
			q <= data[63:0];
		end else begin
			q <= q + amount;
		end
	end
end


// This is the implementation of the algorithm with a software-controlled
// load register.
always @(posedge clk) begin
================================================================
example-2: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.




// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.








// Design a 64-bit arithmetic shift register,
================================================================
