Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (win64) Build 2615518 Fri Aug  9 15:55:25 MDT 2019
| Date         : Mon Oct 14 16:35:01 2019
| Host         : AliJoon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplier_control_sets_placed.rpt
| Design       : multiplier
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  cla3/rst_13   |               | cla3/rst_0       |                1 |              1 |
|  cla3/rst_8    |               | cla3/rst_5       |                1 |              1 |
|  cla3/rst_12   |               | cla3/rst_1       |                1 |              1 |
|  cla3/rst_10   |               | cla3/rst_3       |                1 |              1 |
|  cla3/rst_7    |               | cla3/rst_6       |                1 |              1 |
|  cla3/rst_9    |               | cla3/rst_4       |                1 |              1 |
|  cla3/rst_14   |               | cla3/rst         |                1 |              1 |
|  cla3/rst_11   |               | cla3/rst_2       |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_13      |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_8       |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_12      |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_10      |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_7       |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_9       |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_14      |                1 |              1 |
|  clk_IBUF_BUFG |               | cla3/rst_11      |                1 |              1 |
+----------------+---------------+------------------+------------------+----------------+


