Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: pros3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pros3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pros3"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : pros3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\procesador3\pros3\UC.vhd" into library work
Parsing entity <UC>.
Parsing architecture <Behavioral> of entity <uc>.
Parsing VHDL file "F:\procesador3\pros3\Sumador.vhd" into library work
Parsing entity <Sumador>.
Parsing architecture <Behavioral> of entity <sumador>.
Parsing VHDL file "F:\procesador3\pros3\SEU.vhd" into library work
Parsing entity <SEU>.
Parsing architecture <Behavioral> of entity <seu>.
Parsing VHDL file "F:\procesador3\pros3\RF.vhd" into library work
Parsing entity <registerFile>.
Parsing architecture <arqRegisterFile> of entity <registerfile>.
Parsing VHDL file "F:\procesador3\pros3\PSRM.vhd" into library work
Parsing entity <PSRM>.
Parsing architecture <Behavioral> of entity <psrm>.
Parsing VHDL file "F:\procesador3\pros3\PSR.vhd" into library work
Parsing entity <PSR>.
Parsing architecture <arqPSR> of entity <psr>.
Parsing VHDL file "F:\procesador3\pros3\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "F:\procesador3\pros3\nPC.vhd" into library work
Parsing entity <nPC>.
Parsing architecture <Behavioral> of entity <npc>.
Parsing VHDL file "F:\procesador3\pros3\mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "F:\procesador3\pros3\IM.vhd" into library work
Parsing entity <IM>.
Parsing architecture <Behavioral> of entity <im>.
Parsing VHDL file "F:\procesador3\pros3\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "F:\procesador3\pros3\pros3.vhd" into library work
Parsing entity <pros3>.
Parsing architecture <Behavioral> of entity <pros3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pros3> (architecture <Behavioral>) from library <work>.

Elaborating entity <nPC> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Sumador> (architecture <Behavioral>) from library <work>.

Elaborating entity <IM> (architecture <Behavioral>) from library <work>.

Elaborating entity <UC> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerFile> (architecture <arqRegisterFile>) from library <work>.
WARNING:HDLCompiler:92 - "F:\procesador3\pros3\RF.vhd" Line 30: registers should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\procesador3\pros3\RF.vhd" Line 31: registers should be on the sensitivity list of the process

Elaborating entity <SEU> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\procesador3\pros3\mux.vhd" Line 29. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <PSRM> (architecture <Behavioral>) from library <work>.

Elaborating entity <PSR> (architecture <arqPSR>) from library <work>.
WARNING:HDLCompiler:92 - "F:\procesador3\pros3\PSR.vhd" Line 19: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "F:\procesador3\pros3\pros3.vhd" Line 95: Net <M[31]> does not have a driver.
WARNING:Xst:2972 - "F:\procesador3\pros3\pros3.vhd" line 184. All outputs of instance <PSRMe> of block <PSRM> are unconnected in block <pros3>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\procesador3\pros3\pros3.vhd" line 193. All outputs of instance <PSRe> of block <PSR> are unconnected in block <pros3>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pros3>.
    Related source file is "F:\procesador3\pros3\pros3.vhd".
INFO:Xst:3210 - "F:\procesador3\pros3\pros3.vhd" line 193: Output port <c> of the instance <PSRe> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <M<31>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <N<31>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pros3> synthesized.

Synthesizing Unit <nPC>.
    Related source file is "F:\procesador3\pros3\nPC.vhd".
    Found 32-bit register for signal <sgteinstruccion>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.

Synthesizing Unit <PC>.
    Related source file is "F:\procesador3\pros3\PC.vhd".
    Found 32-bit register for signal <next_instruction>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <Sumador>.
    Related source file is "F:\procesador3\pros3\Sumador.vhd".
    Found 32-bit adder for signal <Cout> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador> synthesized.

Synthesizing Unit <IM>.
    Related source file is "F:\procesador3\pros3\IM.vhd".
WARNING:Xst:647 - Input <adres<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'instructions', unconnected in block 'IM', is tied to its initial value.
    Found 64x32-bit single-port Read Only RAM <Mram_instructions> for signal <instructions>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <IM> synthesized.

Synthesizing Unit <UC>.
    Related source file is "F:\procesador3\pros3\UC.vhd".
    Found 64x4-bit Read Only RAM for signal <_n0082>
WARNING:Xst:737 - Found 1-bit latch for signal <Aluop<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Aluop<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Aluop<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Aluop<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Latch(s).
Unit <UC> synthesized.

Synthesizing Unit <registerFile>.
    Related source file is "F:\procesador3\pros3\RF.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <rS1[4]_registers[31][31]_wide_mux_0_OUT> created at line 30.
    Found 32-bit 32-to-1 multiplexer for signal <rS2[4]_registers[31][31]_wide_mux_1_OUT> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<0><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 1024 Latch(s).
	inferred   4 Multiplexer(s).
Unit <registerFile> synthesized.

Synthesizing Unit <SEU>.
    Related source file is "F:\procesador3\pros3\SEU.vhd".
    Summary:
	no macro.
Unit <SEU> synthesized.

Synthesizing Unit <mux>.
    Related source file is "F:\procesador3\pros3\mux.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "F:\procesador3\pros3\ALU.vhd".
    Found 32-bit adder for signal <CRS1[31]_CRS2[31]_add_0_OUT> created at line 23.
    Found 32-bit subtractor for signal <GND_1076_o_GND_1076_o_sub_8_OUT<31:0>> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x32-bit single-port Read Only RAM                   : 1
 64x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 1028
 1-bit latch                                           : 1028
# Multiplexers                                         : 20
 32-bit 2-to-1 multiplexer                             : 18
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <registers<0>_31> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_0> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_1> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_2> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_3> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_4> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_5> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_6> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_7> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_8> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_9> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_10> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_11> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_12> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_13> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_14> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_15> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_16> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_17> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_18> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_19> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_20> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_21> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_22> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_23> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_24> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_25> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_26> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_27> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_28> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_29> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <registers<0>_30> has a constant value of 0 in block <Register_F>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <next_instruction_6> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_7> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_8> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_9> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_10> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_11> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_12> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_13> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_14> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_15> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_16> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_17> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_18> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_19> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_20> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_21> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_22> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_23> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_24> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_25> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_26> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_27> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_28> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_29> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_30> of sequential type is unconnected in block <Program_Counter>.
WARNING:Xst:2677 - Node <next_instruction_31> of sequential type is unconnected in block <Program_Counter>.

Synthesizing (advanced) Unit <IM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_instructions> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adres>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <IM> synthesized (advanced).

Synthesizing (advanced) Unit <UC>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0082> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <op3>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UC> synthesized (advanced).

Synthesizing (advanced) Unit <pros3>.
The following registers are absorbed into counter <nextPC/sgteinstruccion>: 1 register on signal <nextPC/sgteinstruccion>.
Unit <pros3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x32-bit single-port distributed Read Only RAM       : 1
 64x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 82
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 18
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <registers<0>_31> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_0> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_1> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_2> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_3> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_4> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_5> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_6> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_7> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_8> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_9> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_10> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_11> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_12> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_13> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_14> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_15> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_16> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_17> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_18> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_19> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_20> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_21> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_22> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_23> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_24> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_25> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_26> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_27> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_28> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_29> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registers<0>_30> has a constant value of 0 in block <registerFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Unidad_c/Aluop_5> (without init value) has a constant value of 0 in block <pros3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Unidad_c/Aluop_0> (without init value) has a constant value of 0 in block <pros3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <Unidad_c/Aluop_1> is equivalent to a wire in block <pros3>.
WARNING:Xst:1294 - Latch <Unidad_c/Aluop_2> is equivalent to a wire in block <pros3>.

Optimizing unit <pros3> ...

Optimizing unit <PC> ...

Optimizing unit <registerFile> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_6> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_7> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_8> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_9> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_10> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_11> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_12> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_13> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_14> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_15> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_16> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_17> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_18> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_19> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_20> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_21> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_22> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_23> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_24> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_25> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_26> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_27> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_28> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_29> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_30> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <nextPC/sgteinstruccion_31> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_31> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_30> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_29> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_28> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_27> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_26> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_25> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_24> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_23> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_22> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_21> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_20> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_19> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_18> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_17> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_16> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_15> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_14> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_13> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_12> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_11> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_10> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_9> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_8> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_7> of sequential type is unconnected in block <pros3>.
WARNING:Xst:2677 - Node <Program_Counter/next_instruction_6> of sequential type is unconnected in block <pros3>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pros3, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pros3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 779
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 5
#      LUT2                        : 11
#      LUT4                        : 93
#      LUT5                        : 36
#      LUT6                        : 556
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 1004
#      FDC                         : 12
#      LD                          : 992
# Clock Buffers                    : 30
#      BUFG                        : 30
# IO Buffers                       : 34
#      IBUF                        : 2
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1004  out of  126800     0%  
 Number of Slice LUTs:                  703  out of  63400     1%  
    Number used as Logic:               703  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1667
   Number with an unused Flip Flop:     663  out of   1667    39%  
   Number with an unused LUT:           964  out of   1667    57%  
   Number of fully used LUT-FF pairs:    40  out of   1667     2%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               30  out of     32    93%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)               | Load  |
-----------------------------------------------------------------------------+-------------------------------------+-------+
clk                                                                          | IBUF                                | 12    |
Register_F/reset_GND_49_o_AND_2050_o(Register_F/reset_GND_49_o_AND_2050_o1:O)| BUFG(*)(Register_F/registers<31>_31)| 32    |
Register_F/reset_GND_49_o_AND_1986_o(Register_F/reset_GND_49_o_AND_1986_o1:O)| BUFG(*)(Register_F/registers<30>_31)| 32    |
Register_F/reset_GND_49_o_AND_1922_o(Register_F/reset_GND_49_o_AND_1922_o1:O)| BUFG(*)(Register_F/registers<29>_31)| 32    |
Register_F/reset_GND_49_o_AND_1858_o(Register_F/reset_GND_49_o_AND_1858_o1:O)| BUFG(*)(Register_F/registers<28>_31)| 32    |
Register_F/reset_GND_49_o_AND_1794_o(Register_F/reset_GND_49_o_AND_1794_o1:O)| BUFG(*)(Register_F/registers<27>_31)| 32    |
Register_F/reset_GND_49_o_AND_1730_o(Register_F/reset_GND_49_o_AND_1730_o1:O)| BUFG(*)(Register_F/registers<26>_31)| 32    |
Register_F/reset_GND_49_o_AND_1666_o(Register_F/reset_GND_49_o_AND_1666_o1:O)| BUFG(*)(Register_F/registers<25>_31)| 32    |
Register_F/reset_GND_49_o_AND_1602_o(Register_F/reset_GND_49_o_AND_1602_o1:O)| BUFG(*)(Register_F/registers<24>_31)| 32    |
Register_F/reset_GND_49_o_AND_1538_o(Register_F/reset_GND_49_o_AND_1538_o1:O)| BUFG(*)(Register_F/registers<23>_31)| 32    |
Register_F/reset_GND_49_o_AND_1474_o(Register_F/reset_GND_49_o_AND_1474_o1:O)| BUFG(*)(Register_F/registers<22>_31)| 32    |
Register_F/reset_GND_49_o_AND_1410_o(Register_F/reset_GND_49_o_AND_1410_o1:O)| BUFG(*)(Register_F/registers<21>_31)| 32    |
Register_F/reset_GND_49_o_AND_1346_o(Register_F/reset_GND_49_o_AND_1346_o1:O)| BUFG(*)(Register_F/registers<20>_31)| 32    |
Register_F/reset_GND_49_o_AND_1282_o(Register_F/reset_GND_49_o_AND_1282_o1:O)| BUFG(*)(Register_F/registers<19>_31)| 32    |
Register_F/reset_GND_49_o_AND_1218_o(Register_F/reset_GND_49_o_AND_1218_o1:O)| BUFG(*)(Register_F/registers<18>_31)| 32    |
Register_F/reset_GND_49_o_AND_1154_o(Register_F/reset_GND_49_o_AND_1154_o1:O)| BUFG(*)(Register_F/registers<17>_31)| 32    |
Register_F/reset_GND_49_o_AND_1090_o(Register_F/reset_GND_49_o_AND_1090_o1:O)| BUFG(*)(Register_F/registers<16>_31)| 32    |
Register_F/reset_GND_49_o_AND_1026_o(Register_F/reset_GND_49_o_AND_1026_o1:O)| BUFG(*)(Register_F/registers<15>_31)| 32    |
Register_F/reset_GND_49_o_AND_962_o(Register_F/reset_GND_49_o_AND_962_o1:O)  | BUFG(*)(Register_F/registers<14>_31)| 32    |
Register_F/reset_GND_49_o_AND_898_o(Register_F/reset_GND_49_o_AND_898_o1:O)  | BUFG(*)(Register_F/registers<13>_31)| 32    |
Register_F/reset_GND_49_o_AND_834_o(Register_F/reset_GND_49_o_AND_834_o1:O)  | BUFG(*)(Register_F/registers<12>_31)| 32    |
Register_F/reset_GND_49_o_AND_770_o(Register_F/reset_GND_49_o_AND_770_o1:O)  | BUFG(*)(Register_F/registers<11>_31)| 32    |
Register_F/reset_GND_49_o_AND_706_o(Register_F/reset_GND_49_o_AND_706_o1:O)  | BUFG(*)(Register_F/registers<10>_31)| 32    |
Register_F/reset_GND_49_o_AND_642_o(Register_F/reset_GND_49_o_AND_642_o1:O)  | BUFG(*)(Register_F/registers<9>_31) | 32    |
Register_F/reset_GND_49_o_AND_578_o(Register_F/reset_GND_49_o_AND_578_o1:O)  | BUFG(*)(Register_F/registers<8>_31) | 32    |
Register_F/reset_GND_49_o_AND_514_o(Register_F/reset_GND_49_o_AND_514_o1:O)  | BUFG(*)(Register_F/registers<7>_31) | 32    |
Register_F/reset_GND_49_o_AND_450_o(Register_F/reset_GND_49_o_AND_450_o1:O)  | BUFG(*)(Register_F/registers<6>_31) | 32    |
Register_F/reset_GND_49_o_AND_386_o(Register_F/reset_GND_49_o_AND_386_o1:O)  | BUFG(*)(Register_F/registers<5>_31) | 32    |
Register_F/reset_GND_49_o_AND_322_o(Register_F/reset_GND_49_o_AND_322_o1:O)  | NONE(*)(Register_F/registers<4>_31) | 32    |
Register_F/reset_GND_49_o_AND_258_o(Register_F/reset_GND_49_o_AND_258_o1:O)  | BUFG(*)(Register_F/registers<3>_31) | 32    |
Register_F/reset_GND_49_o_AND_194_o(Register_F/reset_GND_49_o_AND_194_o1:O)  | BUFG(*)(Register_F/registers<2>_31) | 32    |
Register_F/reset_GND_49_o_AND_130_o(Register_F/reset_GND_49_o_AND_130_o1:O)  | BUFG(*)(Register_F/registers<1>_31) | 32    |
-----------------------------------------------------------------------------+-------------------------------------+-------+
(*) These 31 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.421ns (Maximum Frequency: 226.168MHz)
   Minimum input arrival time before clock: 4.829ns
   Maximum output required time after clock: 6.310ns
   Maximum combinational path delay: 5.215ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.581ns (frequency: 632.711MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 7)
  Source:            nextPC/sgteinstruccion_0 (FF)
  Destination:       nextPC/sgteinstruccion_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: nextPC/sgteinstruccion_0 to nextPC/sgteinstruccion_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.284  nextPC/sgteinstruccion_0 (nextPC/sgteinstruccion_0)
     INV:I->O              1   0.113   0.000  nextPC/Mcount_sgteinstruccion_lut<0>_INV_0 (nextPC/Mcount_sgteinstruccion_lut<0>)
     MUXCY:S->O            1   0.353   0.000  nextPC/Mcount_sgteinstruccion_cy<0> (nextPC/Mcount_sgteinstruccion_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  nextPC/Mcount_sgteinstruccion_cy<1> (nextPC/Mcount_sgteinstruccion_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  nextPC/Mcount_sgteinstruccion_cy<2> (nextPC/Mcount_sgteinstruccion_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  nextPC/Mcount_sgteinstruccion_cy<3> (nextPC/Mcount_sgteinstruccion_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  nextPC/Mcount_sgteinstruccion_cy<4> (nextPC/Mcount_sgteinstruccion_cy<4>)
     XORCY:CI->O           1   0.370   0.000  nextPC/Mcount_sgteinstruccion_xor<5> (Result<5>)
     FDC:D                     0.008          nextPC/sgteinstruccion_5
    ----------------------------------------
    Total                      1.581ns (1.297ns logic, 0.284ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_2050_o'
  Clock period: 4.288ns (frequency: 233.193MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.288ns (Levels of Logic = 37)
  Source:            Register_F/registers<31>_0 (LATCH)
  Destination:       Register_F/registers<31>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_2050_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_2050_o falling

  Data Path: Register_F/registers<31>_0 to Register_F/registers<31>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<31>_0 (Register_F/registers<31>_0)
     LUT6:I3->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<31>_31
    ----------------------------------------
    Total                      4.288ns (2.370ns logic, 1.918ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1986_o'
  Clock period: 4.333ns (frequency: 230.771MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.333ns (Levels of Logic = 37)
  Source:            Register_F/registers<30>_0 (LATCH)
  Destination:       Register_F/registers<30>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1986_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1986_o falling

  Data Path: Register_F/registers<30>_0 to Register_F/registers<30>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<30>_0 (Register_F/registers<30>_0)
     LUT6:I2->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<30>_31
    ----------------------------------------
    Total                      4.333ns (2.370ns logic, 1.963ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1922_o'
  Clock period: 4.156ns (frequency: 240.599MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.156ns (Levels of Logic = 37)
  Source:            Register_F/registers<29>_0 (LATCH)
  Destination:       Register_F/registers<29>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1922_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1922_o falling

  Data Path: Register_F/registers<29>_0 to Register_F/registers<29>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<29>_0 (Register_F/registers<29>_0)
     LUT6:I4->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<29>_31
    ----------------------------------------
    Total                      4.156ns (2.370ns logic, 1.786ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1858_o'
  Clock period: 4.072ns (frequency: 245.561MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.072ns (Levels of Logic = 37)
  Source:            Register_F/registers<28>_0 (LATCH)
  Destination:       Register_F/registers<28>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1858_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1858_o falling

  Data Path: Register_F/registers<28>_0 to Register_F/registers<28>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<28>_0 (Register_F/registers<28>_0)
     LUT6:I5->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<28>_31
    ----------------------------------------
    Total                      4.072ns (2.370ns logic, 1.702ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1794_o'
  Clock period: 4.333ns (frequency: 230.771MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.333ns (Levels of Logic = 37)
  Source:            Register_F/registers<27>_0 (LATCH)
  Destination:       Register_F/registers<27>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1794_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1794_o falling

  Data Path: Register_F/registers<27>_0 to Register_F/registers<27>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<27>_0 (Register_F/registers<27>_0)
     LUT6:I3->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<27>_31
    ----------------------------------------
    Total                      4.333ns (2.370ns logic, 1.963ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1730_o'
  Clock period: 4.378ns (frequency: 228.399MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.378ns (Levels of Logic = 37)
  Source:            Register_F/registers<26>_0 (LATCH)
  Destination:       Register_F/registers<26>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1730_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1730_o falling

  Data Path: Register_F/registers<26>_0 to Register_F/registers<26>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<26>_0 (Register_F/registers<26>_0)
     LUT6:I2->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<26>_31
    ----------------------------------------
    Total                      4.378ns (2.370ns logic, 2.008ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1666_o'
  Clock period: 4.201ns (frequency: 238.022MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.201ns (Levels of Logic = 37)
  Source:            Register_F/registers<25>_0 (LATCH)
  Destination:       Register_F/registers<25>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1666_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1666_o falling

  Data Path: Register_F/registers<25>_0 to Register_F/registers<25>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<25>_0 (Register_F/registers<25>_0)
     LUT6:I4->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<25>_31
    ----------------------------------------
    Total                      4.201ns (2.370ns logic, 1.831ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1602_o'
  Clock period: 4.117ns (frequency: 242.878MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.117ns (Levels of Logic = 37)
  Source:            Register_F/registers<24>_0 (LATCH)
  Destination:       Register_F/registers<24>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1602_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1602_o falling

  Data Path: Register_F/registers<24>_0 to Register_F/registers<24>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<24>_0 (Register_F/registers<24>_0)
     LUT6:I5->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<24>_31
    ----------------------------------------
    Total                      4.117ns (2.370ns logic, 1.747ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1538_o'
  Clock period: 4.360ns (frequency: 229.332MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.360ns (Levels of Logic = 37)
  Source:            Register_F/registers<23>_0 (LATCH)
  Destination:       Register_F/registers<23>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1538_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1538_o falling

  Data Path: Register_F/registers<23>_0 to Register_F/registers<23>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<23>_0 (Register_F/registers<23>_0)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<23>_31
    ----------------------------------------
    Total                      4.360ns (2.354ns logic, 2.007ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1474_o'
  Clock period: 4.405ns (frequency: 226.989MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.405ns (Levels of Logic = 37)
  Source:            Register_F/registers<22>_0 (LATCH)
  Destination:       Register_F/registers<22>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1474_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1474_o falling

  Data Path: Register_F/registers<22>_0 to Register_F/registers<22>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  Register_F/registers<22>_0 (Register_F/registers<22>_0)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<22>_31
    ----------------------------------------
    Total                      4.405ns (2.354ns logic, 2.052ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1410_o'
  Clock period: 4.228ns (frequency: 236.490MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.228ns (Levels of Logic = 37)
  Source:            Register_F/registers<21>_0 (LATCH)
  Destination:       Register_F/registers<21>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1410_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1410_o falling

  Data Path: Register_F/registers<21>_0 to Register_F/registers<21>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  Register_F/registers<21>_0 (Register_F/registers<21>_0)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<21>_31
    ----------------------------------------
    Total                      4.228ns (2.354ns logic, 1.874ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1346_o'
  Clock period: 4.144ns (frequency: 241.284MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.144ns (Levels of Logic = 37)
  Source:            Register_F/registers<20>_0 (LATCH)
  Destination:       Register_F/registers<20>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1346_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1346_o falling

  Data Path: Register_F/registers<20>_0 to Register_F/registers<20>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<20>_0 (Register_F/registers<20>_0)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<20>_31
    ----------------------------------------
    Total                      4.144ns (2.354ns logic, 1.790ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1282_o'
  Clock period: 4.276ns (frequency: 233.836MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.276ns (Levels of Logic = 37)
  Source:            Register_F/registers<19>_0 (LATCH)
  Destination:       Register_F/registers<19>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1282_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1282_o falling

  Data Path: Register_F/registers<19>_0 to Register_F/registers<19>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<19>_0 (Register_F/registers<19>_0)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<19>_31
    ----------------------------------------
    Total                      4.276ns (2.354ns logic, 1.923ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1218_o'
  Clock period: 4.321ns (frequency: 231.401MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.321ns (Levels of Logic = 37)
  Source:            Register_F/registers<18>_0 (LATCH)
  Destination:       Register_F/registers<18>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1218_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1218_o falling

  Data Path: Register_F/registers<18>_0 to Register_F/registers<18>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  Register_F/registers<18>_0 (Register_F/registers<18>_0)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<18>_31
    ----------------------------------------
    Total                      4.321ns (2.354ns logic, 1.968ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1154_o'
  Clock period: 4.144ns (frequency: 241.284MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.144ns (Levels of Logic = 37)
  Source:            Register_F/registers<17>_0 (LATCH)
  Destination:       Register_F/registers<17>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1154_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1154_o falling

  Data Path: Register_F/registers<17>_0 to Register_F/registers<17>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  Register_F/registers<17>_0 (Register_F/registers<17>_0)
     LUT6:I4->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<17>_31
    ----------------------------------------
    Total                      4.144ns (2.354ns logic, 1.791ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1090_o'
  Clock period: 4.061ns (frequency: 246.275MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.061ns (Levels of Logic = 37)
  Source:            Register_F/registers<16>_0 (LATCH)
  Destination:       Register_F/registers<16>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1090_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1090_o falling

  Data Path: Register_F/registers<16>_0 to Register_F/registers<16>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<16>_0 (Register_F/registers<16>_0)
     LUT6:I5->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<16>_31
    ----------------------------------------
    Total                      4.061ns (2.354ns logic, 1.707ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_1026_o'
  Clock period: 4.372ns (frequency: 228.713MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 37)
  Source:            Register_F/registers<15>_0 (LATCH)
  Destination:       Register_F/registers<15>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_1026_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_1026_o falling

  Data Path: Register_F/registers<15>_0 to Register_F/registers<15>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<15>_0 (Register_F/registers<15>_0)
     LUT6:I3->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<15>_31
    ----------------------------------------
    Total                      4.372ns (2.370ns logic, 2.002ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_962_o'
  Clock period: 4.417ns (frequency: 226.383MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.417ns (Levels of Logic = 37)
  Source:            Register_F/registers<14>_0 (LATCH)
  Destination:       Register_F/registers<14>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_962_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_962_o falling

  Data Path: Register_F/registers<14>_0 to Register_F/registers<14>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<14>_0 (Register_F/registers<14>_0)
     LUT6:I2->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<14>_31
    ----------------------------------------
    Total                      4.417ns (2.370ns logic, 2.047ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_898_o'
  Clock period: 4.240ns (frequency: 235.832MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.240ns (Levels of Logic = 37)
  Source:            Register_F/registers<13>_0 (LATCH)
  Destination:       Register_F/registers<13>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_898_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_898_o falling

  Data Path: Register_F/registers<13>_0 to Register_F/registers<13>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<13>_0 (Register_F/registers<13>_0)
     LUT6:I4->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<13>_31
    ----------------------------------------
    Total                      4.240ns (2.370ns logic, 1.870ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_834_o'
  Clock period: 4.156ns (frequency: 240.599MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.156ns (Levels of Logic = 37)
  Source:            Register_F/registers<12>_0 (LATCH)
  Destination:       Register_F/registers<12>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_834_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_834_o falling

  Data Path: Register_F/registers<12>_0 to Register_F/registers<12>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<12>_0 (Register_F/registers<12>_0)
     LUT6:I5->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<12>_31
    ----------------------------------------
    Total                      4.156ns (2.370ns logic, 1.786ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_770_o'
  Clock period: 4.240ns (frequency: 235.832MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.240ns (Levels of Logic = 37)
  Source:            Register_F/registers<11>_0 (LATCH)
  Destination:       Register_F/registers<11>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_770_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_770_o falling

  Data Path: Register_F/registers<11>_0 to Register_F/registers<11>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<11>_0 (Register_F/registers<11>_0)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<11>_31
    ----------------------------------------
    Total                      4.240ns (2.370ns logic, 1.870ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_706_o'
  Clock period: 4.285ns (frequency: 233.356MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.285ns (Levels of Logic = 37)
  Source:            Register_F/registers<10>_0 (LATCH)
  Destination:       Register_F/registers<10>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_706_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_706_o falling

  Data Path: Register_F/registers<10>_0 to Register_F/registers<10>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<10>_0 (Register_F/registers<10>_0)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<10>_31
    ----------------------------------------
    Total                      4.285ns (2.370ns logic, 1.915ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_642_o'
  Clock period: 4.108ns (frequency: 243.410MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.108ns (Levels of Logic = 37)
  Source:            Register_F/registers<9>_0 (LATCH)
  Destination:       Register_F/registers<9>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_642_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_642_o falling

  Data Path: Register_F/registers<9>_0 to Register_F/registers<9>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<9>_0 (Register_F/registers<9>_0)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<9>_31
    ----------------------------------------
    Total                      4.108ns (2.370ns logic, 1.738ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_578_o'
  Clock period: 4.024ns (frequency: 248.490MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.024ns (Levels of Logic = 37)
  Source:            Register_F/registers<8>_0 (LATCH)
  Destination:       Register_F/registers<8>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_578_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_578_o falling

  Data Path: Register_F/registers<8>_0 to Register_F/registers<8>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<8>_0 (Register_F/registers<8>_0)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<8>_31
    ----------------------------------------
    Total                      4.024ns (2.370ns logic, 1.654ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_514_o'
  Clock period: 4.161ns (frequency: 240.356MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.161ns (Levels of Logic = 37)
  Source:            Register_F/registers<7>_0 (LATCH)
  Destination:       Register_F/registers<7>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_514_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_514_o falling

  Data Path: Register_F/registers<7>_0 to Register_F/registers<7>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<7>_0 (Register_F/registers<7>_0)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<7>_31
    ----------------------------------------
    Total                      4.161ns (2.370ns logic, 1.790ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_450_o'
  Clock period: 4.206ns (frequency: 237.784MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.206ns (Levels of Logic = 37)
  Source:            Register_F/registers<6>_0 (LATCH)
  Destination:       Register_F/registers<6>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_450_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_450_o falling

  Data Path: Register_F/registers<6>_0 to Register_F/registers<6>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  Register_F/registers<6>_0 (Register_F/registers<6>_0)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<6>_31
    ----------------------------------------
    Total                      4.206ns (2.370ns logic, 1.836ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_386_o'
  Clock period: 4.029ns (frequency: 248.231MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.029ns (Levels of Logic = 37)
  Source:            Register_F/registers<5>_0 (LATCH)
  Destination:       Register_F/registers<5>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_386_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_386_o falling

  Data Path: Register_F/registers<5>_0 to Register_F/registers<5>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  Register_F/registers<5>_0 (Register_F/registers<5>_0)
     LUT6:I4->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<5>_31
    ----------------------------------------
    Total                      4.029ns (2.370ns logic, 1.658ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_322_o'
  Clock period: 3.944ns (frequency: 253.518MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               3.944ns (Levels of Logic = 37)
  Source:            Register_F/registers<4>_0 (LATCH)
  Destination:       Register_F/registers<4>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_322_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_322_o falling

  Data Path: Register_F/registers<4>_0 to Register_F/registers<4>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<4>_0 (Register_F/registers<4>_0)
     LUT6:I5->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<4>_31
    ----------------------------------------
    Total                      3.944ns (2.370ns logic, 1.574ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_258_o'
  Clock period: 4.206ns (frequency: 237.784MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.206ns (Levels of Logic = 37)
  Source:            Register_F/registers<3>_0 (LATCH)
  Destination:       Register_F/registers<3>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_258_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_258_o falling

  Data Path: Register_F/registers<3>_0 to Register_F/registers<3>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<3>_0 (Register_F/registers<3>_0)
     LUT6:I5->O            1   0.097   0.556  Register_F/mux32_82 (Register_F/mux32_82)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<3>_31
    ----------------------------------------
    Total                      4.206ns (2.370ns logic, 1.835ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_194_o'
  Clock period: 4.289ns (frequency: 233.127MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.289ns (Levels of Logic = 37)
  Source:            Register_F/registers<2>_0 (LATCH)
  Destination:       Register_F/registers<2>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_194_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_194_o falling

  Data Path: Register_F/registers<2>_0 to Register_F/registers<2>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  Register_F/registers<2>_0 (Register_F/registers<2>_0)
     LUT6:I4->O            1   0.097   0.556  Register_F/mux32_82 (Register_F/mux32_82)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<2>_31
    ----------------------------------------
    Total                      4.289ns (2.370ns logic, 1.919ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Register_F/reset_GND_49_o_AND_130_o'
  Clock period: 4.421ns (frequency: 226.168MHz)
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Delay:               4.421ns (Levels of Logic = 37)
  Source:            Register_F/registers<1>_0 (LATCH)
  Destination:       Register_F/registers<1>_31 (LATCH)
  Source Clock:      Register_F/reset_GND_49_o_AND_130_o falling
  Destination Clock: Register_F/reset_GND_49_o_AND_130_o falling

  Data Path: Register_F/registers<1>_0 to Register_F/registers<1>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<1>_0 (Register_F/registers<1>_0)
     LUT6:I3->O            1   0.097   0.556  Register_F/mux32_82 (Register_F/mux32_82)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<1>_31
    ----------------------------------------
    Total                      4.421ns (2.370ns logic, 2.051ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       nextPC/sgteinstruccion_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to nextPC/sgteinstruccion_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.412  reset_IBUF (reset_IBUF)
     INV:I->O             12   0.113   0.330  reset_inv1_INV_0 (Program_Counter/reset_inv)
     FDC:CLR                   0.349          Program_Counter/next_instruction_0
    ----------------------------------------
    Total                      1.205ns (0.463ns logic, 0.742ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_2050_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<31>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_2050_o falling

  Data Path: reset to Register_F/registers<31>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<31>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1986_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<30>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1986_o falling

  Data Path: reset to Register_F/registers<30>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<30>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1922_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<29>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1922_o falling

  Data Path: reset to Register_F/registers<29>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<29>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1858_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<28>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1858_o falling

  Data Path: reset to Register_F/registers<28>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<28>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1794_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<27>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1794_o falling

  Data Path: reset to Register_F/registers<27>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<27>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1730_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<26>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1730_o falling

  Data Path: reset to Register_F/registers<26>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<26>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1666_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<25>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1666_o falling

  Data Path: reset to Register_F/registers<25>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<25>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1602_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<24>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1602_o falling

  Data Path: reset to Register_F/registers<24>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<24>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1538_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<23>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1538_o falling

  Data Path: reset to Register_F/registers<23>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<23>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1474_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<22>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1474_o falling

  Data Path: reset to Register_F/registers<22>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<22>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1410_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<21>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1410_o falling

  Data Path: reset to Register_F/registers<21>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<21>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1346_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<20>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1346_o falling

  Data Path: reset to Register_F/registers<20>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<20>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1282_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<19>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1282_o falling

  Data Path: reset to Register_F/registers<19>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<19>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1218_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<18>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1218_o falling

  Data Path: reset to Register_F/registers<18>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<18>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1154_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<17>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1154_o falling

  Data Path: reset to Register_F/registers<17>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<17>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1090_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<16>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1090_o falling

  Data Path: reset to Register_F/registers<16>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<16>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_1026_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<15>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_1026_o falling

  Data Path: reset to Register_F/registers<15>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<15>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_962_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<14>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_962_o falling

  Data Path: reset to Register_F/registers<14>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<14>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_898_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<13>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_898_o falling

  Data Path: reset to Register_F/registers<13>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<13>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_834_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<12>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_834_o falling

  Data Path: reset to Register_F/registers<12>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<12>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_770_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<11>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_770_o falling

  Data Path: reset to Register_F/registers<11>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<11>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_706_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<10>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_706_o falling

  Data Path: reset to Register_F/registers<10>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<10>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_642_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<9>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_642_o falling

  Data Path: reset to Register_F/registers<9>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<9>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_578_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<8>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_578_o falling

  Data Path: reset to Register_F/registers<8>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<8>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_514_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<7>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_514_o falling

  Data Path: reset to Register_F/registers<7>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<7>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_450_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<6>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_450_o falling

  Data Path: reset to Register_F/registers<6>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<6>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_386_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<5>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_386_o falling

  Data Path: reset to Register_F/registers<5>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<5>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_322_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<4>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_322_o falling

  Data Path: reset to Register_F/registers<4>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<4>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_258_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<3>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_258_o falling

  Data Path: reset to Register_F/registers<3>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<3>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_194_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<2>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_194_o falling

  Data Path: reset to Register_F/registers<2>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<2>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Register_F/reset_GND_49_o_AND_130_o'
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Offset:              4.829ns (Levels of Logic = 39)
  Source:            reset (PAD)
  Destination:       Register_F/registers<1>_31 (LATCH)
  Destination Clock: Register_F/reset_GND_49_o_AND_130_o falling

  Data Path: reset to Register_F/registers<1>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.000  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     LD:D                     -0.028          Register_F/registers<1>_31
    ----------------------------------------
    Total                      4.829ns (1.996ns logic, 2.833ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 219622 / 32
-------------------------------------------------------------------------
Offset:              6.310ns (Levels of Logic = 40)
  Source:            Program_Counter/next_instruction_0 (FF)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      clk rising

  Data Path: Program_Counter/next_instruction_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.361   0.748  Program_Counter/next_instruction_0 (Program_Counter/next_instruction_0)
     LUT5:I0->O           34   0.097   0.402  Instruction_M/Mram_instructions112 (Instruction_M/_n0006<1>)
     LUT2:I1->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      6.310ns (2.453ns logic, 3.857ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1218_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.708ns (Levels of Logic = 38)
  Source:            Register_F/registers<18>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1218_o falling

  Data Path: Register_F/registers<18>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  Register_F/registers<18>_0 (Register_F/registers<18>_0)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.708ns (2.354ns logic, 2.354ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1282_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 38)
  Source:            Register_F/registers<19>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1282_o falling

  Data Path: Register_F/registers<19>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<19>_0 (Register_F/registers<19>_0)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.663ns (2.354ns logic, 2.309ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1154_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.531ns (Levels of Logic = 38)
  Source:            Register_F/registers<17>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1154_o falling

  Data Path: Register_F/registers<17>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  Register_F/registers<17>_0 (Register_F/registers<17>_0)
     LUT6:I4->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.531ns (2.354ns logic, 2.177ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1090_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.447ns (Levels of Logic = 38)
  Source:            Register_F/registers<16>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1090_o falling

  Data Path: Register_F/registers<16>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<16>_0 (Register_F/registers<16>_0)
     LUT6:I5->O            1   0.097   0.295  Register_F/mux_7 (Register_F/mux_7)
     LUT4:I3->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.447ns (2.354ns logic, 2.093ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1474_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.792ns (Levels of Logic = 38)
  Source:            Register_F/registers<22>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1474_o falling

  Data Path: Register_F/registers<22>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  Register_F/registers<22>_0 (Register_F/registers<22>_0)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.792ns (2.354ns logic, 2.438ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1538_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.747ns (Levels of Logic = 38)
  Source:            Register_F/registers<23>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1538_o falling

  Data Path: Register_F/registers<23>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<23>_0 (Register_F/registers<23>_0)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.747ns (2.354ns logic, 2.393ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1410_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.615ns (Levels of Logic = 38)
  Source:            Register_F/registers<21>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1410_o falling

  Data Path: Register_F/registers<21>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  Register_F/registers<21>_0 (Register_F/registers<21>_0)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.615ns (2.354ns logic, 2.261ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1346_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.531ns (Levels of Logic = 38)
  Source:            Register_F/registers<20>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1346_o falling

  Data Path: Register_F/registers<20>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<20>_0 (Register_F/registers<20>_0)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux_8 (Register_F/mux_8)
     LUT4:I2->O            1   0.097   0.295  Register_F/Mmux_cRS1110_SW0 (N01)
     LUT6:I5->O            3   0.097   0.521  Register_F/Mmux_cRS1110 (H<0>)
     LUT4:I1->O            0   0.097   0.000  aluu/Mmux__n0068_A501 (aluu/Mmux__n0068_rs_A<32>)
     MUXCY:DI->O           1   0.337   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.531ns (2.354ns logic, 2.177ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_450_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.592ns (Levels of Logic = 38)
  Source:            Register_F/registers<6>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_450_o falling

  Data Path: Register_F/registers<6>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.561  Register_F/registers<6>_0 (Register_F/registers<6>_0)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.592ns (2.370ns logic, 2.222ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_514_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.547ns (Levels of Logic = 38)
  Source:            Register_F/registers<7>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_514_o falling

  Data Path: Register_F/registers<7>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<7>_0 (Register_F/registers<7>_0)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.547ns (2.370ns logic, 2.177ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_386_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.415ns (Levels of Logic = 38)
  Source:            Register_F/registers<5>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_386_o falling

  Data Path: Register_F/registers<5>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  Register_F/registers<5>_0 (Register_F/registers<5>_0)
     LUT6:I4->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.415ns (2.370ns logic, 2.045ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_322_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.331ns (Levels of Logic = 38)
  Source:            Register_F/registers<4>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_322_o falling

  Data Path: Register_F/registers<4>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<4>_0 (Register_F/registers<4>_0)
     LUT6:I5->O            1   0.097   0.295  Register_F/mux32_91 (Register_F/mux32_91)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.331ns (2.370ns logic, 1.961ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_258_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.592ns (Levels of Logic = 38)
  Source:            Register_F/registers<3>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_258_o falling

  Data Path: Register_F/registers<3>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  Register_F/registers<3>_0 (Register_F/registers<3>_0)
     LUT6:I5->O            1   0.097   0.556  Register_F/mux32_82 (Register_F/mux32_82)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.592ns (2.370ns logic, 2.222ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_194_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.676ns (Levels of Logic = 38)
  Source:            Register_F/registers<2>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_194_o falling

  Data Path: Register_F/registers<2>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  Register_F/registers<2>_0 (Register_F/registers<2>_0)
     LUT6:I4->O            1   0.097   0.556  Register_F/mux32_82 (Register_F/mux32_82)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.676ns (2.370ns logic, 2.306ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_130_o'
  Total number of paths / destination ports: 2112 / 32
-------------------------------------------------------------------------
Offset:              4.808ns (Levels of Logic = 38)
  Source:            Register_F/registers<1>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_130_o falling

  Data Path: Register_F/registers<1>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.516  Register_F/registers<1>_0 (Register_F/registers<1>_0)
     LUT6:I3->O            1   0.097   0.556  Register_F/mux32_82 (Register_F/mux32_82)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.808ns (2.370ns logic, 2.438ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1730_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.764ns (Levels of Logic = 38)
  Source:            Register_F/registers<26>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1730_o falling

  Data Path: Register_F/registers<26>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<26>_0 (Register_F/registers<26>_0)
     LUT6:I2->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.764ns (2.370ns logic, 2.394ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1794_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.719ns (Levels of Logic = 38)
  Source:            Register_F/registers<27>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1794_o falling

  Data Path: Register_F/registers<27>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<27>_0 (Register_F/registers<27>_0)
     LUT6:I3->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.719ns (2.370ns logic, 2.349ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1666_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.587ns (Levels of Logic = 38)
  Source:            Register_F/registers<25>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1666_o falling

  Data Path: Register_F/registers<25>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<25>_0 (Register_F/registers<25>_0)
     LUT6:I4->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.587ns (2.370ns logic, 2.217ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1602_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.503ns (Levels of Logic = 38)
  Source:            Register_F/registers<24>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1602_o falling

  Data Path: Register_F/registers<24>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<24>_0 (Register_F/registers<24>_0)
     LUT6:I5->O            1   0.097   0.556  Register_F/mux32_81 (Register_F/mux32_81)
     LUT6:I2->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.503ns (2.370ns logic, 2.133ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1986_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.719ns (Levels of Logic = 38)
  Source:            Register_F/registers<30>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1986_o falling

  Data Path: Register_F/registers<30>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<30>_0 (Register_F/registers<30>_0)
     LUT6:I2->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.719ns (2.370ns logic, 2.349ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_2050_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.674ns (Levels of Logic = 38)
  Source:            Register_F/registers<31>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_2050_o falling

  Data Path: Register_F/registers<31>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<31>_0 (Register_F/registers<31>_0)
     LUT6:I3->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.674ns (2.370ns logic, 2.304ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1922_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.542ns (Levels of Logic = 38)
  Source:            Register_F/registers<29>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1922_o falling

  Data Path: Register_F/registers<29>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<29>_0 (Register_F/registers<29>_0)
     LUT6:I4->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.542ns (2.370ns logic, 2.172ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1858_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.458ns (Levels of Logic = 38)
  Source:            Register_F/registers<28>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1858_o falling

  Data Path: Register_F/registers<28>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<28>_0 (Register_F/registers<28>_0)
     LUT6:I5->O            1   0.097   0.511  Register_F/mux32_9 (Register_F/mux32_9)
     LUT6:I3->O            1   0.097   0.295  Register_F/mux32_3 (Register_F/mux32_3)
     LUT6:I5->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.458ns (2.370ns logic, 2.088ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_706_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.671ns (Levels of Logic = 38)
  Source:            Register_F/registers<10>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_706_o falling

  Data Path: Register_F/registers<10>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<10>_0 (Register_F/registers<10>_0)
     LUT6:I2->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.671ns (2.370ns logic, 2.301ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_770_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.626ns (Levels of Logic = 38)
  Source:            Register_F/registers<11>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_770_o falling

  Data Path: Register_F/registers<11>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<11>_0 (Register_F/registers<11>_0)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.626ns (2.370ns logic, 2.256ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_642_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.494ns (Levels of Logic = 38)
  Source:            Register_F/registers<9>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_642_o falling

  Data Path: Register_F/registers<9>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<9>_0 (Register_F/registers<9>_0)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.494ns (2.370ns logic, 2.124ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_578_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.410ns (Levels of Logic = 38)
  Source:            Register_F/registers<8>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_578_o falling

  Data Path: Register_F/registers<8>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<8>_0 (Register_F/registers<8>_0)
     LUT6:I5->O            1   0.097   0.379  Register_F/mux32_92 (Register_F/mux32_92)
     LUT6:I4->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.410ns (2.370ns logic, 2.040ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_962_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.803ns (Levels of Logic = 38)
  Source:            Register_F/registers<14>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_962_o falling

  Data Path: Register_F/registers<14>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  Register_F/registers<14>_0 (Register_F/registers<14>_0)
     LUT6:I2->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.803ns (2.370ns logic, 2.433ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_1026_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.758ns (Levels of Logic = 38)
  Source:            Register_F/registers<15>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_1026_o falling

  Data Path: Register_F/registers<15>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  Register_F/registers<15>_0 (Register_F/registers<15>_0)
     LUT6:I3->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.758ns (2.370ns logic, 2.388ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_898_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.626ns (Levels of Logic = 38)
  Source:            Register_F/registers<13>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_898_o falling

  Data Path: Register_F/registers<13>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  Register_F/registers<13>_0 (Register_F/registers<13>_0)
     LUT6:I4->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.626ns (2.370ns logic, 2.256ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Register_F/reset_GND_49_o_AND_834_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.542ns (Levels of Logic = 38)
  Source:            Register_F/registers<12>_0 (LATCH)
  Destination:       ALURESULT<31> (PAD)
  Source Clock:      Register_F/reset_GND_49_o_AND_834_o falling

  Data Path: Register_F/registers<12>_0 to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  Register_F/registers<12>_0 (Register_F/registers<12>_0)
     LUT6:I5->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      4.542ns (2.370ns logic, 2.172ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32802 / 32
-------------------------------------------------------------------------
Delay:               5.215ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       ALURESULT<31> (PAD)

  Data Path: reset to ALURESULT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           202   0.001   0.512  reset_IBUF (reset_IBUF)
     LUT2:I0->O          224   0.097   0.829  Instruction_M/Mmux_IMout121 (F<1>)
     LUT6:I0->O            1   0.097   0.511  Register_F/mux32_10 (Register_F/mux32_10)
     LUT6:I3->O            1   0.097   0.379  Register_F/mux32_4 (Register_F/mux32_4)
     LUT6:I4->O            3   0.097   0.305  multiplexor/Mmux_muxout12 (K<0>)
     LUT4:I3->O            1   0.097   0.000  aluu/Mmux__n0068_rs_lut<0> (aluu/Mmux__n0068_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  aluu/Mmux__n0068_rs_cy<0> (aluu/Mmux__n0068_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<1> (aluu/Mmux__n0068_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<2> (aluu/Mmux__n0068_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<3> (aluu/Mmux__n0068_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<4> (aluu/Mmux__n0068_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<5> (aluu/Mmux__n0068_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<6> (aluu/Mmux__n0068_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<7> (aluu/Mmux__n0068_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<8> (aluu/Mmux__n0068_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<9> (aluu/Mmux__n0068_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<10> (aluu/Mmux__n0068_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<11> (aluu/Mmux__n0068_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<12> (aluu/Mmux__n0068_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<13> (aluu/Mmux__n0068_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<14> (aluu/Mmux__n0068_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<15> (aluu/Mmux__n0068_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<16> (aluu/Mmux__n0068_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<17> (aluu/Mmux__n0068_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<18> (aluu/Mmux__n0068_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<19> (aluu/Mmux__n0068_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<20> (aluu/Mmux__n0068_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<21> (aluu/Mmux__n0068_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<22> (aluu/Mmux__n0068_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<23> (aluu/Mmux__n0068_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<24> (aluu/Mmux__n0068_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<25> (aluu/Mmux__n0068_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<26> (aluu/Mmux__n0068_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<27> (aluu/Mmux__n0068_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<28> (aluu/Mmux__n0068_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  aluu/Mmux__n0068_rs_cy<29> (aluu/Mmux__n0068_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  aluu/Mmux__n0068_rs_cy<30> (aluu/Mmux__n0068_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  aluu/Mmux__n0068_rs_xor<31> (aluu/_n0068<1>)
     LUT6:I5->O           32   0.097   0.386  aluu/Mmux_ALURESULT251 (ALURESULT_31_OBUF)
     OBUF:I->O                 0.000          ALURESULT_31_OBUF (ALURESULT<31>)
    ----------------------------------------
    Total                      5.215ns (1.996ns logic, 3.219ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1026_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1090_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1154_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1218_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1282_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_130_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1346_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1410_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1474_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1538_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1602_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1666_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1730_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1794_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1858_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1922_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_194_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_1986_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_2050_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_258_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_322_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_386_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_450_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_514_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_578_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_642_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_706_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_770_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_834_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_898_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Register_F/reset_GND_49_o_AND_962_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Register_F/reset_GND_49_o_AND_1026_o|         |         |    4.372|         |
Register_F/reset_GND_49_o_AND_1090_o|         |         |    4.061|         |
Register_F/reset_GND_49_o_AND_1154_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1218_o|         |         |    4.321|         |
Register_F/reset_GND_49_o_AND_1282_o|         |         |    4.276|         |
Register_F/reset_GND_49_o_AND_130_o |         |         |    4.421|         |
Register_F/reset_GND_49_o_AND_1346_o|         |         |    4.144|         |
Register_F/reset_GND_49_o_AND_1410_o|         |         |    4.228|         |
Register_F/reset_GND_49_o_AND_1474_o|         |         |    4.405|         |
Register_F/reset_GND_49_o_AND_1538_o|         |         |    4.360|         |
Register_F/reset_GND_49_o_AND_1602_o|         |         |    4.117|         |
Register_F/reset_GND_49_o_AND_1666_o|         |         |    4.201|         |
Register_F/reset_GND_49_o_AND_1730_o|         |         |    4.378|         |
Register_F/reset_GND_49_o_AND_1794_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_1858_o|         |         |    4.072|         |
Register_F/reset_GND_49_o_AND_1922_o|         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_194_o |         |         |    4.289|         |
Register_F/reset_GND_49_o_AND_1986_o|         |         |    4.333|         |
Register_F/reset_GND_49_o_AND_2050_o|         |         |    4.288|         |
Register_F/reset_GND_49_o_AND_258_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_322_o |         |         |    3.944|         |
Register_F/reset_GND_49_o_AND_386_o |         |         |    4.029|         |
Register_F/reset_GND_49_o_AND_450_o |         |         |    4.206|         |
Register_F/reset_GND_49_o_AND_514_o |         |         |    4.161|         |
Register_F/reset_GND_49_o_AND_578_o |         |         |    4.024|         |
Register_F/reset_GND_49_o_AND_642_o |         |         |    4.108|         |
Register_F/reset_GND_49_o_AND_706_o |         |         |    4.285|         |
Register_F/reset_GND_49_o_AND_770_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_834_o |         |         |    4.156|         |
Register_F/reset_GND_49_o_AND_898_o |         |         |    4.240|         |
Register_F/reset_GND_49_o_AND_962_o |         |         |    4.417|         |
clk                                 |         |         |    5.924|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.581|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 53.16 secs
 
--> 

Total memory usage is 289720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1184 (   0 filtered)
Number of infos    :    5 (   0 filtered)

