Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 13:01:20 2023
| Host         : DESKTOP-NQ6NBH0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   20          
TIMING-20  Warning           Non-clocked latch               22          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (321)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (17)

1. checking no_clock (321)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Set_Hour (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: U1/new_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U2/counter_hour_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U5/Q2_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U5/Q3_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U6/Q2_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U6/Q3_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U7/Q2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U7/Q3_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U8/count_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U8/count_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (17)
-----------------------------
 There are 17 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.551        0.000                      0                   75        0.154        0.000                      0                   75        4.500        0.000                       0                   326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.551        0.000                      0                   75        0.154        0.000                      0                   75        4.500        0.000                       0                   326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 U1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.952ns (21.534%)  route 3.469ns (78.466%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.634     5.237    U1/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  U1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  U1/counter_reg[14]/Q
                         net (fo=2, routed)           0.823     6.516    U1/counter_reg_n_0_[14]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  U1/counter[31]_i_7/O
                         net (fo=1, routed)           0.574     7.214    U1/counter[31]_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.338 r  U1/counter[31]_i_5/O
                         net (fo=1, routed)           0.557     7.895    U1/counter[31]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.019 f  U1/counter[31]_i_2/O
                         net (fo=32, routed)          1.514     9.534    U1/counter[31]_i_2_n_0
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.124     9.658 r  U1/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.658    U1/counter[30]
    SLICE_X48Y97         FDCE                                         r  U1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.514    14.937    U1/clk_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  U1/counter_reg[30]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.031    15.208    U1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 U1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.982ns (22.063%)  route 3.469ns (77.937%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.634     5.237    U1/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  U1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  U1/counter_reg[14]/Q
                         net (fo=2, routed)           0.823     6.516    U1/counter_reg_n_0_[14]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  U1/counter[31]_i_7/O
                         net (fo=1, routed)           0.574     7.214    U1/counter[31]_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.338 r  U1/counter[31]_i_5/O
                         net (fo=1, routed)           0.557     7.895    U1/counter[31]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.019 f  U1/counter[31]_i_2/O
                         net (fo=32, routed)          1.514     9.534    U1/counter[31]_i_2_n_0
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.154     9.688 r  U1/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.688    U1/counter[31]
    SLICE_X48Y97         FDCE                                         r  U1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.514    14.937    U1/clk_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  U1/counter_reg[31]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.075    15.252    U1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 U1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.952ns (21.569%)  route 3.462ns (78.431%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.634     5.237    U1/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  U1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  U1/counter_reg[14]/Q
                         net (fo=2, routed)           0.823     6.516    U1/counter_reg_n_0_[14]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  U1/counter[31]_i_7/O
                         net (fo=1, routed)           0.574     7.214    U1/counter[31]_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.338 r  U1/counter[31]_i_5/O
                         net (fo=1, routed)           0.557     7.895    U1/counter[31]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.019 f  U1/counter[31]_i_2/O
                         net (fo=32, routed)          1.507     9.526    U1/counter[31]_i_2_n_0
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.124     9.650 r  U1/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.650    U1/counter[27]
    SLICE_X50Y97         FDCE                                         r  U1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512    14.935    U1/clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  U1/counter_reg[27]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.077    15.235    U1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.964ns (21.903%)  route 3.437ns (78.097%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.633     5.236    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  U1/counter_reg[8]/Q
                         net (fo=2, routed)           0.831     6.486    U1/counter_reg_n_0_[8]
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.297     6.783 r  U1/counter[31]_i_6/O
                         net (fo=1, routed)           0.999     7.781    U1/counter[31]_i_6_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  U1/counter[31]_i_3/O
                         net (fo=32, routed)          1.608     9.513    U1/counter[31]_i_3_n_0
    SLICE_X48Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.637 r  U1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.637    U1/counter[2]
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512    14.935    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[2]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.029    15.229    U1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 U1/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.976ns (21.993%)  route 3.462ns (78.007%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.634     5.237    U1/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  U1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  U1/counter_reg[14]/Q
                         net (fo=2, routed)           0.823     6.516    U1/counter_reg_n_0_[14]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.640 r  U1/counter[31]_i_7/O
                         net (fo=1, routed)           0.574     7.214    U1/counter[31]_i_7_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.338 r  U1/counter[31]_i_5/O
                         net (fo=1, routed)           0.557     7.895    U1/counter[31]_i_5_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.019 f  U1/counter[31]_i_2/O
                         net (fo=32, routed)          1.507     9.526    U1/counter[31]_i_2_n_0
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.148     9.674 r  U1/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.674    U1/counter[28]
    SLICE_X50Y97         FDCE                                         r  U1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512    14.935    U1/clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  U1/counter_reg[28]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.118    15.276    U1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 U1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.992ns (22.397%)  route 3.437ns (77.603%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.633     5.236    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  U1/counter_reg[8]/Q
                         net (fo=2, routed)           0.831     6.486    U1/counter_reg_n_0_[8]
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.297     6.783 r  U1/counter[31]_i_6/O
                         net (fo=1, routed)           0.999     7.781    U1/counter[31]_i_6_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  U1/counter[31]_i_3/O
                         net (fo=32, routed)          1.608     9.513    U1/counter[31]_i_3_n_0
    SLICE_X48Y92         LUT3 (Prop_lut3_I1_O)        0.152     9.665 r  U1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.665    U1/counter[3]
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512    14.935    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[3]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.075    15.275    U1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 U1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.964ns (22.657%)  route 3.291ns (77.343%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.633     5.236    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  U1/counter_reg[8]/Q
                         net (fo=2, routed)           0.831     6.486    U1/counter_reg_n_0_[8]
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.297     6.783 r  U1/counter[31]_i_6/O
                         net (fo=1, routed)           0.999     7.781    U1/counter[31]_i_6_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  U1/counter[31]_i_3/O
                         net (fo=32, routed)          1.461     9.366    U1/counter[31]_i_3_n_0
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     9.490 r  U1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.490    U1/counter[6]
    SLICE_X48Y93         FDCE                                         r  U1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.513    14.936    U1/clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  U1/counter_reg[6]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.031    15.207    U1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 U1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.992ns (23.162%)  route 3.291ns (76.838%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.633     5.236    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  U1/counter_reg[8]/Q
                         net (fo=2, routed)           0.831     6.486    U1/counter_reg_n_0_[8]
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.297     6.783 r  U1/counter[31]_i_6/O
                         net (fo=1, routed)           0.999     7.781    U1/counter[31]_i_6_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  U1/counter[31]_i_3/O
                         net (fo=32, routed)          1.461     9.366    U1/counter[31]_i_3_n_0
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.152     9.518 r  U1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.518    U1/counter[9]
    SLICE_X48Y93         FDCE                                         r  U1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.513    14.936    U1/clk_IBUF_BUFG
    SLICE_X48Y93         FDCE                                         r  U1/counter_reg[9]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y93         FDCE (Setup_fdce_C_D)        0.075    15.251    U1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 U1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.964ns (22.735%)  route 3.276ns (77.265%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.633     5.236    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  U1/counter_reg[8]/Q
                         net (fo=2, routed)           0.831     6.486    U1/counter_reg_n_0_[8]
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.297     6.783 r  U1/counter[31]_i_6/O
                         net (fo=1, routed)           0.999     7.781    U1/counter[31]_i_6_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  U1/counter[31]_i_3/O
                         net (fo=32, routed)          1.447     9.352    U1/counter[31]_i_3_n_0
    SLICE_X48Y92         LUT3 (Prop_lut3_I1_O)        0.124     9.476 r  U1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.476    U1/counter[7]
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512    14.935    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[7]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.031    15.231    U1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 U1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.994ns (23.277%)  route 3.276ns (76.723%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.633     5.236    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  U1/counter_reg[8]/Q
                         net (fo=2, routed)           0.831     6.486    U1/counter_reg_n_0_[8]
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.297     6.783 r  U1/counter[31]_i_6/O
                         net (fo=1, routed)           0.999     7.781    U1/counter[31]_i_6_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  U1/counter[31]_i_3/O
                         net (fo=32, routed)          1.447     9.352    U1/counter[31]_i_3_n_0
    SLICE_X48Y92         LUT3 (Prop_lut3_I1_O)        0.154     9.506 r  U1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.506    U1/counter[8]
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512    14.935    U1/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  U1/counter_reg[8]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.075    15.275    U1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U7/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U7/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.596     1.515    U7/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  U7/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U7/Q1_reg/Q
                         net (fo=1, routed)           0.119     1.775    U7/Q1_reg_n_0
    SLICE_X4Y111         FDRE                                         r  U7/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.866     2.031    U7/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  U7/Q2_reg/C
                         clock pessimism             -0.479     1.551    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.070     1.621    U7/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U5/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.596     1.515    U5/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  U5/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U5/Q1_reg/Q
                         net (fo=1, routed)           0.168     1.825    U5/Q1
    SLICE_X5Y111         FDRE                                         r  U5/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.866     2.031    U5/clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  U5/Q2_reg/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.070     1.621    U5/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U6/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.282%)  route 0.209ns (59.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.567     1.486    U6/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  U6/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U6/Q2_reg/Q
                         net (fo=8, routed)           0.209     1.836    U6/Q2
    SLICE_X10Y111        FDRE                                         r  U6/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.838     2.003    U6/clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  U6/Q3_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.059     1.582    U6/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U19/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U19/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    U19/clk_IBUF_BUFG
    SLICE_X10Y115        FDCE                                         r  U19/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U19/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.763    U19/counter_reg_n_0_[6]
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  U19/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.873    U19/counter_reg[4]_i_1__0_n_5
    SLICE_X10Y115        FDCE                                         r  U19/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.834     1.999    U19/clk_IBUF_BUFG
    SLICE_X10Y115        FDCE                                         r  U19/counter_reg[6]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X10Y115        FDCE (Hold_fdce_C_D)         0.134     1.618    U19/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U19/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U19/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    U19/clk_IBUF_BUFG
    SLICE_X10Y116        FDCE                                         r  U19/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116        FDCE (Prop_fdce_C_Q)         0.164     1.647 r  U19/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.762    U19/counter_reg_n_0_[10]
    SLICE_X10Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  U19/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.872    U19/counter_reg[8]_i_1__0_n_5
    SLICE_X10Y116        FDCE                                         r  U19/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.833     1.998    U19/clk_IBUF_BUFG
    SLICE_X10Y116        FDCE                                         r  U19/counter_reg[10]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X10Y116        FDCE (Hold_fdce_C_D)         0.134     1.617    U19/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U7/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U7/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.595     1.514    U7/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  U7/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U7/Q2_reg/Q
                         net (fo=2, routed)           0.185     1.840    U7/Q2
    SLICE_X4Y111         FDRE                                         r  U7/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.866     2.031    U7/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  U7/Q3_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.066     1.580    U7/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U1/new_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    U1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  U1/new_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  U1/new_clk_reg/Q
                         net (fo=2, routed)           0.175     1.824    U1/clk_1s
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  U1/new_clk_i_1/O
                         net (fo=1, routed)           0.000     1.869    U1/new_clk_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  U1/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  U1/new_clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.604    U1/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U1/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    U1/clk_IBUF_BUFG
    SLICE_X50Y92         FDPE                                         r  U1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDPE (Prop_fdpe_C_Q)         0.164     1.647 f  U1/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.823    U1/counter_reg_n_0_[0]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  U1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U1/counter[0]
    SLICE_X50Y92         FDPE                                         r  U1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.834     1.999    U1/clk_IBUF_BUFG
    SLICE_X50Y92         FDPE                                         r  U1/counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y92         FDPE (Hold_fdpe_C_D)         0.120     1.603    U1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U5/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.595     1.514    U5/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U5/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U5/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.804    U5/U7/counter_reg[6]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  U5/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    U5/counter_reg[4]_i_1_n_5
    SLICE_X2Y112         FDRE                                         r  U5/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.867     2.032    U5/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U5/counter_reg[6]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.134     1.648    U5/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U5/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.594     1.513    U5/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  U5/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U5/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.804    U5/U7/counter_reg[10]
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  U5/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    U5/counter_reg[8]_i_1_n_5
    SLICE_X2Y113         FDRE                                         r  U5/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.866     2.031    U5/clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  U5/counter_reg[10]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.134     1.647    U5/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92    U1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    U1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    U1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    U1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    U1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    U1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    U1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    U1/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    U1/counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    U1/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    U1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    U1/counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    U1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    U1/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    U1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/counter_hour_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.044ns  (logic 5.935ns (36.991%)  route 10.109ns (63.009%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE                         0.000     0.000 r  U2/counter_hour_reg[9]/C
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2/counter_hour_reg[9]/Q
                         net (fo=7, routed)           1.609     2.127    U2/counter_hour_reg[9]
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.251 r  U2/H_out1_bin1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.251    U2/H_out1_bin1_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.783 r  U2/H_out1_bin1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.783    U2/H_out1_bin1_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.897 r  U2/H_out1_bin1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.897    U2/H_out1_bin1_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.011 r  U2/H_out1_bin1_carry__2/CO[3]
                         net (fo=11, routed)          2.242     5.253    U2/counter_hour_reg[30]_0[0]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.152     5.405 f  U2/LED_digit_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.821     6.226    U8/LED_digit_OBUF[6]_inst_i_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.326     6.552 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640     7.193    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     8.141    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I3_O)        0.152     8.293 r  U19/LED_digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.972    12.265    LED_digit_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    16.044 r  LED_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.044    LED_digit[0]
    T10                                                               r  LED_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_hour_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.229ns  (logic 5.922ns (38.884%)  route 9.307ns (61.116%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE                         0.000     0.000 r  U2/counter_hour_reg[9]/C
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2/counter_hour_reg[9]/Q
                         net (fo=7, routed)           1.609     2.127    U2/counter_hour_reg[9]
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.251 r  U2/H_out1_bin1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.251    U2/H_out1_bin1_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.783 r  U2/H_out1_bin1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.783    U2/H_out1_bin1_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.897 r  U2/H_out1_bin1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.897    U2/H_out1_bin1_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.011 r  U2/H_out1_bin1_carry__2/CO[3]
                         net (fo=11, routed)          2.242     5.253    U2/counter_hour_reg[30]_0[0]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.152     5.405 f  U2/LED_digit_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.821     6.226    U8/LED_digit_OBUF[6]_inst_i_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.326     6.552 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640     7.193    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     8.141    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I3_O)        0.154     8.295 r  U19/LED_digit_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.170    11.465    LED_digit_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.229 r  LED_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.229    LED_digit[5]
    T11                                                               r  LED_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_hour_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.146ns  (logic 5.683ns (37.524%)  route 9.463ns (62.476%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE                         0.000     0.000 r  U2/counter_hour_reg[9]/C
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2/counter_hour_reg[9]/Q
                         net (fo=7, routed)           1.609     2.127    U2/counter_hour_reg[9]
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.251 r  U2/H_out1_bin1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.251    U2/H_out1_bin1_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.783 r  U2/H_out1_bin1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.783    U2/H_out1_bin1_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.897 r  U2/H_out1_bin1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.897    U2/H_out1_bin1_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.011 r  U2/H_out1_bin1_carry__2/CO[3]
                         net (fo=11, routed)          2.242     5.253    U2/counter_hour_reg[30]_0[0]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.152     5.405 r  U2/LED_digit_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.821     6.226    U8/LED_digit_OBUF[6]_inst_i_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.326     6.552 r  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640     7.193    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.317 f  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     8.141    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I3_O)        0.124     8.265 r  U19/LED_digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.326    11.591    LED_digit_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.146 r  LED_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.146    LED_digit[1]
    R10                                                               r  LED_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_hour_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.967ns  (logic 5.662ns (37.827%)  route 9.305ns (62.173%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE                         0.000     0.000 r  U2/counter_hour_reg[9]/C
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2/counter_hour_reg[9]/Q
                         net (fo=7, routed)           1.609     2.127    U2/counter_hour_reg[9]
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.251 r  U2/H_out1_bin1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.251    U2/H_out1_bin1_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.783 r  U2/H_out1_bin1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.783    U2/H_out1_bin1_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.897 r  U2/H_out1_bin1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.897    U2/H_out1_bin1_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.011 r  U2/H_out1_bin1_carry__2/CO[3]
                         net (fo=11, routed)          2.242     5.253    U2/counter_hour_reg[30]_0[0]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.152     5.405 f  U2/LED_digit_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.821     6.226    U8/LED_digit_OBUF[6]_inst_i_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.326     6.552 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640     7.193    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     8.141    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.265 r  U19/LED_digit_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.168    11.433    LED_digit_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.967 r  LED_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.967    LED_digit[4]
    P15                                                               r  LED_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_hour_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.442ns  (logic 5.914ns (40.953%)  route 8.527ns (59.047%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE                         0.000     0.000 r  U2/counter_hour_reg[9]/C
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2/counter_hour_reg[9]/Q
                         net (fo=7, routed)           1.609     2.127    U2/counter_hour_reg[9]
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.251 r  U2/H_out1_bin1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.251    U2/H_out1_bin1_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.783 r  U2/H_out1_bin1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.783    U2/H_out1_bin1_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.897 r  U2/H_out1_bin1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.897    U2/H_out1_bin1_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.011 r  U2/H_out1_bin1_carry__2/CO[3]
                         net (fo=11, routed)          2.242     5.253    U2/counter_hour_reg[30]_0[0]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.152     5.405 f  U2/LED_digit_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.821     6.226    U8/LED_digit_OBUF[6]_inst_i_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.326     6.552 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640     7.193    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.823     8.140    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I3_O)        0.152     8.292 r  U19/LED_digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.391    10.683    LED_digit_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.442 r  LED_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.442    LED_digit[3]
    K13                                                               r  LED_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_hour_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.203ns  (logic 5.665ns (39.888%)  route 8.538ns (60.112%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE                         0.000     0.000 r  U2/counter_hour_reg[9]/C
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2/counter_hour_reg[9]/Q
                         net (fo=7, routed)           1.609     2.127    U2/counter_hour_reg[9]
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.251 r  U2/H_out1_bin1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.251    U2/H_out1_bin1_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.783 r  U2/H_out1_bin1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.783    U2/H_out1_bin1_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.897 r  U2/H_out1_bin1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.897    U2/H_out1_bin1_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.011 r  U2/H_out1_bin1_carry__2/CO[3]
                         net (fo=11, routed)          2.242     5.253    U2/counter_hour_reg[30]_0[0]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.152     5.405 f  U2/LED_digit_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.821     6.226    U8/LED_digit_OBUF[6]_inst_i_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.326     6.552 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640     7.193    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826     8.143    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.267 r  U19/LED_digit_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.399    10.666    LED_digit_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.203 r  LED_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.203    LED_digit[6]
    L18                                                               r  LED_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_hour_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.928ns  (logic 5.621ns (40.357%)  route 8.307ns (59.643%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE                         0.000     0.000 r  U2/counter_hour_reg[9]/C
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2/counter_hour_reg[9]/Q
                         net (fo=7, routed)           1.609     2.127    U2/counter_hour_reg[9]
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.124     2.251 r  U2/H_out1_bin1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.251    U2/H_out1_bin1_carry__0_i_8_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.783 r  U2/H_out1_bin1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.783    U2/H_out1_bin1_carry__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.897 r  U2/H_out1_bin1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.897    U2/H_out1_bin1_carry__1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.011 r  U2/H_out1_bin1_carry__2/CO[3]
                         net (fo=11, routed)          2.242     5.253    U2/counter_hour_reg[30]_0[0]
    SLICE_X13Y106        LUT4 (Prop_lut4_I3_O)        0.152     5.405 f  U2/LED_digit_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.821     6.226    U8/LED_digit_OBUF[6]_inst_i_3
    SLICE_X14Y105        LUT5 (Prop_lut5_I4_O)        0.326     6.552 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640     7.193    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.823     8.140    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  U19/LED_digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.171    10.435    LED_digit_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.928 r  LED_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.928    LED_digit[2]
    K16                                                               r  LED_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/ORA_5BIT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U8/Tmax_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 1.608ns (20.707%)  route 6.157ns (79.293%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        LDCE                         0.000     0.000 r  U3/ORA_5BIT_reg[4]/G
    SLICE_X13Y105        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U3/ORA_5BIT_reg[4]/Q
                         net (fo=14, routed)          2.156     2.715    U3/Q[4]
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.146     2.861 r  U3/Tmin_reg[3]_i_8/O
                         net (fo=10, routed)          1.024     3.885    U4/Tmax_reg[4]_i_7_0
    SLICE_X13Y116        MUXF7 (Prop_muxf7_S_O)       0.480     4.365 r  U4/Tmax_reg[3]_i_4/O
                         net (fo=1, routed)           1.143     5.508    U4/Tmax_reg[3]_i_4_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.299     5.807 r  U4/Tmax_reg[3]_i_3/O
                         net (fo=3, routed)           1.294     7.101    U8/Semnal_reg[0][3]
    SLICE_X10Y111        LUT6 (Prop_lut6_I5_O)        0.124     7.225 r  U8/Tmax_reg[3]_i_1/O
                         net (fo=1, routed)           0.540     7.765    U8/Tmax_reg[3]_i_1_n_0
    SLICE_X10Y112        LDCE                                         r  U8/Tmax_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/ORA_5BIT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U10/HEAT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 1.732ns (23.603%)  route 5.606ns (76.397%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        LDCE                         0.000     0.000 r  U3/ORA_5BIT_reg[4]/G
    SLICE_X13Y105        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U3/ORA_5BIT_reg[4]/Q
                         net (fo=14, routed)          2.156     2.715    U3/Q[4]
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.146     2.861 r  U3/Tmin_reg[3]_i_8/O
                         net (fo=10, routed)          1.032     3.892    U4/Tmax_reg[4]_i_7_0
    SLICE_X13Y115        MUXF7 (Prop_muxf7_S_O)       0.480     4.372 r  U4/Tmin_reg[4]_i_8/O
                         net (fo=1, routed)           0.769     5.141    U4/Tmin_reg[4]_i_8_n_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I0_O)        0.299     5.440 r  U4/Tmin_reg[4]_i_7/O
                         net (fo=2, routed)           0.985     6.425    U9/HEAT_reg_4
    SLICE_X9Y113         LUT6 (Prop_lut6_I1_O)        0.124     6.549 r  U9/HEAT_i_3/O
                         net (fo=1, routed)           0.665     7.214    U9/HEAT_i_3_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  U9/HEAT_i_1/O
                         net (fo=1, routed)           0.000     7.338    U10/HEAT_reg_0
    SLICE_X9Y113         FDCE                                         r  U10/HEAT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/ORA_5BIT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U8/Tmax_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.694ns  (logic 1.622ns (24.232%)  route 5.072ns (75.768%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        LDCE                         0.000     0.000 r  U3/ORA_5BIT_reg[4]/G
    SLICE_X13Y105        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U3/ORA_5BIT_reg[4]/Q
                         net (fo=14, routed)          2.156     2.715    U3/Q[4]
    SLICE_X14Y113        LUT3 (Prop_lut3_I0_O)        0.146     2.861 r  U3/Tmin_reg[3]_i_8/O
                         net (fo=10, routed)          1.214     4.074    U4/Tmax_reg[4]_i_7_0
    SLICE_X12Y116        MUXF7 (Prop_muxf7_S_O)       0.496     4.570 r  U4/Tmax_reg[1]_i_5/O
                         net (fo=1, routed)           0.711     5.281    U3/Tmax_reg[1]_i_1
    SLICE_X12Y112        LUT6 (Prop_lut6_I0_O)        0.297     5.578 r  U3/Tmax_reg[1]_i_2/O
                         net (fo=2, routed)           0.613     6.191    U8/Semnal_reg[0][1]
    SLICE_X11Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  U8/Tmax_reg[1]_i_1/O
                         net (fo=1, routed)           0.378     6.694    U8/Tmax_reg[1]_i_1_n_0
    SLICE_X10Y112        LDCE                                         r  U8/Tmax_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U9/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U9/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE                         0.000     0.000 r  U9/temp_reg[0]/C
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U9/temp_reg[0]/Q
                         net (fo=12, routed)          0.112     0.240    U9/Q[0]
    SLICE_X9Y115         LUT6 (Prop_lut6_I2_O)        0.099     0.339 r  U9/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    U9/temp[2]_i_1_n_0
    SLICE_X9Y115         FDRE                                         r  U9/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_minute_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/counter_minute_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDCE                         0.000     0.000 r  U2/counter_minute_reg[31]/C
    SLICE_X9Y110         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/counter_minute_reg[31]/Q
                         net (fo=12, routed)          0.120     0.261    U2/counter_minute_reg[31]
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  U2/counter_minute_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    U2/counter_minute_reg[28]_i_1_n_4
    SLICE_X9Y110         FDCE                                         r  U2/counter_minute_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_minute_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/counter_minute_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDCE                         0.000     0.000 r  U2/counter_minute_reg[24]/C
    SLICE_X9Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/counter_minute_reg[24]/Q
                         net (fo=12, routed)          0.117     0.258    U2/counter_minute_reg[24]
    SLICE_X9Y109         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  U2/counter_minute_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    U2/counter_minute_reg[24]_i_1_n_7
    SLICE_X9Y109         FDCE                                         r  U2/counter_minute_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U9/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U9/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.254ns (67.284%)  route 0.124ns (32.716%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE                         0.000     0.000 r  U9/temp_reg[4]/C
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U9/temp_reg[4]/Q
                         net (fo=11, routed)          0.072     0.236    U9/temp_us[4]
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.281 r  U9/temp[3]_i_2/O
                         net (fo=1, routed)           0.051     0.333    U9/temp[3]_i_2_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I5_O)        0.045     0.378 r  U9/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    U9/temp[3]_i_1_n_0
    SLICE_X9Y115         FDRE                                         r  U9/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/HEAT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/HEAT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE                         0.000     0.000 r  U10/HEAT_reg/C
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/HEAT_reg/Q
                         net (fo=7, routed)           0.193     0.334    U9/LED_heat_OBUF
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  U9/HEAT_i_1/O
                         net (fo=1, routed)           0.000     0.379    U10/HEAT_reg_0
    SLICE_X9Y113         FDCE                                         r  U10/HEAT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_minute_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/counter_minute_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE                         0.000     0.000 r  U2/counter_minute_reg[19]/C
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/counter_minute_reg[19]/Q
                         net (fo=12, routed)          0.130     0.271    U2/counter_minute_reg[19]
    SLICE_X9Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.379 r  U2/counter_minute_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.379    U2/counter_minute_reg[16]_i_1_n_4
    SLICE_X9Y107         FDCE                                         r  U2/counter_minute_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_minute_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/counter_minute_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE                         0.000     0.000 r  U2/counter_minute_reg[23]/C
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/counter_minute_reg[23]/Q
                         net (fo=12, routed)          0.133     0.274    U2/counter_minute_reg[23]
    SLICE_X9Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  U2/counter_minute_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.382    U2/counter_minute_reg[20]_i_1_n_4
    SLICE_X9Y108         FDCE                                         r  U2/counter_minute_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_minute_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/counter_minute_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE                         0.000     0.000 r  U2/counter_minute_reg[7]/C
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/counter_minute_reg[7]/Q
                         net (fo=12, routed)          0.133     0.274    U2/counter_minute_reg[7]
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.382 r  U2/counter_minute_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.382    U2/counter_minute_reg[4]_i_1_n_4
    SLICE_X9Y104         FDCE                                         r  U2/counter_minute_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U8/count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U8/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.200ns (51.976%)  route 0.185ns (48.024%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         LDCE                         0.000     0.000 r  U8/count_reg[0]/G
    SLICE_X4Y113         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  U8/count_reg[0]/Q
                         net (fo=14, routed)          0.185     0.343    U8/count[0]
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.042     0.385 r  U8/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.385    U8/count_reg[0]_i_1_n_0
    SLICE_X4Y113         LDCE                                         r  U8/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/counter_minute_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/counter_minute_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDCE                         0.000     0.000 r  U2/counter_minute_reg[28]/C
    SLICE_X9Y110         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/counter_minute_reg[28]/Q
                         net (fo=12, routed)          0.129     0.270    U2/counter_minute_reg[28]
    SLICE_X9Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.385 r  U2/counter_minute_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.385    U2/counter_minute_reg[28]_i_1_n_7
    SLICE_X9Y110         FDCE                                         r  U2/counter_minute_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.901ns  (logic 5.051ns (36.335%)  route 8.850ns (63.665%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 r  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.823     7.565    U19/counter_reg[15]_0[0]
    SLICE_X10Y112        LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U19/LED_digit_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.818     8.508    U8/LED_digit_OBUF[6]_inst_i_4_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124     8.632 r  U8/LED_digit_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.046     9.677    U19/LED_digit_OBUF[0]_inst_i_1_4
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.150     9.827 r  U19/LED_digit_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.191    11.018    U19/LED_digit_OBUF[6]_inst_i_4_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I2_O)        0.356    11.374 r  U19/LED_digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.972    15.347    LED_digit_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    19.126 r  LED_digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.126    LED_digit[0]
    T10                                                               r  LED_digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.008ns  (logic 5.162ns (39.680%)  route 7.846ns (60.320%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 f  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.786     7.528    U19/counter_reg[15]_0[0]
    SLICE_X14Y108        LUT3 (Prop_lut3_I1_O)        0.150     7.678 r  U19/Anode_activator_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.959     8.638    U8/Anode_activator_OBUF[1]
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.328     8.966 r  U8/LED_digit_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.466     9.432    U8/LED_digit_OBUF[6]_inst_i_33_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.556 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640    10.196    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124    10.320 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824    11.145    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I3_O)        0.154    11.299 r  U19/LED_digit_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.170    14.469    LED_digit_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    18.232 r  LED_digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.232    LED_digit[5]
    T11                                                               r  LED_digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.003ns  (logic 4.799ns (36.910%)  route 8.204ns (63.090%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 r  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.823     7.565    U19/counter_reg[15]_0[0]
    SLICE_X10Y112        LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U19/LED_digit_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.818     8.508    U8/LED_digit_OBUF[6]_inst_i_4_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124     8.632 r  U8/LED_digit_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.046     9.677    U19/LED_digit_OBUF[0]_inst_i_1_4
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.150     9.827 r  U19/LED_digit_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.191    11.018    U19/LED_digit_OBUF[6]_inst_i_4_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I2_O)        0.328    11.346 r  U19/LED_digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.326    14.672    LED_digit_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    18.228 r  LED_digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.228    LED_digit[1]
    R10                                                               r  LED_digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.746ns  (logic 4.902ns (38.456%)  route 7.844ns (61.544%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 f  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.786     7.528    U19/counter_reg[15]_0[0]
    SLICE_X14Y108        LUT3 (Prop_lut3_I1_O)        0.150     7.678 r  U19/Anode_activator_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.959     8.638    U8/Anode_activator_OBUF[1]
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.328     8.966 r  U8/LED_digit_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.466     9.432    U8/LED_digit_OBUF[6]_inst_i_33_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.556 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640    10.196    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124    10.320 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824    11.145    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.124    11.269 r  U19/LED_digit_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.168    14.437    LED_digit_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.970 r  LED_digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.970    LED_digit[4]
    P15                                                               r  LED_digit[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.302ns  (logic 5.030ns (40.891%)  route 7.271ns (59.109%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 r  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.823     7.565    U19/counter_reg[15]_0[0]
    SLICE_X10Y112        LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U19/LED_digit_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.818     8.508    U8/LED_digit_OBUF[6]_inst_i_4_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124     8.632 r  U8/LED_digit_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.046     9.677    U19/LED_digit_OBUF[0]_inst_i_1_4
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.150     9.827 r  U19/LED_digit_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.193    11.020    U19/LED_digit_OBUF[6]_inst_i_4_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.356    11.376 r  U19/LED_digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.391    13.768    LED_digit_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    17.526 r  LED_digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.526    LED_digit[3]
    K13                                                               r  LED_digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.982ns  (logic 4.905ns (40.938%)  route 7.077ns (59.062%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 f  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.786     7.528    U19/counter_reg[15]_0[0]
    SLICE_X14Y108        LUT3 (Prop_lut3_I1_O)        0.150     7.678 r  U19/Anode_activator_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.959     8.638    U8/Anode_activator_OBUF[1]
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.328     8.966 r  U8/LED_digit_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.466     9.432    U8/LED_digit_OBUF[6]_inst_i_33_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I2_O)        0.124     9.556 f  U8/LED_digit_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.640    10.196    U19/LED_digit_OBUF[0]_inst_i_1_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.124    10.320 r  U19/LED_digit_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826    11.147    U19/LED_digit_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.124    11.271 r  U19/LED_digit_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.399    13.669    LED_digit_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    17.207 r  LED_digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.207    LED_digit[6]
    L18                                                               r  LED_digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.788ns  (logic 4.737ns (40.184%)  route 7.051ns (59.816%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 r  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.823     7.565    U19/counter_reg[15]_0[0]
    SLICE_X10Y112        LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U19/LED_digit_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.818     8.508    U8/LED_digit_OBUF[6]_inst_i_4_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124     8.632 f  U8/LED_digit_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           1.046     9.677    U19/LED_digit_OBUF[0]_inst_i_1_4
    SLICE_X12Y107        LUT5 (Prop_lut5_I2_O)        0.150     9.827 f  U19/LED_digit_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.193    11.020    U19/LED_digit_OBUF[6]_inst_i_4_n_0
    SLICE_X13Y104        LUT4 (Prop_lut4_I3_O)        0.328    11.348 r  U19/LED_digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.171    13.520    LED_digit_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.013 r  LED_digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.013    LED_digit[2]
    K16                                                               r  LED_digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_activator[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.594ns  (logic 4.444ns (41.953%)  route 6.149ns (58.047%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 r  U19/counter_reg[15]/Q
                         net (fo=19, routed)          2.328     8.070    U19/counter_reg[15]_0[1]
    SLICE_X10Y103        LUT3 (Prop_lut3_I1_O)        0.148     8.218 r  U19/Anode_activator_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.821    12.040    Anode_activator_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.778    15.818 r  Anode_activator_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.818    Anode_activator[2]
    T9                                                                r  Anode_activator[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_activator[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.376ns  (logic 4.445ns (42.843%)  route 5.930ns (57.156%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 r  U19/counter_reg[15]/Q
                         net (fo=19, routed)          2.323     8.066    U19/counter_reg[15]_0[1]
    SLICE_X10Y101        LUT3 (Prop_lut3_I2_O)        0.150     8.216 r  U19/Anode_activator_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.607    11.823    Anode_activator_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777    15.600 r  Anode_activator_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.600    Anode_activator[7]
    U13                                                               r  Anode_activator[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U19/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Anode_activator[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.950ns  (logic 4.390ns (44.115%)  route 5.561ns (55.885%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.622     5.224    U19/clk_IBUF_BUFG
    SLICE_X10Y117        FDCE                                         r  U19/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDCE (Prop_fdce_C_Q)         0.518     5.742 f  U19/counter_reg[14]/Q
                         net (fo=23, routed)          1.786     7.528    U19/counter_reg[15]_0[0]
    SLICE_X14Y108        LUT3 (Prop_lut3_I1_O)        0.150     7.678 r  U19/Anode_activator_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.775    11.453    Anode_activator_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    15.175 r  Anode_activator_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.175    Anode_activator[6]
    K2                                                                r  Anode_activator[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmax_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.231ns (37.628%)  route 0.383ns (62.372%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.567     1.486    U6/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  U6/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U6/Q2_reg/Q
                         net (fo=8, routed)           0.217     1.844    U8/Q2
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.889 f  U8/Tmax_reg[2]_i_3/O
                         net (fo=1, routed)           0.050     1.939    U8/Tmax_reg[2]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.984 r  U8/Tmax_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     2.100    U8/Tmax_reg[2]_i_1_n_0
    SLICE_X11Y112        LDCE                                         r  U8/Tmax_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmax_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.231ns (36.550%)  route 0.401ns (63.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.567     1.486    U6/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  U6/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  U6/Q2_reg/Q
                         net (fo=8, routed)           0.147     1.774    U8/Q2
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.819 f  U8/Tmax_reg[4]_i_6/O
                         net (fo=5, routed)           0.068     1.887    U8/Tmax_reg[4]_i_6_n_0
    SLICE_X10Y111        LUT6 (Prop_lut6_I4_O)        0.045     1.932 r  U8/Tmax_reg[3]_i_1/O
                         net (fo=1, routed)           0.186     2.118    U8/Tmax_reg[3]_i_1_n_0
    SLICE_X10Y112        LDCE                                         r  U8/Tmax_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmax_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.231ns (33.788%)  route 0.453ns (66.212%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.567     1.486    U6/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  U6/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U6/Q2_reg/Q
                         net (fo=8, routed)           0.147     1.774    U8/Q2
    SLICE_X10Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  U8/Tmax_reg[4]_i_6/O
                         net (fo=5, routed)           0.306     2.125    U8/Tmax_reg[4]_i_6_n_0
    SLICE_X10Y112        LUT3 (Prop_lut3_I1_O)        0.045     2.170 r  U8/Tmax_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.170    U8/Tmax_reg[0]_i_1_n_0
    SLICE_X10Y112        LDCE                                         r  U8/Tmax_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.231ns (33.237%)  route 0.464ns (66.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    U5/clk_IBUF_BUFG
    SLICE_X11Y114        FDRE                                         r  U5/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  U5/Q3_reg/Q
                         net (fo=2, routed)           0.147     1.773    U5/Q3
    SLICE_X11Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  U5/Tmax_reg[1]_i_3/O
                         net (fo=12, routed)          0.317     2.134    U8/Semnal_reg[0][1]_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.045     2.179 r  U8/Tmin_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.179    U8/Tmin[1]
    SLICE_X11Y113        LDCE                                         r  U8/Tmin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.276ns (37.545%)  route 0.459ns (62.455%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    U5/clk_IBUF_BUFG
    SLICE_X11Y114        FDRE                                         r  U5/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  U5/Q3_reg/Q
                         net (fo=2, routed)           0.147     1.773    U5/Q3
    SLICE_X11Y114        LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  U5/Tmax_reg[1]_i_3/O
                         net (fo=12, routed)          0.173     1.991    U8/Semnal_reg[0][1]_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.045     2.036 f  U8/Tmin_reg[2]_i_3/O
                         net (fo=1, routed)           0.139     2.175    U8/Tmin_reg[2]_i_3_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.045     2.220 r  U8/Tmin_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.220    U8/Tmin[2]
    SLICE_X11Y113        LDCE                                         r  U8/Tmin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/Semnal_reg[24][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmax_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.254ns (33.582%)  route 0.502ns (66.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.566     1.485    U4/clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  U4/Semnal_reg[24][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  U4/Semnal_reg[24][1]/Q
                         net (fo=1, routed)           0.163     1.813    U3/Tmin_reg[3]_i_3[1]
    SLICE_X12Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  U3/Tmax_reg[1]_i_2/O
                         net (fo=2, routed)           0.224     2.081    U8/Semnal_reg[0][1]
    SLICE_X11Y112        LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  U8/Tmax_reg[1]_i_1/O
                         net (fo=1, routed)           0.115     2.242    U8/Tmax_reg[1]_i_1_n_0
    SLICE_X10Y112        LDCE                                         r  U8/Tmax_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/Semnal_reg[24][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.291ns (38.257%)  route 0.470ns (61.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    U4/clk_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U4/Semnal_reg[24][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.148     1.632 r  U4/Semnal_reg[24][9]/Q
                         net (fo=1, routed)           0.125     1.758    U4/Semnal_reg[24]_24[9]
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.098     1.856 r  U4/Tmin_reg[4]_i_7/O
                         net (fo=2, routed)           0.168     2.024    U8/Semnal_reg[0][9]
    SLICE_X10Y113        LUT5 (Prop_lut5_I4_O)        0.045     2.069 r  U8/Tmin_reg[4]_i_1/O
                         net (fo=1, routed)           0.176     2.245    U8/Tmin[4]
    SLICE_X10Y113        LDCE                                         r  U8/Tmin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/Semnal_reg[20][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.276ns (33.338%)  route 0.552ns (66.662%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    U4/clk_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  U4/Semnal_reg[20][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U4/Semnal_reg[20][8]/Q
                         net (fo=1, routed)           0.080     1.706    U4/Semnal_reg[20]_20[8]
    SLICE_X14Y113        LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  U4/Tmin_reg[3]_i_5/O
                         net (fo=1, routed)           0.089     1.840    U4/Tmin_reg[3]_i_5_n_0
    SLICE_X14Y113        LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  U4/Tmin_reg[3]_i_3/O
                         net (fo=2, routed)           0.270     2.154    U8/Semnal_reg[0][8]
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.045     2.199 r  U8/Tmin_reg[3]_i_1/O
                         net (fo=1, routed)           0.113     2.312    U8/Tmin[3]
    SLICE_X11Y113        LDCE                                         r  U8/Tmin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/Semnal_reg[24][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U10/HEAT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.299ns (33.892%)  route 0.583ns (66.108%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.565     1.484    U4/clk_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U4/Semnal_reg[24][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  U4/Semnal_reg[24][3]/Q
                         net (fo=1, routed)           0.163     1.812    U4/Semnal_reg[24]_24[3]
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  U4/Tmax_reg[3]_i_3/O
                         net (fo=3, routed)           0.285     2.142    U9/HEAT_reg_3
    SLICE_X9Y113         LUT4 (Prop_lut4_I0_O)        0.045     2.187 f  U9/HEAT_i_4/O
                         net (fo=1, routed)           0.135     2.322    U9/HEAT_i_4_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I1_O)        0.045     2.367 r  U9/HEAT_i_1/O
                         net (fo=1, routed)           0.000     2.367    U10/HEAT_reg_0
    SLICE_X9Y113         FDCE                                         r  U10/HEAT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/Semnal_reg[21][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Tmin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.299ns (33.503%)  route 0.593ns (66.497%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.564     1.483    U4/clk_IBUF_BUFG
    SLICE_X14Y116        FDRE                                         r  U4/Semnal_reg[21][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  U4/Semnal_reg[21][5]/Q
                         net (fo=1, routed)           0.095     1.743    U4/Semnal_reg[21]_21[5]
    SLICE_X13Y115        LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  U4/Tmin_reg[0]_i_4/O
                         net (fo=1, routed)           0.217     2.005    U4/Tmin_reg[0]_i_4_n_0
    SLICE_X13Y113        LUT6 (Prop_lut6_I1_O)        0.045     2.050 r  U4/Tmin_reg[0]_i_2/O
                         net (fo=2, routed)           0.281     2.331    U8/Semnal_reg[0][5]
    SLICE_X11Y113        LUT3 (Prop_lut3_I2_O)        0.045     2.376 r  U8/Tmin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.376    U8/Tmin[0]
    SLICE_X11Y113        LDCE                                         r  U8/Tmin_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           553 Endpoints
Min Delay           553 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.608ns  (logic 1.754ns (23.049%)  route 5.854ns (76.951%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  U8/Semnal[0][9]_i_2/O
                         net (fo=5, routed)           0.754     5.269    U8/Semnal[0][9]_i_2_n_0
    SLICE_X12Y108        LUT4 (Prop_lut4_I0_O)        0.150     5.419 r  U8/Semnal[7][9]_i_1/O
                         net (fo=10, routed)          2.189     7.608    U4/Semnal_reg[7][9]_0[0]
    SLICE_X6Y103         FDRE                                         r  U4/Semnal_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.587     5.009    U4/clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U4/Semnal_reg[7][1]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.754ns (24.088%)  route 5.526ns (75.912%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  U8/Semnal[0][9]_i_2/O
                         net (fo=5, routed)           0.754     5.269    U8/Semnal[0][9]_i_2_n_0
    SLICE_X12Y108        LUT4 (Prop_lut4_I0_O)        0.150     5.419 r  U8/Semnal[7][9]_i_1/O
                         net (fo=10, routed)          1.861     7.280    U4/Semnal_reg[7][9]_0[0]
    SLICE_X6Y102         FDRE                                         r  U4/Semnal_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.588     5.010    U4/clk_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  U4/Semnal_reg[7][3]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[7][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.754ns (24.088%)  route 5.526ns (75.912%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  U8/Semnal[0][9]_i_2/O
                         net (fo=5, routed)           0.754     5.269    U8/Semnal[0][9]_i_2_n_0
    SLICE_X12Y108        LUT4 (Prop_lut4_I0_O)        0.150     5.419 r  U8/Semnal[7][9]_i_1/O
                         net (fo=10, routed)          1.861     7.280    U4/Semnal_reg[7][9]_0[0]
    SLICE_X6Y102         FDRE                                         r  U4/Semnal_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.588     5.010    U4/clk_IBUF_BUFG
    SLICE_X6Y102         FDRE                                         r  U4/Semnal_reg[7][4]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.079ns  (logic 1.756ns (24.800%)  route 5.323ns (75.200%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  U8/Semnal[0][9]_i_2/O
                         net (fo=5, routed)           0.961     5.476    U8/Semnal[0][9]_i_2_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.152     5.628 r  U8/Semnal[3][9]_i_1/O
                         net (fo=10, routed)          1.451     7.079    U4/Semnal_reg[3][9]_0[0]
    SLICE_X10Y102        FDRE                                         r  U4/Semnal_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.934    U4/clk_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U4/Semnal_reg[3][1]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.079ns  (logic 1.756ns (24.800%)  route 5.323ns (75.200%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  U8/Semnal[0][9]_i_2/O
                         net (fo=5, routed)           0.961     5.476    U8/Semnal[0][9]_i_2_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.152     5.628 r  U8/Semnal[3][9]_i_1/O
                         net (fo=10, routed)          1.451     7.079    U4/Semnal_reg[3][9]_0[0]
    SLICE_X10Y102        FDRE                                         r  U4/Semnal_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.934    U4/clk_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U4/Semnal_reg[3][4]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.079ns  (logic 1.756ns (24.800%)  route 5.323ns (75.200%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  U8/Semnal[0][9]_i_2/O
                         net (fo=5, routed)           0.961     5.476    U8/Semnal[0][9]_i_2_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.152     5.628 r  U8/Semnal[3][9]_i_1/O
                         net (fo=10, routed)          1.451     7.079    U4/Semnal_reg[3][9]_0[0]
    SLICE_X10Y102        FDRE                                         r  U4/Semnal_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.934    U4/clk_IBUF_BUFG
    SLICE_X10Y102        FDRE                                         r  U4/Semnal_reg[3][6]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.867ns  (logic 1.754ns (25.536%)  route 5.114ns (74.464%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.515 r  U8/Semnal[0][9]_i_2/O
                         net (fo=5, routed)           0.754     5.269    U8/Semnal[0][9]_i_2_n_0
    SLICE_X12Y108        LUT4 (Prop_lut4_I0_O)        0.150     5.419 r  U8/Semnal[7][9]_i_1/O
                         net (fo=10, routed)          1.448     6.867    U4/Semnal_reg[7][9]_0[0]
    SLICE_X10Y101        FDRE                                         r  U4/Semnal_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.512     4.934    U4/clk_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  U4/Semnal_reg[7][6]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[23][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.762ns  (logic 1.982ns (29.305%)  route 4.780ns (70.695%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.150     4.541 f  U8/Semnal[16][9]_i_2/O
                         net (fo=6, routed)           0.900     5.441    U8/Semnal[16][9]_i_2_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.352     5.793 r  U8/Semnal[23][9]_i_1/O
                         net (fo=10, routed)          0.969     6.762    U4/Semnal_reg[23][9]_0[0]
    SLICE_X13Y116        FDRE                                         r  U4/Semnal_reg[23][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.501     4.923    U4/clk_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  U4/Semnal_reg[23][1]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[23][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.762ns  (logic 1.982ns (29.305%)  route 4.780ns (70.695%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.150     4.541 f  U8/Semnal[16][9]_i_2/O
                         net (fo=6, routed)           0.900     5.441    U8/Semnal[16][9]_i_2_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.352     5.793 r  U8/Semnal[23][9]_i_1/O
                         net (fo=10, routed)          0.969     6.762    U4/Semnal_reg[23][9]_0[0]
    SLICE_X13Y116        FDRE                                         r  U4/Semnal_reg[23][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.501     4.923    U4/clk_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  U4/Semnal_reg[23][2]/C

Slack:                    inf
  Source:                 Set_Hour
                            (input port)
  Destination:            U4/Semnal_reg[23][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.762ns  (logic 1.982ns (29.305%)  route 4.780ns (70.695%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  Set_Hour (IN)
                         net (fo=0)                   0.000     0.000    Set_Hour
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Set_Hour_IBUF_inst/O
                         net (fo=41, routed)          2.912     4.391    U8/Set_Hour_IBUF
    SLICE_X13Y111        LUT4 (Prop_lut4_I3_O)        0.150     4.541 f  U8/Semnal[16][9]_i_2/O
                         net (fo=6, routed)           0.900     5.441    U8/Semnal[16][9]_i_2_n_0
    SLICE_X12Y111        LUT4 (Prop_lut4_I3_O)        0.352     5.793 r  U8/Semnal[23][9]_i_1/O
                         net (fo=10, routed)          0.969     6.762    U4/Semnal_reg[23][9]_0[0]
    SLICE_X13Y116        FDRE                                         r  U4/Semnal_reg[23][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         1.501     4.923    U4/clk_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  U4/Semnal_reg[23][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U8/Tmin_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[23][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.220ns (54.402%)  route 0.184ns (45.598%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        LDCE                         0.000     0.000 r  U8/Tmin_reg[3]/G
    SLICE_X11Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  U8/Tmin_reg[3]/Q
                         net (fo=32, routed)          0.184     0.404    U4/temp_out[8]
    SLICE_X13Y113        FDRE                                         r  U4/Semnal_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U4/clk_IBUF_BUFG
    SLICE_X13Y113        FDRE                                         r  U4/Semnal_reg[23][8]/C

Slack:                    inf
  Source:                 U8/Tmin_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[24][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.220ns (54.402%)  route 0.184ns (45.598%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        LDCE                         0.000     0.000 r  U8/Tmin_reg[3]/G
    SLICE_X11Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  U8/Tmin_reg[3]/Q
                         net (fo=32, routed)          0.184     0.404    U4/temp_out[8]
    SLICE_X12Y113        FDRE                                         r  U4/Semnal_reg[24][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U4/clk_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U4/Semnal_reg[24][8]/C

Slack:                    inf
  Source:                 U8/Tmin_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[24][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.240ns (57.332%)  route 0.179ns (42.668%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        LDCE                         0.000     0.000 r  U8/Tmin_reg[4]/G
    SLICE_X10Y113        LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  U8/Tmin_reg[4]/Q
                         net (fo=31, routed)          0.179     0.419    U4/temp_out[9]
    SLICE_X12Y113        FDRE                                         r  U4/Semnal_reg[24][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U4/clk_IBUF_BUFG
    SLICE_X12Y113        FDRE                                         r  U4/Semnal_reg[24][9]/C

Slack:                    inf
  Source:                 U8/Tmin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[23][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.220ns (51.206%)  route 0.210ns (48.794%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        LDCE                         0.000     0.000 r  U8/Tmin_reg[2]/G
    SLICE_X11Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  U8/Tmin_reg[2]/Q
                         net (fo=33, routed)          0.210     0.430    U4/temp_out[7]
    SLICE_X13Y113        FDRE                                         r  U4/Semnal_reg[23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U4/clk_IBUF_BUFG
    SLICE_X13Y113        FDRE                                         r  U4/Semnal_reg[23][7]/C

Slack:                    inf
  Source:                 U8/Tmax_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[22][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.224ns (51.281%)  route 0.213ns (48.719%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        LDCE                         0.000     0.000 r  U8/Tmax_reg[4]/G
    SLICE_X11Y112        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  U8/Tmax_reg[4]/Q
                         net (fo=31, routed)          0.213     0.437    U4/temp_out[4]
    SLICE_X13Y111        FDRE                                         r  U4/Semnal_reg[22][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.838     2.003    U4/clk_IBUF_BUFG
    SLICE_X13Y111        FDRE                                         r  U4/Semnal_reg[22][4]/C

Slack:                    inf
  Source:                 U8/Tmax_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.244ns (55.496%)  route 0.196ns (44.504%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        LDCE                         0.000     0.000 r  U8/Tmax_reg[0]/G
    SLICE_X10Y112        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  U8/Tmax_reg[0]/Q
                         net (fo=32, routed)          0.196     0.440    U4/temp_out[0]
    SLICE_X13Y112        FDRE                                         r  U4/Semnal_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.836     2.001    U4/clk_IBUF_BUFG
    SLICE_X13Y112        FDRE                                         r  U4/Semnal_reg[24][0]/C

Slack:                    inf
  Source:                 U8/Tmin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[17][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.220ns (48.699%)  route 0.232ns (51.301%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        LDCE                         0.000     0.000 r  U8/Tmin_reg[2]/G
    SLICE_X11Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  U8/Tmin_reg[2]/Q
                         net (fo=33, routed)          0.232     0.452    U4/temp_out[7]
    SLICE_X14Y114        FDRE                                         r  U4/Semnal_reg[17][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U4/clk_IBUF_BUFG
    SLICE_X14Y114        FDRE                                         r  U4/Semnal_reg[17][7]/C

Slack:                    inf
  Source:                 U8/Tmin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[19][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.220ns (48.699%)  route 0.232ns (51.301%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        LDCE                         0.000     0.000 r  U8/Tmin_reg[2]/G
    SLICE_X11Y113        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  U8/Tmin_reg[2]/Q
                         net (fo=33, routed)          0.232     0.452    U4/temp_out[7]
    SLICE_X15Y114        FDRE                                         r  U4/Semnal_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U4/clk_IBUF_BUFG
    SLICE_X15Y114        FDRE                                         r  U4/Semnal_reg[19][7]/C

Slack:                    inf
  Source:                 U8/Tmin_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[17][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.240ns (53.006%)  route 0.213ns (46.994%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        LDCE                         0.000     0.000 r  U8/Tmin_reg[4]/G
    SLICE_X10Y113        LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  U8/Tmin_reg[4]/Q
                         net (fo=31, routed)          0.213     0.453    U4/temp_out[9]
    SLICE_X12Y114        FDRE                                         r  U4/Semnal_reg[17][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.835     2.000    U4/clk_IBUF_BUFG
    SLICE_X12Y114        FDRE                                         r  U4/Semnal_reg[17][9]/C

Slack:                    inf
  Source:                 U8/Tmax_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U4/Semnal_reg[24][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.244ns (53.580%)  route 0.211ns (46.420%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        LDCE                         0.000     0.000 r  U8/Tmax_reg[1]/G
    SLICE_X10Y112        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  U8/Tmax_reg[1]/Q
                         net (fo=34, routed)          0.211     0.455    U4/temp_out[1]
    SLICE_X12Y112        FDRE                                         r  U4/Semnal_reg[24][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=325, routed)         0.836     2.001    U4/clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  U4/Semnal_reg[24][1]/C





