<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='119' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='118'>/// MachineScheduler - This pass schedules machine instructions.</doc>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='196' type='char &amp;'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1168' u='a' c='_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='919' u='a' c='_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='922' u='a' c='_ZN12_GLOBAL__N_113GCNPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='349' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addOptimizedRegAllocEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='476' u='a' c='_ZN12_GLOBAL__N_113PPCPassConfig14addPreRegAllocEv'/>
