<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_smc.h File Reference</h1>AT91 static memory controller.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__smc_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>SMC Setup Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#ge9a68d56294c439de7517fad059b7a4b">SMC_SETUP</a>(cs)&nbsp;&nbsp;&nbsp;(SMC_BASE + 0x10 * cs + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMC setup register address.  <a href="group__xg_nut_arch_arm_at91_smc.html#ge9a68d56294c439de7517fad059b7a4b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g494af9777b615847f3919284e410f195">SMC_NWE_SETUP</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWE setup length mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g494af9777b615847f3919284e410f195"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#ge0f4912e8f0cbb5785156072f9d7fd53">SMC_NWE_SETUP_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWE setup length LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#ge0f4912e8f0cbb5785156072f9d7fd53"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g7aca985c8698da6a5971f264153eb643">SMC_NCS_WR_SETUP</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS setup length in write access mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g7aca985c8698da6a5971f264153eb643"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gefccad37f3efc08816edfe6092a514f5">SMC_NCS_WR_SETUP_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS setup length in write access LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#gefccad37f3efc08816edfe6092a514f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g12a35f70b726047f5bf3bb35823d2618">SMC_NRD_SETUP</a>&nbsp;&nbsp;&nbsp;0x003F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NRD setup length mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g12a35f70b726047f5bf3bb35823d2618"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g05e19cca711ad892f71b93edf3164c5c">SMC_NRD_SETUP_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NRD setup length LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#g05e19cca711ad892f71b93edf3164c5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g38676ac08430de44b36bbe008bd1fd73">SMC_NCS_RD_SETUP</a>&nbsp;&nbsp;&nbsp;0x3F000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS setup length in read access mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g38676ac08430de44b36bbe008bd1fd73"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g636a1dfd03002efe29dc441a12fdac22">SMC_NCS_RD_SETUP_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS setup length in read access LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#g636a1dfd03002efe29dc441a12fdac22"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SMC Pulse Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gbe8a14e0a07ad93172da97d1990a2b7a">SMC_PULSE</a>(cs)&nbsp;&nbsp;&nbsp;(SMC_BASE + 0x10 * cs + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMC pulse register address.  <a href="group__xg_nut_arch_arm_at91_smc.html#gbe8a14e0a07ad93172da97d1990a2b7a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g0ff7eb0b46c2f57f0033bab4703319d8">SMC_NWE_PULSE</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWE pulse length mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g0ff7eb0b46c2f57f0033bab4703319d8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gcf15c7258a7f145fcb87cee04a7f94b6">SMC_NWE_PULSE_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWE pulse length LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#gcf15c7258a7f145fcb87cee04a7f94b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g66f709bace72945b3d0b6a47cd338048">SMC_NCS_WR_PULSE</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS pulse length in write access mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g66f709bace72945b3d0b6a47cd338048"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gad884f1a8af3d3a938e7c18e988a3645">SMC_NCS_WR_PULSE_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS pulse length in write access LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#gad884f1a8af3d3a938e7c18e988a3645"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g9ba44e7fa143330d43a4d52d25955198">SMC_NRD_PULSE</a>&nbsp;&nbsp;&nbsp;0x003F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NRD pulse length mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g9ba44e7fa143330d43a4d52d25955198"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g7c0836f99d976fba009f06e663c9828c">SMC_NRD_PULSE_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NRD pulse length LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#g7c0836f99d976fba009f06e663c9828c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g4be4822c1a79796f65b45da0dca48175">SMC_NCS_RD_PULSE</a>&nbsp;&nbsp;&nbsp;0x3F000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS pulse length in read access mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g4be4822c1a79796f65b45da0dca48175"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#ga0469cf227c0eba357fd62dba6aaf5e4">SMC_NCS_RD_PULSE_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NCS pulse length in read access LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#ga0469cf227c0eba357fd62dba6aaf5e4"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SMC Cycle Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g3a46741555a4c9cd260e75c15f16b6e2">SMC_CYCLE</a>(cs)&nbsp;&nbsp;&nbsp;(SMC_BASE + 0x10 * cs + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMC cycle register address.  <a href="group__xg_nut_arch_arm_at91_smc.html#g3a46741555a4c9cd260e75c15f16b6e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g0da608bcd748fe5120dac7bb6437efaa">SMC_NWE_CYCLE</a>&nbsp;&nbsp;&nbsp;0x000001FF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total write cycle length mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g0da608bcd748fe5120dac7bb6437efaa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gc9740f947c65fee957fd24e97747f5ac">SMC_NWE_CYCLE_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total write cycle length LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#gc9740f947c65fee957fd24e97747f5ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gfb27a25f056d6478ee5cae74cf41e159">SMC_NRD_CYCLE</a>&nbsp;&nbsp;&nbsp;0x01FF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total read cycle length mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#gfb27a25f056d6478ee5cae74cf41e159"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g7b4b3b8d18d8b48a3f2a6ad7fb286eb2">SMC_NRD_CYCLE_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total read cycle length LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#g7b4b3b8d18d8b48a3f2a6ad7fb286eb2"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SMC Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gdd79b9d1760ec7f2a97dd1f6ec256cf0">SMC_MODE</a>(cs)&nbsp;&nbsp;&nbsp;(SMC_BASE + 0x10 * cs + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMC mode register address.  <a href="group__xg_nut_arch_arm_at91_smc.html#gdd79b9d1760ec7f2a97dd1f6ec256cf0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gefdc4491e97d675bbb082a60ec0efd0c">SMC_READ_MODE</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read operation mode.  <a href="group__xg_nut_arch_arm_at91_smc.html#gefdc4491e97d675bbb082a60ec0efd0c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g9ad7649bba8fe0070f3812eb9f8678ba">SMC_WRITE_MODE</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write operation mode.  <a href="group__xg_nut_arch_arm_at91_smc.html#g9ad7649bba8fe0070f3812eb9f8678ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g2a61d18533721e00b34ad7f6ac026bdc">SMC_EXNW_MODE</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWAIT mode mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g2a61d18533721e00b34ad7f6ac026bdc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gf3d9651f72f49e46d03ce7139d3a06a6">SMC_EXNW_MODE_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWAIT mode mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#gf3d9651f72f49e46d03ce7139d3a06a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g2e3c0e0a09e62a6a60b21acaa21997fd">SMC_EXNW_MODE_FROZEN</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWAIT mode mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g2e3c0e0a09e62a6a60b21acaa21997fd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g765ec3de25fab0cf0c2d2a58c4d2a660">SMC_EXNW_MODE_READY</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NWAIT mode mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g765ec3de25fab0cf0c2d2a58c4d2a660"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gbb3a920fadd637af573b06985764c182">SMC_BAT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte access mode.  <a href="group__xg_nut_arch_arm_at91_smc.html#gbb3a920fadd637af573b06985764c182"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gae39b0c0c97cc854ad8dd5d5889ae7e6">SMC_DBW</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data bus width.  <a href="group__xg_nut_arch_arm_at91_smc.html#gae39b0c0c97cc854ad8dd5d5889ae7e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g3e3b5a3be049a3bfaf2ff059de6f6e9f">SMC_DBW_8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit data bus.  <a href="group__xg_nut_arch_arm_at91_smc.html#g3e3b5a3be049a3bfaf2ff059de6f6e9f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g4024733b55c5af7ac45d48fe217a3818">SMC_DBW_16</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16-bit data bus.  <a href="group__xg_nut_arch_arm_at91_smc.html#g4024733b55c5af7ac45d48fe217a3818"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#ga98cc5f2ad24a5c0b1fdbbc33877722d">SMC_DBW_32</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32-bit data bus.  <a href="group__xg_nut_arch_arm_at91_smc.html#ga98cc5f2ad24a5c0b1fdbbc33877722d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gef09c4a698feb9a419216ca00007ff0e">SMC_TDF_CYCLES</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data float time mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#gef09c4a698feb9a419216ca00007ff0e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g8a6e7e1336a450c2928842b35433e2f6">SMC_TDF_CYCLES_LSB</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data float time LSB.  <a href="group__xg_nut_arch_arm_at91_smc.html#g8a6e7e1336a450c2928842b35433e2f6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g9709fb77de6762fae925e22d51333b6d">SMC_TDF_MODE</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TDF optimization.  <a href="group__xg_nut_arch_arm_at91_smc.html#g9709fb77de6762fae925e22d51333b6d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g35d9023ba3875d3b1fc366330b021d99">SMC_PMEN</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Page mode enable.  <a href="group__xg_nut_arch_arm_at91_smc.html#g35d9023ba3875d3b1fc366330b021d99"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g4aafd25696d8f90e271e7d0914b956c5">SMC_PS</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Page size mask.  <a href="group__xg_nut_arch_arm_at91_smc.html#g4aafd25696d8f90e271e7d0914b956c5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#gc50207abfdf4a5955675c7c3dfa197e7">SMC_PS_4</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">4-byte page.  <a href="group__xg_nut_arch_arm_at91_smc.html#gc50207abfdf4a5955675c7c3dfa197e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g75b7e29aefa38ec1cfc7e0ca8ec32163">SMC_PS_8</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-byte page.  <a href="group__xg_nut_arch_arm_at91_smc.html#g75b7e29aefa38ec1cfc7e0ca8ec32163"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g34a1269c0f834a58a60301feadc2817c">SMC_PS_16</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16-byte page.  <a href="group__xg_nut_arch_arm_at91_smc.html#g34a1269c0f834a58a60301feadc2817c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_smc.html#g6f43f601b2771bcf525b562e01100585">SMC_PS_32</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32-byte page.  <a href="group__xg_nut_arch_arm_at91_smc.html#g6f43f601b2771bcf525b562e01100585"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 static memory controller. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2008/02/15 17:00:08  haraldkipp
 * Spport for AT91SAM7SE512 added.
 *
 * Revision 1.1  2006/08/31 19:10:38  haraldkipp
 * New peripheral register definitions for the AT91SAM9260.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__smc_8h-source.html">at91_smc.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
