Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 12/01/2009 01:32:27

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

lsm       EPM9320RC208-15  52       27       0      197     109         61 %

User Pins:                 52       27       0  



Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt

** FILE HIERARCHY **



|xi:4|
|xi:4|adapter:9|
|xi:4|adapter:13|
|xi:4|adapter:14|
|xi:4|adapter:11|
|xi:4|adapter:12|
|xi:4|adapter:10|
|xi:4|and5:17|
|xi:4|and5:24|
|xi:4|and5:23|
|xi:4|and5:22|
|xi:27|
|xi:27|adapter:9|
|xi:27|adapter:13|
|xi:27|adapter:14|
|xi:27|adapter:11|
|xi:27|adapter:12|
|xi:27|adapter:10|
|xi:27|and5:17|
|xi:27|and5:24|
|xi:27|and5:23|
|xi:27|and5:22|
|xi:26|
|xi:26|adapter:9|
|xi:26|adapter:13|
|xi:26|adapter:14|
|xi:26|adapter:11|
|xi:26|adapter:12|
|xi:26|adapter:10|
|xi:26|and5:17|
|xi:26|and5:24|
|xi:26|and5:23|
|xi:26|and5:22|
|xi:25|
|xi:25|adapter:9|
|xi:25|adapter:13|
|xi:25|adapter:14|
|xi:25|adapter:11|
|xi:25|adapter:12|
|xi:25|adapter:10|
|xi:25|and5:17|
|xi:25|and5:24|
|xi:25|and5:23|
|xi:25|and5:22|
|xi:24|
|xi:24|adapter:9|
|xi:24|adapter:13|
|xi:24|adapter:14|
|xi:24|adapter:11|
|xi:24|adapter:12|
|xi:24|adapter:10|
|xi:24|and5:17|
|xi:24|and5:24|
|xi:24|and5:23|
|xi:24|and5:22|
|xi:23|
|xi:23|adapter:9|
|xi:23|adapter:13|
|xi:23|adapter:14|
|xi:23|adapter:11|
|xi:23|adapter:12|
|xi:23|adapter:10|
|xi:23|and5:17|
|xi:23|and5:24|
|xi:23|and5:23|
|xi:23|and5:22|
|xi:22|
|xi:22|adapter:9|
|xi:22|adapter:13|
|xi:22|adapter:14|
|xi:22|adapter:11|
|xi:22|adapter:12|
|xi:22|adapter:10|
|xi:22|and5:17|
|xi:22|and5:24|
|xi:22|and5:23|
|xi:22|and5:22|
|xi:21|
|xi:21|adapter:9|
|xi:21|adapter:13|
|xi:21|adapter:14|
|xi:21|adapter:11|
|xi:21|adapter:12|
|xi:21|adapter:10|
|xi:21|and5:17|
|xi:21|and5:24|
|xi:21|and5:23|
|xi:21|and5:22|
|xi:20|
|xi:20|adapter:9|
|xi:20|adapter:13|
|xi:20|adapter:14|
|xi:20|adapter:11|
|xi:20|adapter:12|
|xi:20|adapter:10|
|xi:20|and5:17|
|xi:20|and5:24|
|xi:20|and5:23|
|xi:20|and5:22|
|xi:19|
|xi:19|adapter:9|
|xi:19|adapter:13|
|xi:19|adapter:14|
|xi:19|adapter:11|
|xi:19|adapter:12|
|xi:19|adapter:10|
|xi:19|and5:17|
|xi:19|and5:24|
|xi:19|and5:23|
|xi:19|and5:22|
|xi:18|
|xi:18|adapter:9|
|xi:18|adapter:13|
|xi:18|adapter:14|
|xi:18|adapter:11|
|xi:18|adapter:12|
|xi:18|adapter:10|
|xi:18|and5:17|
|xi:18|and5:24|
|xi:18|and5:23|
|xi:18|and5:22|
|xi:17|
|xi:17|adapter:9|
|xi:17|adapter:13|
|xi:17|adapter:14|
|xi:17|adapter:11|
|xi:17|adapter:12|
|xi:17|adapter:10|
|xi:17|and5:17|
|xi:17|and5:24|
|xi:17|and5:23|
|xi:17|and5:22|
|xi:16|
|xi:16|adapter:9|
|xi:16|adapter:13|
|xi:16|adapter:14|
|xi:16|adapter:11|
|xi:16|adapter:12|
|xi:16|adapter:10|
|xi:16|and5:17|
|xi:16|and5:24|
|xi:16|and5:23|
|xi:16|and5:22|
|xi:15|
|xi:15|adapter:9|
|xi:15|adapter:13|
|xi:15|adapter:14|
|xi:15|adapter:11|
|xi:15|adapter:12|
|xi:15|adapter:10|
|xi:15|and5:17|
|xi:15|and5:24|
|xi:15|and5:23|
|xi:15|and5:22|
|xi:14|
|xi:14|adapter:9|
|xi:14|adapter:13|
|xi:14|adapter:14|
|xi:14|adapter:11|
|xi:14|adapter:12|
|xi:14|adapter:10|
|xi:14|and5:17|
|xi:14|and5:24|
|xi:14|and5:23|
|xi:14|and5:22|
|xi:13|
|xi:13|adapter:9|
|xi:13|adapter:13|
|xi:13|adapter:14|
|xi:13|adapter:11|
|xi:13|adapter:12|
|xi:13|adapter:10|
|xi:13|and5:17|
|xi:13|and5:24|
|xi:13|and5:23|
|xi:13|and5:22|
|xi:12|
|xi:12|adapter:9|
|xi:12|adapter:13|
|xi:12|adapter:14|
|xi:12|adapter:11|
|xi:12|adapter:12|
|xi:12|adapter:10|
|xi:12|and5:17|
|xi:12|and5:24|
|xi:12|and5:23|
|xi:12|and5:22|
|xi:11|
|xi:11|adapter:9|
|xi:11|adapter:13|
|xi:11|adapter:14|
|xi:11|adapter:11|
|xi:11|adapter:12|
|xi:11|adapter:10|
|xi:11|and5:17|
|xi:11|and5:24|
|xi:11|and5:23|
|xi:11|and5:22|
|xi:10|
|xi:10|adapter:9|
|xi:10|adapter:13|
|xi:10|adapter:14|
|xi:10|adapter:11|
|xi:10|adapter:12|
|xi:10|adapter:10|
|xi:10|and5:17|
|xi:10|and5:24|
|xi:10|and5:23|
|xi:10|and5:22|
|xi:9|
|xi:9|adapter:9|
|xi:9|adapter:13|
|xi:9|adapter:14|
|xi:9|adapter:11|
|xi:9|adapter:12|
|xi:9|adapter:10|
|xi:9|and5:17|
|xi:9|and5:24|
|xi:9|and5:23|
|xi:9|and5:22|
|xi:8|
|xi:8|adapter:9|
|xi:8|adapter:13|
|xi:8|adapter:14|
|xi:8|adapter:11|
|xi:8|adapter:12|
|xi:8|adapter:10|
|xi:8|and5:17|
|xi:8|and5:24|
|xi:8|and5:23|
|xi:8|and5:22|
|xi:7|
|xi:7|adapter:9|
|xi:7|adapter:13|
|xi:7|adapter:14|
|xi:7|adapter:11|
|xi:7|adapter:12|
|xi:7|adapter:10|
|xi:7|and5:17|
|xi:7|and5:24|
|xi:7|and5:23|
|xi:7|and5:22|
|xi:6|
|xi:6|adapter:9|
|xi:6|adapter:13|
|xi:6|adapter:14|
|xi:6|adapter:11|
|xi:6|adapter:12|
|xi:6|adapter:10|
|xi:6|and5:17|
|xi:6|and5:24|
|xi:6|and5:23|
|xi:6|and5:22|
|xi:5|
|xi:5|adapter:9|
|xi:5|adapter:13|
|xi:5|adapter:14|
|xi:5|adapter:11|
|xi:5|adapter:12|
|xi:5|adapter:10|
|xi:5|and5:17|
|xi:5|and5:24|
|xi:5|and5:23|
|xi:5|and5:22|
|yi:82|
|yi:82|adapter:1|
|yi:82|adapter:2|
|yi:82|adapter:3|
|yi:82|adapter:4|
|yi:82|adapter:5|
|yi:82|adapter:6|
|yi:82|and5:13|
|yi:82|and5:16|
|yi:82|and5:15|
|yi:82|and5:14|
|yi:81|
|yi:81|adapter:1|
|yi:81|adapter:2|
|yi:81|adapter:3|
|yi:81|adapter:4|
|yi:81|adapter:5|
|yi:81|adapter:6|
|yi:81|and5:13|
|yi:81|and5:16|
|yi:81|and5:15|
|yi:81|and5:14|
|yi:80|
|yi:80|adapter:1|
|yi:80|adapter:2|
|yi:80|adapter:3|
|yi:80|adapter:4|
|yi:80|adapter:5|
|yi:80|adapter:6|
|yi:80|and5:13|
|yi:80|and5:16|
|yi:80|and5:15|
|yi:80|and5:14|
|yi:79|
|yi:79|adapter:1|
|yi:79|adapter:2|
|yi:79|adapter:3|
|yi:79|adapter:4|
|yi:79|adapter:5|
|yi:79|adapter:6|
|yi:79|and5:13|
|yi:79|and5:16|
|yi:79|and5:15|
|yi:79|and5:14|
|yi:78|
|yi:78|adapter:1|
|yi:78|adapter:2|
|yi:78|adapter:3|
|yi:78|adapter:4|
|yi:78|adapter:5|
|yi:78|adapter:6|
|yi:78|and5:13|
|yi:78|and5:16|
|yi:78|and5:15|
|yi:78|and5:14|
|yi:77|
|yi:77|adapter:1|
|yi:77|adapter:2|
|yi:77|adapter:3|
|yi:77|adapter:4|
|yi:77|adapter:5|
|yi:77|adapter:6|
|yi:77|and5:13|
|yi:77|and5:16|
|yi:77|and5:15|
|yi:77|and5:14|
|yi:112|
|yi:112|adapter:1|
|yi:112|adapter:2|
|yi:112|adapter:3|
|yi:112|adapter:4|
|yi:112|adapter:5|
|yi:112|adapter:6|
|yi:112|and5:13|
|yi:112|and5:16|
|yi:112|and5:15|
|yi:112|and5:14|
|yi:118|
|yi:118|adapter:1|
|yi:118|adapter:2|
|yi:118|adapter:3|
|yi:118|adapter:4|
|yi:118|adapter:5|
|yi:118|adapter:6|
|yi:118|and5:13|
|yi:118|and5:16|
|yi:118|and5:15|
|yi:118|and5:14|
|yi:117|
|yi:117|adapter:1|
|yi:117|adapter:2|
|yi:117|adapter:3|
|yi:117|adapter:4|
|yi:117|adapter:5|
|yi:117|adapter:6|
|yi:117|and5:13|
|yi:117|and5:16|
|yi:117|and5:15|
|yi:117|and5:14|
|yi:111|
|yi:111|adapter:1|
|yi:111|adapter:2|
|yi:111|adapter:3|
|yi:111|adapter:4|
|yi:111|adapter:5|
|yi:111|adapter:6|
|yi:111|and5:13|
|yi:111|and5:16|
|yi:111|and5:15|
|yi:111|and5:14|
|yi:110|
|yi:110|adapter:1|
|yi:110|adapter:2|
|yi:110|adapter:3|
|yi:110|adapter:4|
|yi:110|adapter:5|
|yi:110|adapter:6|
|yi:110|and5:13|
|yi:110|and5:16|
|yi:110|and5:15|
|yi:110|and5:14|
|yi:116|
|yi:116|adapter:1|
|yi:116|adapter:2|
|yi:116|adapter:3|
|yi:116|adapter:4|
|yi:116|adapter:5|
|yi:116|adapter:6|
|yi:116|and5:13|
|yi:116|and5:16|
|yi:116|and5:15|
|yi:116|and5:14|
|yi:115|
|yi:115|adapter:1|
|yi:115|adapter:2|
|yi:115|adapter:3|
|yi:115|adapter:4|
|yi:115|adapter:5|
|yi:115|adapter:6|
|yi:115|and5:13|
|yi:115|and5:16|
|yi:115|and5:15|
|yi:115|and5:14|
|yi:109|
|yi:109|adapter:1|
|yi:109|adapter:2|
|yi:109|adapter:3|
|yi:109|adapter:4|
|yi:109|adapter:5|
|yi:109|adapter:6|
|yi:109|and5:13|
|yi:109|and5:16|
|yi:109|and5:15|
|yi:109|and5:14|
|yi:108|
|yi:108|adapter:1|
|yi:108|adapter:2|
|yi:108|adapter:3|
|yi:108|adapter:4|
|yi:108|adapter:5|
|yi:108|adapter:6|
|yi:108|and5:13|
|yi:108|and5:16|
|yi:108|and5:15|
|yi:108|and5:14|
|yi:114|
|yi:114|adapter:1|
|yi:114|adapter:2|
|yi:114|adapter:3|
|yi:114|adapter:4|
|yi:114|adapter:5|
|yi:114|adapter:6|
|yi:114|and5:13|
|yi:114|and5:16|
|yi:114|and5:15|
|yi:114|and5:14|
|yi:113|
|yi:113|adapter:1|
|yi:113|adapter:2|
|yi:113|adapter:3|
|yi:113|adapter:4|
|yi:113|adapter:5|
|yi:113|adapter:6|
|yi:113|and5:13|
|yi:113|and5:16|
|yi:113|and5:15|
|yi:113|and5:14|
|yi:107|
|yi:107|adapter:1|
|yi:107|adapter:2|
|yi:107|adapter:3|
|yi:107|adapter:4|
|yi:107|adapter:5|
|yi:107|adapter:6|
|yi:107|and5:13|
|yi:107|and5:16|
|yi:107|and5:15|
|yi:107|and5:14|
|yi:119|
|yi:119|adapter:1|
|yi:119|adapter:2|
|yi:119|adapter:3|
|yi:119|adapter:4|
|yi:119|adapter:5|
|yi:119|adapter:6|
|yi:119|and5:13|
|yi:119|and5:16|
|yi:119|and5:15|
|yi:119|and5:14|
|yi:120|
|yi:120|adapter:1|
|yi:120|adapter:2|
|yi:120|adapter:3|
|yi:120|adapter:4|
|yi:120|adapter:5|
|yi:120|adapter:6|
|yi:120|and5:13|
|yi:120|and5:16|
|yi:120|and5:15|
|yi:120|and5:14|
|yi:121|
|yi:121|adapter:1|
|yi:121|adapter:2|
|yi:121|adapter:3|
|yi:121|adapter:4|
|yi:121|adapter:5|
|yi:121|adapter:6|
|yi:121|and5:13|
|yi:121|and5:16|
|yi:121|and5:15|
|yi:121|and5:14|
|yi:122|
|yi:122|adapter:1|
|yi:122|adapter:2|
|yi:122|adapter:3|
|yi:122|adapter:4|
|yi:122|adapter:5|
|yi:122|adapter:6|
|yi:122|and5:13|
|yi:122|and5:16|
|yi:122|and5:15|
|yi:122|and5:14|
|yi:123|
|yi:123|adapter:1|
|yi:123|adapter:2|
|yi:123|adapter:3|
|yi:123|adapter:4|
|yi:123|adapter:5|
|yi:123|adapter:6|
|yi:123|and5:13|
|yi:123|and5:16|
|yi:123|and5:15|
|yi:123|and5:14|
|yi:124|
|yi:124|adapter:1|
|yi:124|adapter:2|
|yi:124|adapter:3|
|yi:124|adapter:4|
|yi:124|adapter:5|
|yi:124|adapter:6|
|yi:124|and5:13|
|yi:124|and5:16|
|yi:124|and5:15|
|yi:124|and5:14|
|carry_2:125|
|carry_2:137|
|carry_2:136|
|carry_2:135|
|carry_2:134|
|carry_2:129|
|carry_2:131|
|carry_2:133|
|carry_2:128|
|carry_2:130|
|carry_2:132|
|carry_2:127|
|c0:138|
|c0:138|adapter:13|
|c0:138|adapter:16|
|c0:138|adapter:15|
|c0:138|adapter:14|
|carry:139|
|carry:139|t:1|
|carry:149|
|carry:149|t:1|
|carry:150|
|carry:150|t:1|
|carry:147|
|carry:147|t:1|
|carry:148|
|carry:148|t:1|
|carry:145|
|carry:145|t:1|
|carry:146|
|carry:146|t:1|
|carry:143|
|carry:143|t:1|
|carry:144|
|carry:144|t:1|
|carry:142|
|carry:142|t:1|
|carry:141|
|carry:141|t:1|
|carry:140|
|carry:140|t:1|
|sumxor3:151|
|sumxor3:151|adapter:1|
|sumxor3:151|adapter:2|
|sumxor3:151|adapter:3|
|sumxor3:169|
|sumxor3:169|adapter:1|
|sumxor3:169|adapter:2|
|sumxor3:169|adapter:3|
|sumxor3:170|
|sumxor3:170|adapter:1|
|sumxor3:170|adapter:2|
|sumxor3:170|adapter:3|
|sumxor3:171|
|sumxor3:171|adapter:1|
|sumxor3:171|adapter:2|
|sumxor3:171|adapter:3|
|sumxor3:172|
|sumxor3:172|adapter:1|
|sumxor3:172|adapter:2|
|sumxor3:172|adapter:3|
|sumxor3:173|
|sumxor3:173|adapter:1|
|sumxor3:173|adapter:2|
|sumxor3:173|adapter:3|
|sumxor3:174|
|sumxor3:174|adapter:1|
|sumxor3:174|adapter:2|
|sumxor3:174|adapter:3|
|sumxor3:163|
|sumxor3:163|adapter:1|
|sumxor3:163|adapter:2|
|sumxor3:163|adapter:3|
|sumxor3:164|
|sumxor3:164|adapter:1|
|sumxor3:164|adapter:2|
|sumxor3:164|adapter:3|
|sumxor3:165|
|sumxor3:165|adapter:1|
|sumxor3:165|adapter:2|
|sumxor3:165|adapter:3|
|sumxor3:166|
|sumxor3:166|adapter:1|
|sumxor3:166|adapter:2|
|sumxor3:166|adapter:3|
|sumxor3:167|
|sumxor3:167|adapter:1|
|sumxor3:167|adapter:2|
|sumxor3:167|adapter:3|
|sumxor3:168|
|sumxor3:168|adapter:1|
|sumxor3:168|adapter:2|
|sumxor3:168|adapter:3|
|sumxor3:162|
|sumxor3:162|adapter:1|
|sumxor3:162|adapter:2|
|sumxor3:162|adapter:3|
|sumxor3:161|
|sumxor3:161|adapter:1|
|sumxor3:161|adapter:2|
|sumxor3:161|adapter:3|
|sumxor3:160|
|sumxor3:160|adapter:1|
|sumxor3:160|adapter:2|
|sumxor3:160|adapter:3|
|sumxor3:159|
|sumxor3:159|adapter:1|
|sumxor3:159|adapter:2|
|sumxor3:159|adapter:3|
|sumxor3:158|
|sumxor3:158|adapter:1|
|sumxor3:158|adapter:2|
|sumxor3:158|adapter:3|
|sumxor3:157|
|sumxor3:157|adapter:1|
|sumxor3:157|adapter:2|
|sumxor3:157|adapter:3|
|sumxor3:156|
|sumxor3:156|adapter:1|
|sumxor3:156|adapter:2|
|sumxor3:156|adapter:3|
|sumxor3:155|
|sumxor3:155|adapter:1|
|sumxor3:155|adapter:2|
|sumxor3:155|adapter:3|
|sumxor3:154|
|sumxor3:154|adapter:1|
|sumxor3:154|adapter:2|
|sumxor3:154|adapter:3|
|sumxor3:153|
|sumxor3:153|adapter:1|
|sumxor3:153|adapter:2|
|sumxor3:153|adapter:3|
|sumxor3:152|
|sumxor3:152|adapter:1|
|sumxor3:152|adapter:2|
|sumxor3:152|adapter:3|
|si:179|
|rz15:180|
|rz:181|


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt
lsm

***** Logic for device 'lsm' compiled without errors.




Device: EPM9320RC208-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R R   R   R R   R R R   R     R R R     R R R R       R   R R         R R R   R R                        
              E E   E   E E   E E E   E     E E E     E E E E       E   E E         E E E   E E                        
              S S   S   S S   S S S   S     S S S     S S S S       S   S S         S S S   S S                        
              E E   E   E E   E E E   E V   E E E     E E E E       E   E E   V     E E E   E E                 V      
              R R   R   R R   R R R   R C   R R R     R R R R       R   R R   C     R R R   R R                 C      
              V V G V R V V R V V V R V C R V V V R G V V V V R     V R V V R C R R V V V G V V Q P Q P P R P P C P P  
              E E N E 0 E E 1 E E E 0 E I 0 E E E 2 N E E E E 1 F F E 0 E E 0 I 1 0 E E E N E E 0 0 0 1 2 1 1 1 I 0 0  
              D D D D 3 D D 3 D D D 9 D O 8 D D D 0 D D D D D 9 3 0 D 4 D D 5 O 0 0 D D D D D D 6 2 7 8 1 5 3 2 O 9 6  
            ----------------------------------------------------------------------------------------------------------_ 
           / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
          /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      RZ |  1                                                                                                         156 | P04 
RESERVED |  2                                                                                                         155 | R07 
RESERVED |  3                                                                                                         154 | R06 
      F1 |  4                                                                                                         153 | F2 
   VCCIO |  5                                                                                                         152 | GND 
    N.C. |  6                                                                                                         151 | N.C. 
    N.C. |  7                                                                                                         150 | N.C. 
    N.C. |  8                                                                                                         149 | N.C. 
    N.C. |  9                                                                                                         148 | VCCINT 
  VCCINT | 10                                                                                                         147 | N.C. 
    N.C. | 11                                                                                                         146 | N.C. 
    N.C. | 12                                                                                                         145 | N.C. 
    N.C. | 13                                                                                                         144 | N.C. 
     GND | 14                                                                                                         143 | GND 
    N.C. | 15                                                                                                         142 | N.C. 
    N.C. | 16                                                                                                         141 | N.C. 
    N.C. | 17                                                                                                         140 | N.C. 
    N.C. | 18                                                                                                         139 | VCCINT 
  VCCINT | 19                                                                                                         138 | VCCIO 
     GND | 20                                                                                                         137 | Q10 
     Q12 | 21                                                                                                         136 | Q04 
     Q05 | 22                                                                                                         135 | P11 
     P05 | 23                                                                                                         134 | Q11 
     GND | 24                                                                                                         133 | GND 
   VCCIO | 25                                                                                                         132 | GND 
     Q17 | 26                                                                                                         131 | Q16 
     Q14 | 27                                             EPM9320RC208-15                                             130 | Q09 
     Q08 | 28                                                                                                         129 | P15 
     Q15 | 29                                                                                                         128 | VCCINT 
  VCCINT | 30                                                                                                         127 | VCCIO 
     GND | 31                                                                                                         126 | Q18 
     Q20 | 32                                                                                                         125 | P19 
     Q21 | 33                                                                                                         124 | P23 
     Q23 | 34                                                                                                         123 | Q19 
     GND | 35                                                                                                         122 | GND 
   VCCIO | 36                                                                                                         121 | GND 
     P01 | 37                                                                                                         120 | Q00 
     Q01 | 38                                                                                                         119 | P00 
     P07 | 39                                                                                                         118 | GND 
     P03 | 40                                                                                                         117 | Q03 
     GND | 41                                                                                                         116 | GND 
     GND | 42                                                                                                         115 | GND 
     GND | 43                                                                                                         114 | GND 
     GND | 44                                                                                                         113 | GND 
  VCCINT | 45                                                                                                         112 | VCCINT 
     GND | 46                                                                                                         111 | VCCIO 
     GND | 47                                                                                                         110 | GND 
    ^VPP | 48                                                                                                         109 | N.C. 
    #TMS | 49                                                                                                         108 | #TDO 
RESERVED | 50                                                                                                         107 | R14 
     R12 | 51                                                                                                         106 | R22 
      SI | 52                                                                                                         105 | overflow 
         |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
          \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
           \----------------------------------------------------------------------------------------------------------- 
              R R V R R R R R R R R R R G R R R R R V R R R R R # # R R R R R G R R R R R V R Q R Q P P P P P P G P Q  
              E E C 2 E E E E E E E E 2 N 0 E E E E C 1 E E E E T T E E E E E N 1 0 1 E E C E 1 1 2 1 2 2 1 1 1 N 0 0  
              S S C 3 S S S S S S S S 1 D 2 S S S S C 8 S S S S C D S S S S S D 7 1 1 S S C S 3 6 2 7 0 2 6 4 0 D 8 2  
              E E I   E E E E E E E E       E E E E I   E E E E K I E E E E E         E E I E                          
              R R O   R R R R R R R R       R R R R O   R R R R     R R R R R         R R O R                          
              V V     V V V V V V V V       V V V V     V V V V     V V V V V         V V   V                          
              E E     E E E E E E E E       E E E E     E E E E     E E E E E         E E   E                          
              D D     D D D D D D D D       D D D D     D D D D     D D D D D         D D   D                          


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt
lsm

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A1      15/16( 93%)   3/16( 18%)   0/16(  0%)    0/2    0/2      10/33( 30%)   10/16( 62%)  
A2      15/16( 93%)   2/16( 12%)   2/16( 12%)    0/2    0/2      11/33( 33%)    6/16( 37%)  
A3       2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    0/2       8/33( 24%)    0/16(  0%)  
A4      16/16(100%)   2/16( 12%)   1/16(  6%)    0/2    0/2      13/33( 39%)   13/16( 81%)  
A5       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       2/33(  6%)    0/16(  0%)  
B1      13/16( 81%)   2/16( 12%)   1/16(  6%)    0/2    0/2       9/33( 27%)    8/16( 50%)  
B2       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       6/33( 18%)    0/16(  0%)  
B3      15/16( 93%)   2/16( 12%)   1/16(  6%)    0/2    0/2      10/33( 30%)   10/16( 62%)  
B4      16/16(100%)   2/16( 12%)   1/16(  6%)    0/2    0/2      11/33( 33%)    8/16( 50%)  
B5       5/16( 31%)   2/16( 12%)   0/16(  0%)    0/2    0/2       8/33( 24%)    2/16( 12%)  
C1      15/16( 93%)   2/16( 12%)   3/16( 18%)    0/2    0/2      10/33( 30%)   10/16( 62%)  
C2      16/16(100%)   3/16( 18%)   2/16( 12%)    0/2    0/2      11/33( 33%)    8/16( 50%)  
C3       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       6/33( 18%)    0/16(  0%)  
C4      16/16(100%)   3/16( 18%)   2/16( 12%)    0/2    0/2      11/33( 33%)    8/16( 50%)  
C5       2/16( 12%)   2/16( 12%)   1/16(  6%)    0/2    0/2      26/33( 78%)    0/16(  0%)  
D1       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       6/33( 18%)    0/16(  0%)  
D2      15/16( 93%)   2/16( 12%)   1/16(  6%)    0/2    0/2      10/33( 30%)   10/16( 62%)  
D3      16/16(100%)   3/16( 18%)   0/16(  0%)    0/2    0/2      11/33( 33%)    8/16( 50%)  
D5      16/16(100%)   3/16( 18%)   0/16(  0%)    0/2    0/2      11/33( 33%)    8/16( 50%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            75/128    ( 58%)
Total logic cells used:                        197/320    ( 61%)
Total shareable expanders used:                  0/320    (  0%)
Total Turbo logic cells used:                  197/320    ( 61%)
Total shareable expanders not available (n/a): 109/320    ( 34%)
Average fan-in:                                  6.42
Total fan-in:                                  1265

Total input pins required:                      52
Total input I/O cell registers required:         0
Total output pins required:                     27
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    197
Total flipflops required:                        0
Total product terms required:                  734
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0
Total packed registers required:                 0

Synthesized logic cells:                       141/ 320   ( 44%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:     15  15   2  16   1     49
 B:     13   1  15  16   5     50
 C:     15  16   1  16   2     50
 D:      1  15  16   0  16     48

Total:  44  47  34  48  24    197



Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt
lsm

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 182      -    -    --      INPUT               0      0   0    0    0    0  141  F0
   4      -    -    --      INPUT               0      0   0    0    0    0  146  F1
 153      -    -    --      INPUT               0      0   0    0    0    0  135  F2
 183      -    -    --      INPUT               0      0   0    0    0    0  118  F3
 119      -    A    --      INPUT               0      0   0    0    0    0   14  P00
  37      -    A    --      INPUT               0      0   0    0    0    0   12  P01
 166      -    -    02      INPUT               0      0   0    0    0    0   12  P02
  40      -    A    --      INPUT               0      0   0    0    0    0    7  P03
 156      -    -    01      INPUT               0      0   0    0    0    0    7  P04
  23      -    D    --      INPUT               0      0   0    0    0    0    7  P05
 157      -    -    01      INPUT               0      0   0    0    0    0    8  P06
  39      -    A    --      INPUT               0      0   0    0    0    0    8  P07
 103      -    -    01      INPUT               0      0   0    0    0    0    7  P08
 158      -    -    01      INPUT               0      0   0    0    0    0    7  P09
 101      -    -    01      INPUT               0      0   0    0    0    0    8  P10
 135      -    D    --      INPUT               0      0   0    0    0    0    8  P11
 160      -    -    01      INPUT               0      0   0    0    0    0    7  P12
 161      -    -    01      INPUT               0      0   0    0    0    0    7  P13
 100      -    -    01      INPUT               0      0   0    0    0    0    8  P14
 129      -    C    --      INPUT               0      0   0    0    0    0    8  P15
  99      -    -    01      INPUT               0      0   0    0    0    0    7  P16
  96      -    -    02      INPUT               0      0   0    0    0    0    7  P17
 164      -    -    01      INPUT               0      0   0    0    0    0    8  P18
 125      -    B    --      INPUT               0      0   0    0    0    0    8  P19
  97      -    -    01      INPUT               0      0   0    0    0    0    7  P20
 163      -    -    01      INPUT               0      0   0    0    0    0    7  P21
  98      -    -    01      INPUT               0      0   0    0    0    0    9  P22
 124      -    B    --      INPUT               0      0   0    0    0    0    9  P23
 120      -    A    --      INPUT               0      0   0    0    0    0   17  Q00
  38      -    A    --      INPUT               0      0   0    0    0    0   12  Q01
 104      -    -    01      INPUT               0      0   0    0    0    0   13  Q02
 117      -    A    --      INPUT               0      0   0    0    0    0    6  Q03
 136      -    D    --      INPUT               0      0   0    0    0    0    8  Q04
  22      -    D    --      INPUT               0      0   0    0    0    0    7  Q05
 167      -    -    02      INPUT               0      0   0    0    0    0    9  Q06
 165      -    -    02      INPUT               0      0   0    0    0    0    7  Q07
  28      -    C    --      INPUT               0      0   0    0    0    0    8  Q08
 130      -    C    --      INPUT               0      0   0    0    0    0    7  Q09
 137      -    D    --      INPUT               0      0   0    0    0    0    9  Q10
 134      -    D    --      INPUT               0      0   0    0    0    0    7  Q11
  21      -    D    --      INPUT               0      0   0    0    0    0    8  Q12
  93      -    -    02      INPUT               0      0   0    0    0    0    7  Q13
  27      -    C    --      INPUT               0      0   0    0    0    0    9  Q14
  29      -    C    --      INPUT               0      0   0    0    0    0    7  Q15
 131      -    C    --      INPUT               0      0   0    0    0    0    8  Q16
  26      -    C    --      INPUT               0      0   0    0    0    0    7  Q17
 126      -    B    --      INPUT               0      0   0    0    0    0    9  Q18
 123      -    B    --      INPUT               0      0   0    0    0    0    7  Q19
  32      -    B    --      INPUT               0      0   0    0    0    0    8  Q20
  33      -    B    --      INPUT               0      0   0    0    0    0    7  Q21
  95      -    -    02      INPUT               0      0   0    0    0    0    9  Q22
  34      -    B    --      INPUT               0      0   0    0    0    0    9  Q23


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt
lsm

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 105      -    -    01     OUTPUT               0      0   0    0    1    0    0  overflow
   1      -    -    05     OUTPUT               0      0   0    0    1    0    0  RZ
 174      -    -    02     OUTPUT               0      0   0    0    1    0    0  R00
  87      -    -    02     OUTPUT               0      0   0    0    1    0    0  R01
  67      -    -    04     OUTPUT               0      0   0    0    1    0    0  R02
 204      -    -    05     OUTPUT               0      0   0    0    1    0    0  R03
 180      -    -    03     OUTPUT               0      0   0    0    1    0    0  R04
 177      -    -    03     OUTPUT               0      0   0    0    1    0    0  R05
 154      -    -    01     OUTPUT               0      0   0    0    1    0    0  R06
 155      -    -    01     OUTPUT               0      0   0    0    1    0    0  R07
 194      -    -    04     OUTPUT               0      0   0    0    1    0    0  R08
 197      -    -    04     OUTPUT               0      0   0    0    1    0    0  R09
 175      -    -    02     OUTPUT               0      0   0    0    1    0    0  R10
  88      -    -    02     OUTPUT               0      0   0    0    1    0    0  R11
  51      -    -    05     OUTPUT               0      0   0    0    1    0    0  R12
 201      -    -    05     OUTPUT               0      0   0    0    1    0    0  R13
 107      -    -    01     OUTPUT               0      0   0    0    1    0    0  R14
 162      -    -    01     OUTPUT               0      0   0    0    1    0    0  R15
  94      -    -    02     OUTPUT               0      0   0    0    1    0    0  R16
  86      -    -    02     OUTPUT               0      0   0    0    1    0    0  R17
  73      -    -    03     OUTPUT               0      0   0    0    1    0    0  R18
 184      -    -    03     OUTPUT               0      0   0    0    1    0    0  R19
 190      -    -    04     OUTPUT               0      0   0    0    1    0    0  R20
  65      -    -    04     OUTPUT               0      0   0    0    1    0    0  R21
 106      -    -    01     OUTPUT               0      0   0    0    1    0    0  R22
  56      -    -    05     OUTPUT               0      0   0    0    1    0    0  R23
  52      -    -    05     OUTPUT               0      0   0    0    1    0    0  SI


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt
lsm

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      2    A    02       SOFT    s t        0      0   0    2    0    0    1  |carry_2:125|C1~1 (|carry_2:125|~17~1)
   -     10    A    02       SOFT    s t        0      0   0    2    0    0    1  |carry_2:125|C1~2 (|carry_2:125|~17~2)
   -      9    A    02       SOFT    s t        0      0   0    2    0    0    1  |carry_2:125|C1~3 (|carry_2:125|~17~3)
   -      4    A    02        OR2      t        1      0   1    8    4    0    1  |carry_2:125|C1 (|carry_2:125|:17)
   -      1    A    03        OR2    s t        0      0   0    6    0    0    7  |carry_2:127|~16~1
   -     11    A    04        OR2    s t        1      0   1    8    0    0    1  |carry_2:127|C1~1 (|carry_2:127|~17~1)
   -     10    A    04        OR2    s t        1      0   1    9    0    0    1  |carry_2:127|C1~2 (|carry_2:127|~17~2)
   -      9    A    04        OR2    s t        1      0   1    7    0    0    1  |carry_2:127|C1~3 (|carry_2:127|~17~3)
   -      8    A    04        OR2    s t        1      0   1    7    0    0    1  |carry_2:127|C1~4 (|carry_2:127|~17~4)
   -      4    A    04        XOR    s t !      1      0   1   10    2    0    7  |carry_2:127|C1~5 (|carry_2:127|~17~5)
   -      6    A    04        OR2    s t        1      0   1    7    0    0    1  |carry_2:127|C1~6 (|carry_2:127|~17~6)
   -      5    A    04        OR2    s t        1      0   1    8    0    0    1  |carry_2:127|C1~7 (|carry_2:127|~17~7)
   -      2    A    04        OR2    s t        1      0   1    8    0    0    1  |carry_2:127|C1~8 (|carry_2:127|~17~8)
   -      1    A    04        XOR    s t        0      0   0    6    4    0    1  |carry_2:127|C1~9 (|carry_2:127|~17~9)
   -     12    A    04       SOFT    s t        1      0   1    8    0    0    1  |carry_2:127|C1~10 (|carry_2:127|~17~10)
   -     13    A    04       SOFT    s t        0      0   0    2    0    0    1  |carry_2:127|C1~11 (|carry_2:127|~17~11)
   -     14    A    04       SOFT    s t        0      0   0    2    4    0    1  |carry_2:127|C1~12 (|carry_2:127|~17~12)
   -     11    D    03        OR2    s t        1      0   1    7    2    0    1  |carry_2:128|C1~1 (|carry_2:128|~17~1)
   -     10    D    03        OR2    s t        1      0   1    7    2    0    1  |carry_2:128|C1~2 (|carry_2:128|~17~2)
   -      9    D    03        OR2    s t        1      0   1    7    2    0    1  |carry_2:128|C1~3 (|carry_2:128|~17~3)
   -      8    D    03       SOFT    s t        0      0   0    0    3    0    1  |carry_2:128|C1~4 (|carry_2:128|~17~4)
   -      2    D    03        XOR      t        0      0   0    4    3    0    7  |carry_2:128|C1 (|carry_2:128|:17)
   -      4    A    03        OR2    s t        0      0   0    6    0    0    7  |carry_2:129|~16~1
   -     15    A    01        OR2    s t        1      0   1    5    2    0    1  |carry_2:129|C1~1 (|carry_2:129|~17~1)
   -     14    A    01        OR2    s t        1      0   1    6    2    0    1  |carry_2:129|C1~2 (|carry_2:129|~17~2)
   -     13    A    01        OR2    s t        1      0   1    7    2    0    1  |carry_2:129|C1~3 (|carry_2:129|~17~3)
   -     12    A    01        OR2    s t        1      0   1    7    1    0    1  |carry_2:129|C1~4 (|carry_2:129|~17~4)
   -      2    A    01        OR2    s t !      1      0   1    7    3    0    7  |carry_2:129|C1~5 (|carry_2:129|~17~5)
   -     11    A    01       SOFT    s t        0      0   0    0    4    0    1  |carry_2:129|C1~6 (|carry_2:129|~17~6)
   -     16    C    04        OR2    s t        1      0   1    7    2    0    1  |carry_2:130|C1~1 (|carry_2:130|~17~1)
   -     15    C    04        OR2    s t        1      0   1    7    2    0    1  |carry_2:130|C1~2 (|carry_2:130|~17~2)
   -     14    C    04        OR2    s t        1      0   1    7    2    0    1  |carry_2:130|C1~3 (|carry_2:130|~17~3)
   -     13    C    04       SOFT    s t        0      0   0    0    3    0    1  |carry_2:130|C1~4 (|carry_2:130|~17~4)
   -      2    C    04        XOR      t        0      0   0    4    3    0    7  |carry_2:130|C1 (|carry_2:130|:17)
   -      1    D    01        OR2    s t        0      0   0    6    0    0    7  |carry_2:131|~16~1
   -     15    D    02        OR2    s t        1      0   1    5    2    0    1  |carry_2:131|C1~1 (|carry_2:131|~17~1)
   -     14    D    02        OR2    s t        1      0   1    6    2    0    1  |carry_2:131|C1~2 (|carry_2:131|~17~2)
   -     13    D    02        OR2    s t        1      0   1    7    2    0    1  |carry_2:131|C1~3 (|carry_2:131|~17~3)
   -     12    D    02        OR2    s t        1      0   1    7    1    0    1  |carry_2:131|C1~4 (|carry_2:131|~17~4)
   -      1    D    02        OR2    s t !      1      0   1    7    3    0    7  |carry_2:131|C1~5 (|carry_2:131|~17~5)
   -     10    D    02       SOFT    s t        0      0   0    0    4    0    1  |carry_2:131|C1~6 (|carry_2:131|~17~6)
   -     16    D    05        OR2    s t        1      0   1    7    2    0    1  |carry_2:132|C1~1 (|carry_2:132|~17~1)
   -     14    D    05        OR2    s t        1      0   1    7    2    0    1  |carry_2:132|C1~2 (|carry_2:132|~17~2)
   -     13    D    05        OR2    s t        1      0   1    7    2    0    1  |carry_2:132|C1~3 (|carry_2:132|~17~3)
   -     12    D    05       SOFT    s t        0      0   0    0    3    0    1  |carry_2:132|C1~4 (|carry_2:132|~17~4)
   -      3    D    05        XOR      t        0      0   0    4    3    0    7  |carry_2:132|C1 (|carry_2:132|:17)
   -      2    C    03        OR2    s t        0      0   0    6    0    0    7  |carry_2:133|~16~1
   -     10    C    01        OR2    s t        1      0   1    5    2    0    1  |carry_2:133|C1~1 (|carry_2:133|~17~1)
   -     12    C    01        OR2    s t        1      0   1    6    2    0    1  |carry_2:133|C1~2 (|carry_2:133|~17~2)
   -     15    C    01        OR2    s t        1      0   1    7    2    0    1  |carry_2:133|C1~3 (|carry_2:133|~17~3)
   -     14    C    01        OR2    s t        1      0   1    7    1    0    1  |carry_2:133|C1~4 (|carry_2:133|~17~4)
   -      6    C    01        OR2    s t !      1      0   1    7    3    0    7  |carry_2:133|C1~5 (|carry_2:133|~17~5)
   -     13    C    01       SOFT    s t        0      0   0    0    4    0    1  |carry_2:133|C1~6 (|carry_2:133|~17~6)
   -     16    B    04        OR2    s t        1      0   1    7    2    0    1  |carry_2:134|C1~1 (|carry_2:134|~17~1)
   -     15    B    04        OR2    s t        1      0   1    7    2    0    1  |carry_2:134|C1~2 (|carry_2:134|~17~2)
   -     14    B    04        OR2    s t        1      0   1    7    2    0    1  |carry_2:134|C1~3 (|carry_2:134|~17~3)
   -     13    B    04       SOFT    s t        0      0   0    0    3    0    1  |carry_2:134|C1~4 (|carry_2:134|~17~4)
   -      3    B    04        XOR      t        0      0   0    4    3    0    6  |carry_2:134|C1 (|carry_2:134|:17)
   -     15    C    02        OR2    s t        1      0   1    7    2    0    1  |carry_2:135|C1~1 (|carry_2:135|~17~1)
   -     14    C    02        OR2    s t        1      0   1    7    2    0    1  |carry_2:135|C1~2 (|carry_2:135|~17~2)
   -     13    C    02        OR2    s t        1      0   1    7    2    0    1  |carry_2:135|C1~3 (|carry_2:135|~17~3)
   -     16    C    02       SOFT    s t        0      0   0    0    3    0    1  |carry_2:135|C1~4 (|carry_2:135|~17~4)
   -      5    C    02        XOR      t        0      0   0    4    3    0    7  |carry_2:135|C1 (|carry_2:135|:17)
   -      6    B    01        OR2    s t        0      0   0    6    0    0    1  |carry_2:136|~16~1
   -      7    B    01        OR2    s t        1      0   1    7    2    0    1  |carry_2:136|C1~1 (|carry_2:136|~17~1)
   -     12    B    01        OR2    s t        1      0   1    7    2    0    1  |carry_2:136|C1~2 (|carry_2:136|~17~2)
   -     11    B    01        OR2    s t        1      0   1    8    2    0    1  |carry_2:136|C1~3 (|carry_2:136|~17~3)
   -     10    B    01        OR2    s t        1      0   1    8    2    0    1  |carry_2:136|C1~4 (|carry_2:136|~17~4)
   -      9    B    01        OR2    s t !      1      0   1    6    2    0    1  |carry_2:136|C1~5 (|carry_2:136|~17~5)
   -      8    B    01       SOFT    s t        0      0   0    0    4    0    1  |carry_2:136|C1~6 (|carry_2:136|~17~6)
   -      2    B    01        OR2      t        0      0   0    1    2    1    0  |carry_2:136|C1 (|carry_2:136|:17)
   -      2    B    02        OR2    s t        0      0   0    6    0    0    7  |carry_2:137|~16~1
   -     14    B    03        OR2    s t        1      0   1    5    2    0    1  |carry_2:137|C1~1 (|carry_2:137|~17~1)
   -     13    B    03        OR2    s t        1      0   1    6    2    0    1  |carry_2:137|C1~2 (|carry_2:137|~17~2)
   -     11    B    03        OR2    s t        1      0   1    7    2    0    1  |carry_2:137|C1~3 (|carry_2:137|~17~3)
   -     10    B    03        OR2    s t        1      0   1    7    1    0    1  |carry_2:137|C1~4 (|carry_2:137|~17~4)
   -      1    B    03        OR2    s t !      1      0   1    7    3    0    7  |carry_2:137|C1~5 (|carry_2:137|~17~5)
   -      9    B    03       SOFT    s t        0      0   0    0    4    0    1  |carry_2:137|C1~6 (|carry_2:137|~17~6)
   -      2    C    05       AND2      t        0      0   0    0   24    1    0  |rz:181|RZ (|rz:181|:9)
   -      1    B    05       AND2      t        0      0   0    1    1    1    0  |si:179|SI (|si:179|:3)
   -     12    A    02        XOR      t        1      0   1    6    1    1    1  |sumxor3:151|Ri (|sumxor3:151|:11)
   -     15    A    02        XOR    s t !      1      0   1    6    2    0    1  |sumxor3:152|Ri~1 (|sumxor3:152|~11~1)
   -     14    A    02       SOFT    s t        0      0   0    4    0    0    1  |sumxor3:152|Ri~2 (|sumxor3:152|~11~2)
   -     13    A    02       SOFT    s t        0      0   0    2    0    0    2  |sumxor3:152|Ri~3 (|sumxor3:152|~11~3)
   -     11    A    02        XOR      t        0      0   0    0    2    1    1  |sumxor3:152|Ri (|sumxor3:152|:11)
   -     16    A    04        OR2    s t        1      0   1    6    0    0    1  |sumxor3:153|Ri~1 (|sumxor3:153|~11~1)
   -     15    A    04        OR2    s t        1      0   1    6    0    0    1  |sumxor3:153|Ri~2 (|sumxor3:153|~11~2)
   -      3    A    04        XOR      t        1      0   1    6    3    1    1  |sumxor3:153|Ri (|sumxor3:153|:11)
   -      7    A    04        XOR    s t !      1      0   1    6    1    0    1  |sumxor3:154|Ri~1 (|sumxor3:154|~11~1)
   -      1    A    05        XOR      t        0      0   0    0    2    1    1  |sumxor3:154|Ri (|sumxor3:154|:11)
   -     16    D    03        XOR    s t !      1      0   1    6    1    0    1  |sumxor3:155|Ri~1 (|sumxor3:155|~11~1)
   -     15    D    03       SOFT    s t        0      0   0    0    2    0    1  |sumxor3:155|Ri~2 (|sumxor3:155|~11~2)
   -      3    D    03        XOR      t        0      0   0    0    2    1    1  |sumxor3:155|Ri (|sumxor3:155|:11)
   -     14    D    03        OR2    s t        1      0   1    4    2    0    1  |sumxor3:156|Ri~1 (|sumxor3:156|~11~1)
   -     13    D    03        XOR    s t !      1      0   1    6    2    0    1  |sumxor3:156|Ri~2 (|sumxor3:156|~11~2)
   -     12    D    03       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:156|Ri~3 (|sumxor3:156|~11~3)
   -      1    D    03        XOR      t        0      0   0    0    2    1    1  |sumxor3:156|Ri (|sumxor3:156|:11)
   -     10    A    01        OR2    s t        1      0   1    6    0    0    1  |sumxor3:157|Ri~1 (|sumxor3:157|~11~1)
   -      9    A    01        OR2    s t        1      0   1    6    0    0    1  |sumxor3:157|Ri~2 (|sumxor3:157|~11~2)
   -      1    A    01        XOR      t        1      0   1    6    3    1    1  |sumxor3:157|Ri (|sumxor3:157|:11)
   -      5    A    01        XOR    s t        1      0   1    6    1    0    1  |sumxor3:158|Ri~1 (|sumxor3:158|~11~1)
   -      3    A    01       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:158|Ri~2 (|sumxor3:158|~11~2)
   -      4    A    01        XOR      t        0      0   0    0    2    1    1  |sumxor3:158|Ri (|sumxor3:158|:11)
   -      1    C    04        XOR    s t !      1      0   1    6    1    0    1  |sumxor3:159|Ri~1 (|sumxor3:159|~11~1)
   -      3    C    04       SOFT    s t        0      0   0    0    2    0    1  |sumxor3:159|Ri~2 (|sumxor3:159|~11~2)
   -      4    C    04        XOR      t        0      0   0    0    2    1    1  |sumxor3:159|Ri (|sumxor3:159|:11)
   -      5    C    04        OR2    s t        1      0   1    4    2    0    1  |sumxor3:160|Ri~1 (|sumxor3:160|~11~1)
   -      6    C    04        XOR    s t !      1      0   1    6    2    0    1  |sumxor3:160|Ri~2 (|sumxor3:160|~11~2)
   -      7    C    04       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:160|Ri~3 (|sumxor3:160|~11~3)
   -      8    C    04        XOR      t        0      0   0    0    2    1    1  |sumxor3:160|Ri (|sumxor3:160|:11)
   -      2    D    02        OR2    s t        1      0   1    6    0    0    1  |sumxor3:161|Ri~1 (|sumxor3:161|~11~1)
   -      6    D    02        OR2    s t        1      0   1    6    0    0    1  |sumxor3:161|Ri~2 (|sumxor3:161|~11~2)
   -     11    D    02        XOR      t        1      0   1    6    3    1    1  |sumxor3:161|Ri (|sumxor3:161|:11)
   -      5    D    02        XOR    s t        1      0   1    6    1    0    1  |sumxor3:162|Ri~1 (|sumxor3:162|~11~1)
   -      4    D    02       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:162|Ri~2 (|sumxor3:162|~11~2)
   -      3    D    02        XOR      t        0      0   0    0    2    1    1  |sumxor3:162|Ri (|sumxor3:162|:11)
   -      7    D    05        XOR    s t !      1      0   1    6    1    0    1  |sumxor3:163|Ri~1 (|sumxor3:163|~11~1)
   -      6    D    05       SOFT    s t        0      0   0    0    2    0    1  |sumxor3:163|Ri~2 (|sumxor3:163|~11~2)
   -     15    D    05        XOR      t        0      0   0    0    2    1    1  |sumxor3:163|Ri (|sumxor3:163|:11)
   -      1    D    05        OR2    s t        1      0   1    4    2    0    1  |sumxor3:164|Ri~1 (|sumxor3:164|~11~1)
   -      4    D    05        XOR    s t !      1      0   1    6    2    0    1  |sumxor3:164|Ri~2 (|sumxor3:164|~11~2)
   -      5    D    05       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:164|Ri~3 (|sumxor3:164|~11~3)
   -      2    D    05        XOR      t        0      0   0    0    2    1    1  |sumxor3:164|Ri (|sumxor3:164|:11)
   -      2    C    01        OR2    s t        1      0   1    6    0    0    1  |sumxor3:165|Ri~1 (|sumxor3:165|~11~1)
   -      3    C    01        OR2    s t        1      0   1    6    0    0    1  |sumxor3:165|Ri~2 (|sumxor3:165|~11~2)
   -      4    C    01        XOR      t        1      0   1    6    3    1    1  |sumxor3:165|Ri (|sumxor3:165|:11)
   -      5    C    01        XOR    s t        1      0   1    6    1    0    1  |sumxor3:166|Ri~1 (|sumxor3:166|~11~1)
   -      1    C    01       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:166|Ri~2 (|sumxor3:166|~11~2)
   -     11    C    01        XOR      t        0      0   0    0    2    1    1  |sumxor3:166|Ri (|sumxor3:166|:11)
   -      1    C    02        XOR    s t !      1      0   1    6    1    0    1  |sumxor3:167|Ri~1 (|sumxor3:167|~11~1)
   -      6    C    02       SOFT    s t        0      0   0    0    2    0    1  |sumxor3:167|Ri~2 (|sumxor3:167|~11~2)
   -      4    C    02        XOR      t        0      0   0    0    2    1    1  |sumxor3:167|Ri (|sumxor3:167|:11)
   -      3    C    02        OR2    s t        1      0   1    4    2    0    1  |sumxor3:168|Ri~1 (|sumxor3:168|~11~1)
   -      2    C    02        XOR    s t !      1      0   1    6    2    0    1  |sumxor3:168|Ri~2 (|sumxor3:168|~11~2)
   -      7    C    02       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:168|Ri~3 (|sumxor3:168|~11~3)
   -     10    C    02        XOR      t        0      0   0    0    2    1    1  |sumxor3:168|Ri (|sumxor3:168|:11)
   -      8    B    03        OR2    s t        1      0   1    6    0    0    1  |sumxor3:169|Ri~1 (|sumxor3:169|~11~1)
   -      7    B    03        OR2    s t        1      0   1    6    0    0    1  |sumxor3:169|Ri~2 (|sumxor3:169|~11~2)
   -     15    B    03        XOR      t        1      0   1    6    3    1    1  |sumxor3:169|Ri (|sumxor3:169|:11)
   -      6    B    03        XOR    s t        1      0   1    6    1    0    1  |sumxor3:170|Ri~1 (|sumxor3:170|~11~1)
   -      5    B    03       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:170|Ri~2 (|sumxor3:170|~11~2)
   -     12    B    03        XOR      t        0      0   0    0    2    1    1  |sumxor3:170|Ri (|sumxor3:170|:11)
   -     12    B    04        XOR    s t !      1      0   1    6    1    0    1  |sumxor3:171|Ri~1 (|sumxor3:171|~11~1)
   -     11    B    04       SOFT    s t        0      0   0    0    2    0    1  |sumxor3:171|Ri~2 (|sumxor3:171|~11~2)
   -      2    B    04        XOR      t        0      0   0    0    2    1    1  |sumxor3:171|Ri (|sumxor3:171|:11)
   -     10    B    04        OR2    s t        1      0   1    4    2    0    1  |sumxor3:172|Ri~1 (|sumxor3:172|~11~1)
   -      9    B    04        XOR    s t !      1      0   1    6    2    0    1  |sumxor3:172|Ri~2 (|sumxor3:172|~11~2)
   -      8    B    04       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:172|Ri~3 (|sumxor3:172|~11~3)
   -      7    B    04        XOR      t        0      0   0    0    2    1    1  |sumxor3:172|Ri (|sumxor3:172|:11)
   -      4    B    01        OR2    s t        1      0   1    6    0    0    1  |sumxor3:173|Ri~1 (|sumxor3:173|~11~1)
   -      5    B    01        OR2    s t        1      0   1    6    0    0    1  |sumxor3:173|Ri~2 (|sumxor3:173|~11~2)
   -      3    B    01        XOR      t        1      0   1    6    3    1    1  |sumxor3:173|Ri (|sumxor3:173|:11)
   -      5    B    05        XOR    s t        1      0   1    6    1    0    1  |sumxor3:174|Ri~1 (|sumxor3:174|~11~1)
   -      1    B    01       SOFT    s t        0      0   0    3    2    0    1  |sumxor3:174|Ri~2 (|sumxor3:174|~11~2)
   -      2    B    05        XOR      t        0      0   0    0    2    1    2  |sumxor3:174|Ri (|sumxor3:174|:11)
   -      3    A    02       SOFT    s t        0      0   0    6    0    0    1  |xi:4|Xi~1 (|xi:4|~32~1)
   -      1    C    05       SOFT    s t        0      0   0    2    0    0   18  |xi:4|Xi~2 (|xi:4|~32~2)
   -      8    A    02        XOR      t !      1      0   1    6    2    0    1  |xi:4|Xi (|xi:4|:32)
   -      7    A    02       SOFT    s t        0      0   0    6    0    0    1  |xi:5|Xi~1 (|xi:5|~32~1)
   -      6    A    02        XOR      t !      1      0   1    6    2    0    1  |xi:5|Xi (|xi:5|:32)
   -      5    A    02       SOFT    s t        0      0   0    6    0    0    1  |xi:7|Xi~1 (|xi:7|~32~1)
   -      1    A    02        XOR      t !      1      0   1    6    2    0    1  |xi:7|Xi (|xi:7|:32)
   -      7    D    03       SOFT    s t        0      0   0    6    0    0    1  |xi:8|Xi~1 (|xi:8|~32~1)
   -      6    D    03        XOR      t !      1      0   1    6    2    0    1  |xi:8|Xi (|xi:8|:32)
   -      5    D    03       SOFT    s t        0      0   0    6    0    0    1  |xi:9|Xi~1 (|xi:9|~32~1)
   -      4    D    03        XOR      t !      1      0   1    6    2    0    1  |xi:9|Xi (|xi:9|:32)
   -      8    A    01       SOFT    s t        0      0   0    6    0    0    1  |xi:11|Xi~1 (|xi:11|~32~1)
   -      7    A    01        XOR      t !      1      0   1    6    2    0    1  |xi:11|Xi (|xi:11|:32)
   -     12    C    04       SOFT    s t        0      0   0    6    0    0    1  |xi:12|Xi~1 (|xi:12|~32~1)
   -     11    C    04        XOR      t !      1      0   1    6    2    0    1  |xi:12|Xi (|xi:12|:32)
   -     10    C    04       SOFT    s t        0      0   0    6    0    0    1  |xi:13|Xi~1 (|xi:13|~32~1)
   -      9    C    04        XOR      t !      1      0   1    6    2    0    1  |xi:13|Xi (|xi:13|:32)
   -      8    D    02       SOFT    s t        0      0   0    6    0    0    1  |xi:15|Xi~1 (|xi:15|~32~1)
   -      7    D    02        XOR      t !      1      0   1    6    2    0    1  |xi:15|Xi (|xi:15|:32)
   -     11    D    05       SOFT    s t        0      0   0    6    0    0    1  |xi:16|Xi~1 (|xi:16|~32~1)
   -     10    D    05        XOR      t !      1      0   1    6    2    0    1  |xi:16|Xi (|xi:16|:32)
   -      9    D    05       SOFT    s t        0      0   0    6    0    0    1  |xi:17|Xi~1 (|xi:17|~32~1)
   -      8    D    05        XOR      t !      1      0   1    6    2    0    1  |xi:17|Xi (|xi:17|:32)
   -      8    C    01       SOFT    s t        0      0   0    6    0    0    1  |xi:19|Xi~1 (|xi:19|~32~1)
   -      7    C    01        XOR      t !      1      0   1    6    2    0    1  |xi:19|Xi (|xi:19|:32)
   -      9    C    02       SOFT    s t        0      0   0    6    0    0    1  |xi:20|Xi~1 (|xi:20|~32~1)
   -      8    C    02        XOR      t !      1      0   1    6    2    0    1  |xi:20|Xi (|xi:20|:32)
   -     11    C    02       SOFT    s t        0      0   0    6    0    0    1  |xi:21|Xi~1 (|xi:21|~32~1)
   -     12    C    02        XOR      t !      1      0   1    6    2    0    1  |xi:21|Xi (|xi:21|:32)
   -      2    B    03       SOFT    s t        0      0   0    6    0    0    1  |xi:23|Xi~1 (|xi:23|~32~1)
   -      4    B    03        XOR      t !      1      0   1    6    2    0    1  |xi:23|Xi (|xi:23|:32)
   -      6    B    04       SOFT    s t        0      0   0    6    0    0    1  |xi:24|Xi~1 (|xi:24|~32~1)
   -      5    B    04        XOR      t !      1      0   1    6    2    0    1  |xi:24|Xi (|xi:24|:32)
   -      4    B    04       SOFT    s t        0      0   0    6    0    0    1  |xi:25|Xi~1 (|xi:25|~32~1)
   -      1    B    04        XOR      t !      1      0   1    6    2    0    1  |xi:25|Xi (|xi:25|:32)
   -      4    B    05       SOFT    s t        0      0   0    5    0    0    1  |xi:27|Xi~1 (|xi:27|~32~1)
   -      3    B    05        XOR      t !      1      0   1    6    2    0    1  |xi:27|Xi (|xi:27|:32)
   -      6    A    01        OR2      t        0      0   0    6    0    0    5  |yi:107|Yi (|yi:107|:17)
   -      9    D    02        OR2      t        0      0   0    6    0    0    5  |yi:111|Yi (|yi:111|:17)
   -      9    C    01        OR2      t        0      0   0    6    0    0    5  |yi:115|Yi (|yi:115|:17)
   -      3    B    03        OR2      t        0      0   0    6    0    0    5  |yi:119|Yi (|yi:119|:17)
   -     13    B    01        OR2      t        0      0   0    6    0    0    6  |yi:123|Yi (|yi:123|:17)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt
lsm

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      21/ 96( 21%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
B:      22/ 96( 22%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
C:      46/ 96( 47%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
D:      22/ 96( 22%)    7/16( 43%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     21/48( 43%)     14/20( 70%)      6/20( 30%)       0/20(  0%)
02:     13/48( 27%)     6/20( 30%)      6/20( 30%)       0/20(  0%)
03:      7/48( 14%)     0/20(  0%)      4/20( 20%)       0/20(  0%)
04:      7/48( 14%)     0/20(  0%)      5/20( 25%)       0/20(  0%)
05:      8/48( 16%)     0/20(  0%)      6/20( 30%)       0/20(  0%)


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt
lsm

** EQUATIONS **

F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
P00      : INPUT;
P01      : INPUT;
P02      : INPUT;
P03      : INPUT;
P04      : INPUT;
P05      : INPUT;
P06      : INPUT;
P07      : INPUT;
P08      : INPUT;
P09      : INPUT;
P10      : INPUT;
P11      : INPUT;
P12      : INPUT;
P13      : INPUT;
P14      : INPUT;
P15      : INPUT;
P16      : INPUT;
P17      : INPUT;
P18      : INPUT;
P19      : INPUT;
P20      : INPUT;
P21      : INPUT;
P22      : INPUT;
P23      : INPUT;
Q00      : INPUT;
Q01      : INPUT;
Q02      : INPUT;
Q03      : INPUT;
Q04      : INPUT;
Q05      : INPUT;
Q06      : INPUT;
Q07      : INPUT;
Q08      : INPUT;
Q09      : INPUT;
Q10      : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q13      : INPUT;
Q14      : INPUT;
Q15      : INPUT;
Q16      : INPUT;
Q17      : INPUT;
Q18      : INPUT;
Q19      : INPUT;
Q20      : INPUT;
Q21      : INPUT;
Q22      : INPUT;
Q23      : INPUT;

-- Node name is 'overflow' 
-- Equation name is 'overflow', type is output 
overflow =  _LC2_B1;

-- Node name is 'RZ' 
-- Equation name is 'RZ', type is output 
RZ       =  _LC2_C5;

-- Node name is 'R00' 
-- Equation name is 'R00', type is output 
R00      =  _LC12_A2;

-- Node name is 'R01' 
-- Equation name is 'R01', type is output 
R01      =  _LC11_A2;

-- Node name is 'R02' 
-- Equation name is 'R02', type is output 
R02      =  _LC3_A4;

-- Node name is 'R03' 
-- Equation name is 'R03', type is output 
R03      =  _LC1_A5;

-- Node name is 'R04' 
-- Equation name is 'R04', type is output 
R04      =  _LC3_D3;

-- Node name is 'R05' 
-- Equation name is 'R05', type is output 
R05      =  _LC1_D3;

-- Node name is 'R06' 
-- Equation name is 'R06', type is output 
R06      =  _LC1_A1;

-- Node name is 'R07' 
-- Equation name is 'R07', type is output 
R07      =  _LC4_A1;

-- Node name is 'R08' 
-- Equation name is 'R08', type is output 
R08      =  _LC4_C4;

-- Node name is 'R09' 
-- Equation name is 'R09', type is output 
R09      =  _LC8_C4;

-- Node name is 'R10' 
-- Equation name is 'R10', type is output 
R10      =  _LC11_D2;

-- Node name is 'R11' 
-- Equation name is 'R11', type is output 
R11      =  _LC3_D2;

-- Node name is 'R12' 
-- Equation name is 'R12', type is output 
R12      =  _LC15_D5;

-- Node name is 'R13' 
-- Equation name is 'R13', type is output 
R13      =  _LC2_D5;

-- Node name is 'R14' 
-- Equation name is 'R14', type is output 
R14      =  _LC4_C1;

-- Node name is 'R15' 
-- Equation name is 'R15', type is output 
R15      =  _LC11_C1;

-- Node name is 'R16' 
-- Equation name is 'R16', type is output 
R16      =  _LC4_C2;

-- Node name is 'R17' 
-- Equation name is 'R17', type is output 
R17      =  _LC10_C2;

-- Node name is 'R18' 
-- Equation name is 'R18', type is output 
R18      =  _LC15_B3;

-- Node name is 'R19' 
-- Equation name is 'R19', type is output 
R19      =  _LC12_B3;

-- Node name is 'R20' 
-- Equation name is 'R20', type is output 
R20      =  _LC2_B4;

-- Node name is 'R21' 
-- Equation name is 'R21', type is output 
R21      =  _LC7_B4;

-- Node name is 'R22' 
-- Equation name is 'R22', type is output 
R22      =  _LC3_B1;

-- Node name is 'R23' 
-- Equation name is 'R23', type is output 
R23      =  _LC2_B5;

-- Node name is 'SI' 
-- Equation name is 'SI', type is output 
SI       =  _LC1_B5;

-- Node name is '|carry_2:125|~17~1' = '|carry_2:125|C1~1' 
-- Equation name is '_LC2_A2', type is buried 
-- synthesized logic cell 
_LC2_A2  = LCELL( _EQ001 $  GND);
  _EQ001 = !F1 &  Q01;

-- Node name is '|carry_2:125|~17~2' = '|carry_2:125|C1~2' 
-- Equation name is '_LC10_A2', type is buried 
-- synthesized logic cell 
_LC10_A2 = LCELL( _EQ002 $  GND);
  _EQ002 =  F0 &  Q00;

-- Node name is '|carry_2:125|~17~3' = '|carry_2:125|C1~3' 
-- Equation name is '_LC9_A2', type is buried 
-- synthesized logic cell 
_LC9_A2  = LCELL( _EQ003 $  GND);
  _EQ003 = !F1 & !Q00;

-- Node name is '|carry_2:125|:17' = '|carry_2:125|C1' 
-- Equation name is '_LC4_A2', type is buried 
_LC4_A2  = LCELL( _EQ004 $  GND);
  _EQ004 = !F0 & !F1 &  F2 & !F3 &  P00 &  Q00 &  Q01
         #  F2 & !F3 & !_LC9_A2 &  P00 &  P01
         #  F0 & !F1 &  F2 & !F3 & !_LC13_A2 & !Q01
         # !F1 &  F2 & !F3 & !_LC10_A2 &  P01 &  Q01
         #  F0 &  F2 & !F3 & !_LC2_A2 &  P01;

-- Node name is '|carry_2:127|~17~1' = '|carry_2:127|C1~1' 
-- Equation name is '_LC11_A4', type is buried 
-- synthesized logic cell 
_LC11_A4 = LCELL( _EQ005 $  GND);
  _EQ005 =  F1 & !P02
         #  F1 & !P03
         # !F0 &  F1 & !P00
         # !F0 &  F1 & !P01
         #  F0 & !F1 & !P00 & !P01 &  Q00 &  Q02;

-- Node name is '|carry_2:127|~17~2' = '|carry_2:127|C1~2' 
-- Equation name is '_LC10_A4', type is buried 
-- synthesized logic cell 
_LC10_A4 = LCELL( _EQ006 $  GND);
  _EQ006 =  F0 & !P02 &  Q02
         #  F0 & !P03 &  Q03
         # !F0 & !P03 & !Q03
         # !F0 & !P02 & !Q02
         #  F0 & !F1 & !P00 &  Q00 &  Q01 &  Q02;

-- Node name is '|carry_2:127|~17~3' = '|carry_2:127|C1~3' 
-- Equation name is '_LC9_A4', type is buried 
-- synthesized logic cell 
_LC9_A4  = LCELL( _EQ007 $  GND);
  _EQ007 = !F0 & !P00 & !Q01 & !Q02
         # !F0 & !P00 & !P01 & !Q02
         # !F0 & !P01 & !Q00 & !Q02
         # !F0 & !P01 & !Q01 & !Q02
         #  F0 & !F1 & !P01 &  Q01 &  Q02;

-- Node name is '|carry_2:127|~17~4' = '|carry_2:127|C1~4' 
-- Equation name is '_LC8_A4', type is buried 
-- synthesized logic cell 
_LC8_A4  = LCELL( _EQ008 $  GND);
  _EQ008 = !P02 & !Q00 & !Q01 &  Q02
         # !P01 & !P02 & !Q00 &  Q01
         # !P01 & !P02 &  Q01 & !Q02
         # !P01 & !P02 & !Q01 &  Q02
         # !F0 & !F1 & !Q00 & !Q01 & !Q02;

-- Node name is '|carry_2:127|~17~5' = '|carry_2:127|C1~5' 
-- Equation name is '_LC4_A4', type is buried 
-- synthesized logic cell 
!_LC4_A4 = _LC4_A4~NOT;
_LC4_A4~NOT = LCELL( _EQ009 $  _EQ010);
  _EQ009 = !P00 & !P01 & !P02 &  Q00
         # !P00 & !P02 &  Q00 &  Q01 & !Q02
         # !P00 & !P02 & !Q01 &  Q02
         # !_LC14_A4;
  _EQ010 =  F0 & !F1 & !F2 & !F3 & !_LC13_A4 &  P02 &  Q02;

-- Node name is '|carry_2:127|~17~6' = '|carry_2:127|C1~6' 
-- Equation name is '_LC6_A4', type is buried 
-- synthesized logic cell 
_LC6_A4  = LCELL( _EQ011 $  GND);
  _EQ011 =  F1 & !P02
         # !F0 & !P02 & !Q02
         # !F0 &  F1 & !P00
         # !F0 &  F1 & !P01
         #  F0 & !F1 & !P00 & !P01 &  Q00 &  Q02;

-- Node name is '|carry_2:127|~17~7' = '|carry_2:127|C1~7' 
-- Equation name is '_LC5_A4', type is buried 
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ012 $  GND);
  _EQ012 =  F0 & !P02 &  Q02
         # !F0 & !P00 & !P01 & !Q02
         # !F0 & !P00 & !Q01 & !Q02
         # !F0 & !P01 & !Q00 & !Q02
         #  F0 & !F1 & !P00 &  Q00 &  Q01 &  Q02;

-- Node name is '|carry_2:127|~17~8' = '|carry_2:127|C1~8' 
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ013 $  GND);
  _EQ013 = !P00 & !P02 & !Q01 &  Q02
         # !P02 & !Q00 & !Q01 &  Q02
         # !P01 & !P02 & !Q01 &  Q02
         # !F0 & !P01 & !Q01 & !Q02
         #  F0 & !F1 & !P01 &  Q01 &  Q02;

-- Node name is '|carry_2:127|~17~9' = '|carry_2:127|C1~9' 
-- Equation name is '_LC1_A4', type is buried 
-- synthesized logic cell 
_LC1_A4  = LCELL( _EQ014 $  _EQ015);
  _EQ014 =  F0 & !F1 & !F2 & !F3 &  P02 &  Q02;
  _EQ015 =  F2 & !F3 & !_LC2_A4 & !_LC5_A4 & !_LC6_A4 & !_LC12_A4;

-- Node name is '|carry_2:127|~17~10' = '|carry_2:127|C1~10' 
-- Equation name is '_LC12_A4', type is buried 
-- synthesized logic cell 
_LC12_A4 = LCELL( _EQ016 $  GND);
  _EQ016 = !P00 & !P01 & !P02 &  Q00
         # !P00 & !P02 &  Q00 &  Q01 & !Q02
         # !P01 & !P02 & !Q00 &  Q01
         # !P01 & !P02 &  Q01 & !Q02
         # !F0 & !F1 & !Q00 & !Q01 & !Q02;

-- Node name is '|carry_2:127|~17~11' = '|carry_2:127|C1~11' 
-- Equation name is '_LC13_A4', type is buried 
-- synthesized logic cell 
_LC13_A4 = LCELL( _EQ017 $  GND);
  _EQ017 = !P03 & !Q03;

-- Node name is '|carry_2:127|~17~12' = '|carry_2:127|C1~12' 
-- Equation name is '_LC14_A4', type is buried 
-- synthesized logic cell 
_LC14_A4 = LCELL( _EQ018 $  GND);
  _EQ018 =  F2 & !F3 & !_LC8_A4 & !_LC9_A4 & !_LC10_A4 & !_LC11_A4;

-- Node name is '|carry_2:127|~16~1' 
-- Equation name is '_LC1_A3', type is buried 
-- synthesized logic cell 
_LC1_A3  = LCELL( _EQ019 $  GND);
  _EQ019 =  F0 &  F1 &  F2 & !F3 &  P03
         # !F0 & !F1 &  F2 & !F3 &  P03 &  Q03
         #  F0 &  F2 & !F3 &  P03 & !Q03
         #  F0 & !F1 & !F2 & !F3 &  P03 &  Q03;

-- Node name is '|carry_2:128|~17~1' = '|carry_2:128|C1~1' 
-- Equation name is '_LC11_D3', type is buried 
-- synthesized logic cell 
_LC11_D3 = LCELL( _EQ020 $  GND);
  _EQ020 =  F0 & !F1 &  F2 & !_LC1_A3 & !_LC4_A4 & !P04 &  Q05
         # !F0 &  F1 &  F2 & !P04
         #  F0 &  F2 & !P05 &  Q05
         #  F1 &  F2 & !P05
         #  F2 &  F3;

-- Node name is '|carry_2:128|~17~2' = '|carry_2:128|C1~2' 
-- Equation name is '_LC10_D3', type is buried 
-- synthesized logic cell 
_LC10_D3 = LCELL( _EQ021 $  GND);
  _EQ021 =  F0 & !F1 &  F2 & !_LC1_A3 & !_LC4_A4 &  Q04 &  Q05
         # !F0 &  F2 & !P04 & !Q04 & !Q05
         #  F2 & !_LC1_A3 & !_LC4_A4 & !P04 & !P05
         #  F2 & !P04 & !P05 & !Q04 &  Q05
         # !F0 &  F2 & !P05 & !Q05;

-- Node name is '|carry_2:128|~17~3' = '|carry_2:128|C1~3' 
-- Equation name is '_LC9_D3', type is buried 
-- synthesized logic cell 
_LC9_D3  = LCELL( _EQ022 $  GND);
  _EQ022 =  F0 & !F1 &  F2 & !P04 &  Q04 &  Q05
         # !F0 &  F2 & !_LC1_A3 & !_LC4_A4 & !P04 & !Q05
         # !F0 &  F2 & !_LC1_A3 & !_LC4_A4 & !Q04 & !Q05
         #  F2 & !P04 & !P05 &  Q04 & !Q05
         # !F0 &  F1 &  F2 & !_LC1_A3 & !_LC4_A4;

-- Node name is '|carry_2:128|~17~4' = '|carry_2:128|C1~4' 
-- Equation name is '_LC8_D3', type is buried 
-- synthesized logic cell 
_LC8_D3  = LCELL( _EQ023 $  GND);
  _EQ023 = !_LC9_D3 & !_LC10_D3 & !_LC11_D3;

-- Node name is '|carry_2:128|:17' = '|carry_2:128|C1' 
-- Equation name is '_LC2_D3', type is buried 
_LC2_D3  = LCELL( _EQ024 $  F2);
  _EQ024 =  F2 & !_LC1_A3 & !_LC4_A4 & !P05 & !Q04 &  Q05
         #  F2 & !_LC1_A3 & !_LC4_A4 & !P05 &  Q04 & !Q05
         # !_LC8_D3;

-- Node name is '|carry_2:129|~17~1' = '|carry_2:129|C1~1' 
-- Equation name is '_LC15_A1', type is buried 
-- synthesized logic cell 
_LC15_A1 = LCELL( _EQ025 $  GND);
  _EQ025 =  F2 &  F3
         # !_LC2_D3 & !_LC6_A1
         # !F3 & !_LC2_D3 & !P06
         # !F3 & !_LC6_A1 & !P06
         # !F1 &  F3 & !_LC6_A1 &  P06 &  Q06;

-- Node name is '|carry_2:129|~17~2' = '|carry_2:129|C1~2' 
-- Equation name is '_LC14_A1', type is buried 
-- synthesized logic cell 
_LC14_A1 = LCELL( _EQ026 $  GND);
  _EQ026 = !F0 &  F3 & !P07
         #  F1 & !F3 & !P07
         # !F0 & !_LC2_D3 & !P06
         # !F0 & !_LC6_A1 & !P06
         # !F1 &  F3 & !_LC2_D3 &  P06 &  Q06;

-- Node name is '|carry_2:129|~17~3' = '|carry_2:129|C1~3' 
-- Equation name is '_LC13_A1', type is buried 
-- synthesized logic cell 
_LC13_A1 = LCELL( _EQ027 $  GND);
  _EQ027 =  F1 & !P07 &  Q07
         # !F0 & !P07 & !Q07
         #  F1 & !_LC2_D3 & !P06 &  Q06
         #  F1 & !_LC6_A1 & !P06 &  Q06
         # !F0 & !F2 & !_LC6_A1 &  Q06 & !Q07;

-- Node name is '|carry_2:129|~17~4' = '|carry_2:129|C1~4' 
-- Equation name is '_LC12_A1', type is buried 
-- synthesized logic cell 
_LC12_A1 = LCELL( _EQ028 $  GND);
  _EQ028 = !F2 & !F3 & !P07 & !Q07
         # !F0 & !F2 & !F3 &  Q07
         # !F0 & !F1 & !F2 & !F3
         # !F1 &  F3 &  P07 &  Q07
         # !F0 & !F2 & !_LC2_D3 &  Q06 & !Q07;

-- Node name is '|carry_2:129|~17~5' = '|carry_2:129|C1~5' 
-- Equation name is '_LC2_A1', type is buried 
-- synthesized logic cell 
!_LC2_A1 = _LC2_A1~NOT;
_LC2_A1~NOT = LCELL( _EQ029 $  GND);
  _EQ029 = !F0 &  F1 &  F3 & !Q07
         #  F0 &  F2 & !P07 &  Q07
         # !F0 &  F1 &  F3 & !_LC2_D3 & !Q06
         # !F0 &  F1 &  F3 & !_LC6_A1 & !Q06
         # !_LC11_A1;

-- Node name is '|carry_2:129|~17~6' = '|carry_2:129|C1~6' 
-- Equation name is '_LC11_A1', type is buried 
-- synthesized logic cell 
_LC11_A1 = LCELL( _EQ030 $  GND);
  _EQ030 = !_LC12_A1 & !_LC13_A1 & !_LC14_A1 & !_LC15_A1;

-- Node name is '|carry_2:129|~16~1' 
-- Equation name is '_LC4_A3', type is buried 
-- synthesized logic cell 
_LC4_A3  = LCELL( _EQ031 $  GND);
  _EQ031 =  F0 &  F1 &  F2 & !F3 &  P07
         # !F0 & !F1 &  F2 & !F3 &  P07 &  Q07
         #  F0 &  F2 & !F3 &  P07 & !Q07
         #  F0 & !F1 & !F2 & !F3 &  P07 &  Q07;

-- Node name is '|carry_2:130|~17~1' = '|carry_2:130|C1~1' 
-- Equation name is '_LC16_C4', type is buried 
-- synthesized logic cell 
_LC16_C4 = LCELL( _EQ032 $  GND);
  _EQ032 =  F0 & !F1 &  F2 & !_LC2_A1 & !_LC4_A3 & !P08 &  Q09
         # !F0 &  F1 &  F2 & !P08
         #  F0 &  F2 & !P09 &  Q09
         #  F1 &  F2 & !P09
         #  F2 &  F3;

-- Node name is '|carry_2:130|~17~2' = '|carry_2:130|C1~2' 
-- Equation name is '_LC15_C4', type is buried 
-- synthesized logic cell 
_LC15_C4 = LCELL( _EQ033 $  GND);
  _EQ033 =  F0 & !F1 &  F2 & !_LC2_A1 & !_LC4_A3 &  Q08 &  Q09
         # !F0 &  F2 & !P08 & !Q08 & !Q09
         #  F2 & !_LC2_A1 & !_LC4_A3 & !P08 & !P09
         #  F2 & !P08 & !P09 & !Q08 &  Q09
         # !F0 &  F2 & !P09 & !Q09;

-- Node name is '|carry_2:130|~17~3' = '|carry_2:130|C1~3' 
-- Equation name is '_LC14_C4', type is buried 
-- synthesized logic cell 
_LC14_C4 = LCELL( _EQ034 $  GND);
  _EQ034 =  F0 & !F1 &  F2 & !P08 &  Q08 &  Q09
         # !F0 &  F2 & !_LC2_A1 & !_LC4_A3 & !P08 & !Q09
         # !F0 &  F2 & !_LC2_A1 & !_LC4_A3 & !Q08 & !Q09
         #  F2 & !P08 & !P09 &  Q08 & !Q09
         # !F0 &  F1 &  F2 & !_LC2_A1 & !_LC4_A3;

-- Node name is '|carry_2:130|~17~4' = '|carry_2:130|C1~4' 
-- Equation name is '_LC13_C4', type is buried 
-- synthesized logic cell 
_LC13_C4 = LCELL( _EQ035 $  GND);
  _EQ035 = !_LC14_C4 & !_LC15_C4 & !_LC16_C4;

-- Node name is '|carry_2:130|:17' = '|carry_2:130|C1' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = LCELL( _EQ036 $  F2);
  _EQ036 =  F2 & !_LC2_A1 & !_LC4_A3 & !P09 & !Q08 &  Q09
         #  F2 & !_LC2_A1 & !_LC4_A3 & !P09 &  Q08 & !Q09
         # !_LC13_C4;

-- Node name is '|carry_2:131|~17~1' = '|carry_2:131|C1~1' 
-- Equation name is '_LC15_D2', type is buried 
-- synthesized logic cell 
_LC15_D2 = LCELL( _EQ037 $  GND);
  _EQ037 =  F2 &  F3
         # !_LC2_C4 & !_LC9_D2
         # !F3 & !_LC2_C4 & !P10
         # !F3 & !_LC9_D2 & !P10
         # !F1 &  F3 & !_LC9_D2 &  P10 &  Q10;

-- Node name is '|carry_2:131|~17~2' = '|carry_2:131|C1~2' 
-- Equation name is '_LC14_D2', type is buried 
-- synthesized logic cell 
_LC14_D2 = LCELL( _EQ038 $  GND);
  _EQ038 = !F0 &  F3 & !P11
         #  F1 & !F3 & !P11
         # !F0 & !_LC2_C4 & !P10
         # !F0 & !_LC9_D2 & !P10
         # !F1 &  F3 & !_LC2_C4 &  P10 &  Q10;

-- Node name is '|carry_2:131|~17~3' = '|carry_2:131|C1~3' 
-- Equation name is '_LC13_D2', type is buried 
-- synthesized logic cell 
_LC13_D2 = LCELL( _EQ039 $  GND);
  _EQ039 =  F1 & !P11 &  Q11
         # !F0 & !P11 & !Q11
         #  F1 & !_LC2_C4 & !P10 &  Q10
         #  F1 & !_LC9_D2 & !P10 &  Q10
         # !F0 & !F2 & !_LC9_D2 &  Q10 & !Q11;

-- Node name is '|carry_2:131|~17~4' = '|carry_2:131|C1~4' 
-- Equation name is '_LC12_D2', type is buried 
-- synthesized logic cell 
_LC12_D2 = LCELL( _EQ040 $  GND);
  _EQ040 = !F2 & !F3 & !P11 & !Q11
         # !F0 & !F2 & !F3 &  Q11
         # !F0 & !F1 & !F2 & !F3
         # !F1 &  F3 &  P11 &  Q11
         # !F0 & !F2 & !_LC2_C4 &  Q10 & !Q11;

-- Node name is '|carry_2:131|~17~5' = '|carry_2:131|C1~5' 
-- Equation name is '_LC1_D2', type is buried 
-- synthesized logic cell 
!_LC1_D2 = _LC1_D2~NOT;
_LC1_D2~NOT = LCELL( _EQ041 $  GND);
  _EQ041 = !F0 &  F1 &  F3 & !Q11
         #  F0 &  F2 & !P11 &  Q11
         # !F0 &  F1 &  F3 & !_LC2_C4 & !Q10
         # !F0 &  F1 &  F3 & !_LC9_D2 & !Q10
         # !_LC10_D2;

-- Node name is '|carry_2:131|~17~6' = '|carry_2:131|C1~6' 
-- Equation name is '_LC10_D2', type is buried 
-- synthesized logic cell 
_LC10_D2 = LCELL( _EQ042 $  GND);
  _EQ042 = !_LC12_D2 & !_LC13_D2 & !_LC14_D2 & !_LC15_D2;

-- Node name is '|carry_2:131|~16~1' 
-- Equation name is '_LC1_D1', type is buried 
-- synthesized logic cell 
_LC1_D1  = LCELL( _EQ043 $  GND);
  _EQ043 =  F0 &  F1 &  F2 & !F3 &  P11
         # !F0 & !F1 &  F2 & !F3 &  P11 &  Q11
         #  F0 &  F2 & !F3 &  P11 & !Q11
         #  F0 & !F1 & !F2 & !F3 &  P11 &  Q11;

-- Node name is '|carry_2:132|~17~1' = '|carry_2:132|C1~1' 
-- Equation name is '_LC16_D5', type is buried 
-- synthesized logic cell 
_LC16_D5 = LCELL( _EQ044 $  GND);
  _EQ044 =  F0 & !F1 &  F2 & !_LC1_D1 & !_LC1_D2 & !P12 &  Q13
         # !F0 &  F1 &  F2 & !P12
         #  F0 &  F2 & !P13 &  Q13
         #  F1 &  F2 & !P13
         #  F2 &  F3;

-- Node name is '|carry_2:132|~17~2' = '|carry_2:132|C1~2' 
-- Equation name is '_LC14_D5', type is buried 
-- synthesized logic cell 
_LC14_D5 = LCELL( _EQ045 $  GND);
  _EQ045 =  F0 & !F1 &  F2 & !_LC1_D1 & !_LC1_D2 &  Q12 &  Q13
         # !F0 &  F2 & !P12 & !Q12 & !Q13
         #  F2 & !_LC1_D1 & !_LC1_D2 & !P12 & !P13
         #  F2 & !P12 & !P13 & !Q12 &  Q13
         # !F0 &  F2 & !P13 & !Q13;

-- Node name is '|carry_2:132|~17~3' = '|carry_2:132|C1~3' 
-- Equation name is '_LC13_D5', type is buried 
-- synthesized logic cell 
_LC13_D5 = LCELL( _EQ046 $  GND);
  _EQ046 =  F0 & !F1 &  F2 & !P12 &  Q12 &  Q13
         # !F0 &  F2 & !_LC1_D1 & !_LC1_D2 & !P12 & !Q13
         # !F0 &  F2 & !_LC1_D1 & !_LC1_D2 & !Q12 & !Q13
         #  F2 & !P12 & !P13 &  Q12 & !Q13
         # !F0 &  F1 &  F2 & !_LC1_D1 & !_LC1_D2;

-- Node name is '|carry_2:132|~17~4' = '|carry_2:132|C1~4' 
-- Equation name is '_LC12_D5', type is buried 
-- synthesized logic cell 
_LC12_D5 = LCELL( _EQ047 $  GND);
  _EQ047 = !_LC13_D5 & !_LC14_D5 & !_LC16_D5;

-- Node name is '|carry_2:132|:17' = '|carry_2:132|C1' 
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = LCELL( _EQ048 $  F2);
  _EQ048 =  F2 & !_LC1_D1 & !_LC1_D2 & !P13 & !Q12 &  Q13
         #  F2 & !_LC1_D1 & !_LC1_D2 & !P13 &  Q12 & !Q13
         # !_LC12_D5;

-- Node name is '|carry_2:133|~17~1' = '|carry_2:133|C1~1' 
-- Equation name is '_LC10_C1', type is buried 
-- synthesized logic cell 
_LC10_C1 = LCELL( _EQ049 $  GND);
  _EQ049 =  F2 &  F3
         # !_LC3_D5 & !_LC9_C1
         # !F3 & !_LC3_D5 & !P14
         # !F3 & !_LC9_C1 & !P14
         # !F1 &  F3 & !_LC9_C1 &  P14 &  Q14;

-- Node name is '|carry_2:133|~17~2' = '|carry_2:133|C1~2' 
-- Equation name is '_LC12_C1', type is buried 
-- synthesized logic cell 
_LC12_C1 = LCELL( _EQ050 $  GND);
  _EQ050 = !F0 &  F3 & !P15
         #  F1 & !F3 & !P15
         # !F0 & !_LC3_D5 & !P14
         # !F0 & !_LC9_C1 & !P14
         # !F1 &  F3 & !_LC3_D5 &  P14 &  Q14;

-- Node name is '|carry_2:133|~17~3' = '|carry_2:133|C1~3' 
-- Equation name is '_LC15_C1', type is buried 
-- synthesized logic cell 
_LC15_C1 = LCELL( _EQ051 $  GND);
  _EQ051 =  F1 & !P15 &  Q15
         # !F0 & !P15 & !Q15
         #  F1 & !_LC3_D5 & !P14 &  Q14
         #  F1 & !_LC9_C1 & !P14 &  Q14
         # !F0 & !F2 & !_LC9_C1 &  Q14 & !Q15;

-- Node name is '|carry_2:133|~17~4' = '|carry_2:133|C1~4' 
-- Equation name is '_LC14_C1', type is buried 
-- synthesized logic cell 
_LC14_C1 = LCELL( _EQ052 $  GND);
  _EQ052 = !F2 & !F3 & !P15 & !Q15
         # !F0 & !F2 & !F3 &  Q15
         # !F0 & !F1 & !F2 & !F3
         # !F1 &  F3 &  P15 &  Q15
         # !F0 & !F2 & !_LC3_D5 &  Q14 & !Q15;

-- Node name is '|carry_2:133|~17~5' = '|carry_2:133|C1~5' 
-- Equation name is '_LC6_C1', type is buried 
-- synthesized logic cell 
!_LC6_C1 = _LC6_C1~NOT;
_LC6_C1~NOT = LCELL( _EQ053 $  GND);
  _EQ053 = !F0 &  F1 &  F3 & !Q15
         #  F0 &  F2 & !P15 &  Q15
         # !F0 &  F1 &  F3 & !_LC3_D5 & !Q14
         # !F0 &  F1 &  F3 & !_LC9_C1 & !Q14
         # !_LC13_C1;

-- Node name is '|carry_2:133|~17~6' = '|carry_2:133|C1~6' 
-- Equation name is '_LC13_C1', type is buried 
-- synthesized logic cell 
_LC13_C1 = LCELL( _EQ054 $  GND);
  _EQ054 = !_LC10_C1 & !_LC12_C1 & !_LC14_C1 & !_LC15_C1;

-- Node name is '|carry_2:133|~16~1' 
-- Equation name is '_LC2_C3', type is buried 
-- synthesized logic cell 
_LC2_C3  = LCELL( _EQ055 $  GND);
  _EQ055 =  F0 &  F1 &  F2 & !F3 &  P15
         # !F0 & !F1 &  F2 & !F3 &  P15 &  Q15
         #  F0 &  F2 & !F3 &  P15 & !Q15
         #  F0 & !F1 & !F2 & !F3 &  P15 &  Q15;

-- Node name is '|carry_2:134|~17~1' = '|carry_2:134|C1~1' 
-- Equation name is '_LC16_B4', type is buried 
-- synthesized logic cell 
_LC16_B4 = LCELL( _EQ056 $  GND);
  _EQ056 =  F0 & !F1 &  F2 & !_LC1_B3 & !_LC2_B2 & !P20 &  Q21
         # !F0 &  F1 &  F2 & !P20
         #  F0 &  F2 & !P21 &  Q21
         #  F1 &  F2 & !P21
         #  F2 &  F3;

-- Node name is '|carry_2:134|~17~2' = '|carry_2:134|C1~2' 
-- Equation name is '_LC15_B4', type is buried 
-- synthesized logic cell 
_LC15_B4 = LCELL( _EQ057 $  GND);
  _EQ057 =  F0 & !F1 &  F2 & !_LC1_B3 & !_LC2_B2 &  Q20 &  Q21
         # !F0 &  F2 & !P20 & !Q20 & !Q21
         #  F2 & !_LC1_B3 & !_LC2_B2 & !P20 & !P21
         #  F2 & !P20 & !P21 & !Q20 &  Q21
         # !F0 &  F2 & !P21 & !Q21;

-- Node name is '|carry_2:134|~17~3' = '|carry_2:134|C1~3' 
-- Equation name is '_LC14_B4', type is buried 
-- synthesized logic cell 
_LC14_B4 = LCELL( _EQ058 $  GND);
  _EQ058 =  F0 & !F1 &  F2 & !P20 &  Q20 &  Q21
         # !F0 &  F2 & !_LC1_B3 & !_LC2_B2 & !P20 & !Q21
         # !F0 &  F2 & !_LC1_B3 & !_LC2_B2 & !Q20 & !Q21
         #  F2 & !P20 & !P21 &  Q20 & !Q21
         # !F0 &  F1 &  F2 & !_LC1_B3 & !_LC2_B2;

-- Node name is '|carry_2:134|~17~4' = '|carry_2:134|C1~4' 
-- Equation name is '_LC13_B4', type is buried 
-- synthesized logic cell 
_LC13_B4 = LCELL( _EQ059 $  GND);
  _EQ059 = !_LC14_B4 & !_LC15_B4 & !_LC16_B4;

-- Node name is '|carry_2:134|:17' = '|carry_2:134|C1' 
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = LCELL( _EQ060 $  F2);
  _EQ060 =  F2 & !_LC1_B3 & !_LC2_B2 & !P21 & !Q20 &  Q21
         #  F2 & !_LC1_B3 & !_LC2_B2 & !P21 &  Q20 & !Q21
         # !_LC13_B4;

-- Node name is '|carry_2:135|~17~1' = '|carry_2:135|C1~1' 
-- Equation name is '_LC15_C2', type is buried 
-- synthesized logic cell 
_LC15_C2 = LCELL( _EQ061 $  GND);
  _EQ061 =  F0 & !F1 &  F2 & !_LC2_C3 & !_LC6_C1 & !P16 &  Q17
         # !F0 &  F1 &  F2 & !P16
         #  F0 &  F2 & !P17 &  Q17
         #  F1 &  F2 & !P17
         #  F2 &  F3;

-- Node name is '|carry_2:135|~17~2' = '|carry_2:135|C1~2' 
-- Equation name is '_LC14_C2', type is buried 
-- synthesized logic cell 
_LC14_C2 = LCELL( _EQ062 $  GND);
  _EQ062 =  F0 & !F1 &  F2 & !_LC2_C3 & !_LC6_C1 &  Q16 &  Q17
         # !F0 &  F2 & !P16 & !Q16 & !Q17
         #  F2 & !_LC2_C3 & !_LC6_C1 & !P16 & !P17
         #  F2 & !P16 & !P17 & !Q16 &  Q17
         # !F0 &  F2 & !P17 & !Q17;

-- Node name is '|carry_2:135|~17~3' = '|carry_2:135|C1~3' 
-- Equation name is '_LC13_C2', type is buried 
-- synthesized logic cell 
_LC13_C2 = LCELL( _EQ063 $  GND);
  _EQ063 =  F0 & !F1 &  F2 & !P16 &  Q16 &  Q17
         # !F0 &  F2 & !_LC2_C3 & !_LC6_C1 & !P16 & !Q17
         # !F0 &  F2 & !_LC2_C3 & !_LC6_C1 & !Q16 & !Q17
         #  F2 & !P16 & !P17 &  Q16 & !Q17
         # !F0 &  F1 &  F2 & !_LC2_C3 & !_LC6_C1;

-- Node name is '|carry_2:135|~17~4' = '|carry_2:135|C1~4' 
-- Equation name is '_LC16_C2', type is buried 
-- synthesized logic cell 
_LC16_C2 = LCELL( _EQ064 $  GND);
  _EQ064 = !_LC13_C2 & !_LC14_C2 & !_LC15_C2;

-- Node name is '|carry_2:135|:17' = '|carry_2:135|C1' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = LCELL( _EQ065 $  F2);
  _EQ065 =  F2 & !_LC2_C3 & !_LC6_C1 & !P17 & !Q16 &  Q17
         #  F2 & !_LC2_C3 & !_LC6_C1 & !P17 &  Q16 & !Q17
         # !_LC16_C2;

-- Node name is '|carry_2:136|~17~1' = '|carry_2:136|C1~1' 
-- Equation name is '_LC7_B1', type is buried 
-- synthesized logic cell 
_LC7_B1  = LCELL( _EQ066 $  GND);
  _EQ066 = !_LC3_B4 & !_LC13_B1
         #  F2 &  F3
         # !F1 &  F3 & !_LC3_B4 &  P22 &  Q22
         #  F1 & !F3 & !P23
         #  F1 & !P23 &  Q23;

-- Node name is '|carry_2:136|~17~2' = '|carry_2:136|C1~2' 
-- Equation name is '_LC12_B1', type is buried 
-- synthesized logic cell 
_LC12_B1 = LCELL( _EQ067 $  GND);
  _EQ067 = !F3 & !_LC13_B1 & !P22
         # !F0 & !_LC3_B4 & !P22
         # !F3 & !_LC3_B4 & !P22
         # !F0 & !P23 & !Q23
         # !F1 &  F3 & !_LC13_B1 &  P22 &  Q22;

-- Node name is '|carry_2:136|~17~3' = '|carry_2:136|C1~3' 
-- Equation name is '_LC11_B1', type is buried 
-- synthesized logic cell 
_LC11_B1 = LCELL( _EQ068 $  GND);
  _EQ068 = !F0 & !F2 & !P23
         # !F0 & !_LC13_B1 & !P22
         # !F0 & !F2 & !F3 & !_LC3_B4 &  Q22
         # !F0 & !F1 & !F2 & !F3
         # !F0 &  F1 &  F3 & !Q23;

-- Node name is '|carry_2:136|~17~4' = '|carry_2:136|C1~4' 
-- Equation name is '_LC10_B1', type is buried 
-- synthesized logic cell 
_LC10_B1 = LCELL( _EQ069 $  GND);
  _EQ069 = !F0 & !F2 & !_LC3_B4 & !Q22 &  Q23
         # !F2 & !F3 & !P23 & !Q23
         #  F1 & !_LC13_B1 & !P22 &  Q22
         #  F1 & !_LC3_B4 & !P22 &  Q22
         # !F1 &  F3 &  P23 &  Q23;

-- Node name is '|carry_2:136|~17~5' = '|carry_2:136|C1~5' 
-- Equation name is '_LC9_B1', type is buried 
-- synthesized logic cell 
!_LC9_B1 = _LC9_B1~NOT;
_LC9_B1~NOT = LCELL( _EQ070 $  GND);
  _EQ070 =  F0 &  F2 & !P23 &  Q23
         # !F0 & !F2 & !F3 &  Q23
         # !F0 & !F2 & !_LC13_B1 & !Q22 &  Q23
         # !F0 & !F2 & !F3 & !_LC13_B1 &  Q22
         # !_LC8_B1;

-- Node name is '|carry_2:136|~17~6' = '|carry_2:136|C1~6' 
-- Equation name is '_LC8_B1', type is buried 
-- synthesized logic cell 
_LC8_B1  = LCELL( _EQ071 $  GND);
  _EQ071 = !_LC7_B1 & !_LC10_B1 & !_LC11_B1 & !_LC12_B1;

-- Node name is '|carry_2:136|:17' = '|carry_2:136|C1' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = LCELL( _EQ072 $  GND);
  _EQ072 =  F2 &  _LC9_B1
         #  F2 &  _LC6_B1;

-- Node name is '|carry_2:136|~16~1' 
-- Equation name is '_LC6_B1', type is buried 
-- synthesized logic cell 
_LC6_B1  = LCELL( _EQ073 $  GND);
  _EQ073 =  F0 &  F1 &  F2 & !F3 &  P23
         # !F0 & !F1 &  F2 & !F3 &  P23 &  Q23
         #  F0 &  F2 & !F3 &  P23 & !Q23
         #  F0 & !F1 & !F2 & !F3 &  P23 &  Q23;

-- Node name is '|carry_2:137|~17~1' = '|carry_2:137|C1~1' 
-- Equation name is '_LC14_B3', type is buried 
-- synthesized logic cell 
_LC14_B3 = LCELL( _EQ074 $  GND);
  _EQ074 =  F2 &  F3
         # !_LC3_B3 & !_LC5_C2
         # !F3 & !_LC5_C2 & !P18
         # !F3 & !_LC3_B3 & !P18
         # !F1 &  F3 & !_LC3_B3 &  P18 &  Q18;

-- Node name is '|carry_2:137|~17~2' = '|carry_2:137|C1~2' 
-- Equation name is '_LC13_B3', type is buried 
-- synthesized logic cell 
_LC13_B3 = LCELL( _EQ075 $  GND);
  _EQ075 = !F0 &  F3 & !P19
         #  F1 & !F3 & !P19
         # !F0 & !_LC5_C2 & !P18
         # !F0 & !_LC3_B3 & !P18
         # !F1 &  F3 & !_LC5_C2 &  P18 &  Q18;

-- Node name is '|carry_2:137|~17~3' = '|carry_2:137|C1~3' 
-- Equation name is '_LC11_B3', type is buried 
-- synthesized logic cell 
_LC11_B3 = LCELL( _EQ076 $  GND);
  _EQ076 =  F1 & !P19 &  Q19
         # !F0 & !P19 & !Q19
         #  F1 & !_LC5_C2 & !P18 &  Q18
         #  F1 & !_LC3_B3 & !P18 &  Q18
         # !F0 & !F2 & !_LC3_B3 &  Q18 & !Q19;

-- Node name is '|carry_2:137|~17~4' = '|carry_2:137|C1~4' 
-- Equation name is '_LC10_B3', type is buried 
-- synthesized logic cell 
_LC10_B3 = LCELL( _EQ077 $  GND);
  _EQ077 = !F2 & !F3 & !P19 & !Q19
         # !F0 & !F2 & !F3 &  Q19
         # !F0 & !F1 & !F2 & !F3
         # !F1 &  F3 &  P19 &  Q19
         # !F0 & !F2 & !_LC5_C2 &  Q18 & !Q19;

-- Node name is '|carry_2:137|~17~5' = '|carry_2:137|C1~5' 
-- Equation name is '_LC1_B3', type is buried 
-- synthesized logic cell 
!_LC1_B3 = _LC1_B3~NOT;
_LC1_B3~NOT = LCELL( _EQ078 $  GND);
  _EQ078 = !F0 &  F1 &  F3 & !Q19
         #  F0 &  F2 & !P19 &  Q19
         # !F0 &  F1 &  F3 & !_LC5_C2 & !Q18
         # !F0 &  F1 &  F3 & !_LC3_B3 & !Q18
         # !_LC9_B3;

-- Node name is '|carry_2:137|~17~6' = '|carry_2:137|C1~6' 
-- Equation name is '_LC9_B3', type is buried 
-- synthesized logic cell 
_LC9_B3  = LCELL( _EQ079 $  GND);
  _EQ079 = !_LC10_B3 & !_LC11_B3 & !_LC13_B3 & !_LC14_B3;

-- Node name is '|carry_2:137|~16~1' 
-- Equation name is '_LC2_B2', type is buried 
-- synthesized logic cell 
_LC2_B2  = LCELL( _EQ080 $  GND);
  _EQ080 =  F0 &  F1 &  F2 & !F3 &  P19
         # !F0 & !F1 &  F2 & !F3 &  P19 &  Q19
         #  F0 &  F2 & !F3 &  P19 & !Q19
         #  F0 & !F1 & !F2 & !F3 &  P19 &  Q19;

-- Node name is '|rz:181|:9' = '|rz:181|RZ' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ081 $  GND);
  _EQ081 = !_LC1_A1 & !_LC1_A5 & !_LC1_D3 & !_LC2_B4 & !_LC2_B5 & !_LC2_D5 & 
             !_LC3_A4 & !_LC3_B1 & !_LC3_D2 & !_LC3_D3 & !_LC4_A1 & !_LC4_C1 & 
             !_LC4_C2 & !_LC4_C4 & !_LC7_B4 & !_LC8_C4 & !_LC10_C2 & 
             !_LC11_A2 & !_LC11_C1 & !_LC11_D2 & !_LC12_A2 & !_LC12_B3 & 
             !_LC15_B3 & !_LC15_D5;

-- Node name is '|si:179|:3' = '|si:179|SI' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ082 $  GND);
  _EQ082 =  F2 &  _LC2_B5;

-- Node name is '|sumxor3:151|:11' = '|sumxor3:151|Ri' 
-- Equation name is '_LC12_A2', type is buried 
_LC12_A2 = LCELL( _EQ083 $  _LC8_A2);
  _EQ083 = !F0 &  F1 &  F2 & !F3
         # !F1 &  F2 & !F3 &  Q00
         #  F1 &  F2 & !F3 &  P00
         #  F0 & !F1 & !F3 &  Q00;

-- Node name is '|sumxor3:152|:11' = '|sumxor3:152|Ri' 
-- Equation name is '_LC11_A2', type is buried 
_LC11_A2 = LCELL(!_LC15_A2 $  _LC6_A2);

-- Node name is '|sumxor3:152|~11~1' = '|sumxor3:152|Ri~1' 
-- Equation name is '_LC15_A2', type is buried 
-- synthesized logic cell 
!_LC15_A2 = _LC15_A2~NOT;
_LC15_A2~NOT = LCELL( _EQ084 $  _EQ085);
  _EQ084 =  F0 &  F1 &  F2 & !F3 &  P01
         # !F0 & !F1 &  F2 & !F3 &  Q01
         #  F0 & !F1 & !F2 & !F3 &  Q01
         #  F0 & !F1 &  F2 & !F3 & !Q01;
  _EQ085 =  F2 & !F3 & !_LC13_A2 & !_LC14_A2;

-- Node name is '|sumxor3:152|~11~2' = '|sumxor3:152|Ri~2' 
-- Equation name is '_LC14_A2', type is buried 
-- synthesized logic cell 
_LC14_A2 = LCELL( _EQ086 $  GND);
  _EQ086 = !F0 & !F1 & !Q00
         #  F1 & !P00;

-- Node name is '|sumxor3:152|~11~3' = '|sumxor3:152|Ri~3' 
-- Equation name is '_LC13_A2', type is buried 
-- synthesized logic cell 
_LC13_A2 = LCELL( _EQ087 $  GND);
  _EQ087 = !P00 &  Q00;

-- Node name is '|sumxor3:153|:11' = '|sumxor3:153|Ri' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ088 $  _LC4_A2);
  _EQ088 = !F0 &  F2 & !F3 &  P02 & !Q02
         # !F0 & !F1 &  F2 & !F3 & !P02 &  Q02
         #  _LC16_A4
         #  _LC15_A4;

-- Node name is '|sumxor3:153|~11~1' = '|sumxor3:153|Ri~1' 
-- Equation name is '_LC16_A4', type is buried 
-- synthesized logic cell 
_LC16_A4 = LCELL( _EQ089 $  GND);
  _EQ089 =  F0 & !F2 &  P02 & !Q02
         #  F0 & !F2 &  F3 & !Q02
         #  F0 &  F1 & !F2 &  P02
         #  F1 & !F2 &  F3 &  P02 &  Q02
         #  F0 & !F1 &  F2 & !F3 &  P02 &  Q02;

-- Node name is '|sumxor3:153|~11~2' = '|sumxor3:153|Ri~2' 
-- Equation name is '_LC15_A4', type is buried 
-- synthesized logic cell 
_LC15_A4 = LCELL( _EQ090 $  GND);
  _EQ090 = !F1 & !F2 &  F3 &  P02 & !Q02
         # !F0 &  F1 & !F3 &  P02 & !Q02
         #  F0 & !F1 & !F2 & !P02 &  Q02
         # !F0 &  F1 &  F2 & !F3 &  P02
         #  F0 & !F1 &  F2 & !F3 & !P02 & !Q02;

-- Node name is '|sumxor3:154|:11' = '|sumxor3:154|Ri' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL(!_LC7_A4 $  _LC1_A2);

-- Node name is '|sumxor3:154|~11~1' = '|sumxor3:154|Ri~1' 
-- Equation name is '_LC7_A4', type is buried 
-- synthesized logic cell 
!_LC7_A4 = _LC7_A4~NOT;
_LC7_A4~NOT = LCELL( _EQ091 $  _EQ092);
  _EQ091 =  F0 &  F1 &  F2 & !F3 &  P03
         # !F0 & !F1 &  F2 & !F3 &  Q03
         #  F0 & !F1 & !F2 & !F3 &  Q03
         #  F0 & !F1 &  F2 & !F3 & !Q03;
  _EQ092 =  F2 &  _LC1_A4;

-- Node name is '|sumxor3:155|:11' = '|sumxor3:155|Ri' 
-- Equation name is '_LC3_D3', type is buried 
_LC3_D3  = LCELL(!_LC16_D3 $  _LC6_D3);

-- Node name is '|sumxor3:155|~11~1' = '|sumxor3:155|Ri~1' 
-- Equation name is '_LC16_D3', type is buried 
-- synthesized logic cell 
!_LC16_D3 = _LC16_D3~NOT;
_LC16_D3~NOT = LCELL( _EQ093 $  _EQ094);
  _EQ093 =  F0 &  F1 &  F2 & !F3 &  P04
         # !F0 & !F1 &  F2 & !F3 &  Q04
         #  F0 & !F1 & !F2 & !F3 &  Q04
         #  F0 & !F1 &  F2 & !F3 & !Q04;
  _EQ094 =  F2 & !_LC15_D3;

-- Node name is '|sumxor3:155|~11~2' = '|sumxor3:155|Ri~2' 
-- Equation name is '_LC15_D3', type is buried 
-- synthesized logic cell 
_LC15_D3 = LCELL( _EQ095 $  GND);
  _EQ095 = !_LC1_A3 & !_LC4_A4;

-- Node name is '|sumxor3:156|:11' = '|sumxor3:156|Ri' 
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = LCELL(!_LC13_D3 $  _LC4_D3);

-- Node name is '|sumxor3:156|~11~1' = '|sumxor3:156|Ri~1' 
-- Equation name is '_LC14_D3', type is buried 
-- synthesized logic cell 
_LC14_D3 = LCELL( _EQ096 $  GND);
  _EQ096 =  F0 & !P04 &  Q04
         #  F0 & !F1 & !_LC1_A3 & !_LC4_A4 &  Q04
         # !_LC1_A3 & !_LC4_A4 & !P04
         # !F0 & !P04 & !Q04
         #  F1 & !P04;

-- Node name is '|sumxor3:156|~11~2' = '|sumxor3:156|Ri~2' 
-- Equation name is '_LC13_D3', type is buried 
-- synthesized logic cell 
!_LC13_D3 = _LC13_D3~NOT;
_LC13_D3~NOT = LCELL( _EQ097 $  _EQ098);
  _EQ097 =  F0 &  F1 &  F2 & !F3 &  P05
         # !F0 & !F1 &  F2 & !F3 &  Q05
         #  F0 & !F1 & !F2 & !F3 &  Q05
         #  F0 & !F1 &  F2 & !F3 & !Q05;
  _EQ098 =  F2 & !F3 & !_LC12_D3 & !_LC14_D3;

-- Node name is '|sumxor3:156|~11~3' = '|sumxor3:156|Ri~3' 
-- Equation name is '_LC12_D3', type is buried 
-- synthesized logic cell 
_LC12_D3 = LCELL( _EQ099 $  GND);
  _EQ099 = !F0 & !_LC1_A3 & !_LC4_A4 & !Q04
         # !F0 &  F1 & !_LC1_A3 & !_LC4_A4;

-- Node name is '|sumxor3:157|:11' = '|sumxor3:157|Ri' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ100 $  _LC2_D3);
  _EQ100 = !F0 &  F2 & !F3 &  P06 & !Q06
         # !F0 & !F1 &  F2 & !F3 & !P06 &  Q06
         #  _LC10_A1
         #  _LC9_A1;

-- Node name is '|sumxor3:157|~11~1' = '|sumxor3:157|Ri~1' 
-- Equation name is '_LC10_A1', type is buried 
-- synthesized logic cell 
_LC10_A1 = LCELL( _EQ101 $  GND);
  _EQ101 =  F0 & !F2 &  P06 & !Q06
         #  F0 & !F2 &  F3 & !Q06
         #  F0 &  F1 & !F2 &  P06
         #  F1 & !F2 &  F3 &  P06 &  Q06
         #  F0 & !F1 &  F2 & !F3 &  P06 &  Q06;

-- Node name is '|sumxor3:157|~11~2' = '|sumxor3:157|Ri~2' 
-- Equation name is '_LC9_A1', type is buried 
-- synthesized logic cell 
_LC9_A1  = LCELL( _EQ102 $  GND);
  _EQ102 = !F1 & !F2 &  F3 &  P06 & !Q06
         # !F0 &  F1 & !F3 &  P06 & !Q06
         #  F0 & !F1 & !F2 & !P06 &  Q06
         # !F0 &  F1 &  F2 & !F3 &  P06
         #  F0 & !F1 &  F2 & !F3 & !P06 & !Q06;

-- Node name is '|sumxor3:158|:11' = '|sumxor3:158|Ri' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL(!_LC5_A1 $  _LC7_A1);

-- Node name is '|sumxor3:158|~11~1' = '|sumxor3:158|Ri~1' 
-- Equation name is '_LC5_A1', type is buried 
-- synthesized logic cell 
_LC5_A1  = LCELL( _EQ103 $ !_LC3_A1);
  _EQ103 =  F0 &  F1 &  F2 & !F3 &  P07
         # !F0 & !F1 &  F2 & !F3 &  Q07
         #  F0 & !F1 & !F2 & !F3 &  Q07
         #  F0 & !F1 &  F2 & !F3 & !Q07;

-- Node name is '|sumxor3:158|~11~2' = '|sumxor3:158|Ri~2' 
-- Equation name is '_LC3_A1', type is buried 
-- synthesized logic cell 
_LC3_A1  = LCELL( _EQ104 $  GND);
  _EQ104 =  F2 &  _LC2_D3 &  _LC6_A1
         #  F2 & !F3 &  _LC2_D3 &  P06
         #  F2 & !F3 &  _LC6_A1 &  P06;

-- Node name is '|sumxor3:159|:11' = '|sumxor3:159|Ri' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = LCELL(!_LC1_C4 $  _LC11_C4);

-- Node name is '|sumxor3:159|~11~1' = '|sumxor3:159|Ri~1' 
-- Equation name is '_LC1_C4', type is buried 
-- synthesized logic cell 
!_LC1_C4 = _LC1_C4~NOT;
_LC1_C4~NOT = LCELL( _EQ105 $  _EQ106);
  _EQ105 =  F0 &  F1 &  F2 & !F3 &  P08
         # !F0 & !F1 &  F2 & !F3 &  Q08
         #  F0 & !F1 & !F2 & !F3 &  Q08
         #  F0 & !F1 &  F2 & !F3 & !Q08;
  _EQ106 =  F2 & !_LC3_C4;

-- Node name is '|sumxor3:159|~11~2' = '|sumxor3:159|Ri~2' 
-- Equation name is '_LC3_C4', type is buried 
-- synthesized logic cell 
_LC3_C4  = LCELL( _EQ107 $  GND);
  _EQ107 = !_LC2_A1 & !_LC4_A3;

-- Node name is '|sumxor3:160|:11' = '|sumxor3:160|Ri' 
-- Equation name is '_LC8_C4', type is buried 
_LC8_C4  = LCELL(!_LC6_C4 $  _LC9_C4);

-- Node name is '|sumxor3:160|~11~1' = '|sumxor3:160|Ri~1' 
-- Equation name is '_LC5_C4', type is buried 
-- synthesized logic cell 
_LC5_C4  = LCELL( _EQ108 $  GND);
  _EQ108 =  F0 & !P08 &  Q08
         #  F0 & !F1 & !_LC2_A1 & !_LC4_A3 &  Q08
         # !_LC2_A1 & !_LC4_A3 & !P08
         # !F0 & !P08 & !Q08
         #  F1 & !P08;

-- Node name is '|sumxor3:160|~11~2' = '|sumxor3:160|Ri~2' 
-- Equation name is '_LC6_C4', type is buried 
-- synthesized logic cell 
!_LC6_C4 = _LC6_C4~NOT;
_LC6_C4~NOT = LCELL( _EQ109 $  _EQ110);
  _EQ109 =  F0 &  F1 &  F2 & !F3 &  P09
         # !F0 & !F1 &  F2 & !F3 &  Q09
         #  F0 & !F1 & !F2 & !F3 &  Q09
         #  F0 & !F1 &  F2 & !F3 & !Q09;
  _EQ110 =  F2 & !F3 & !_LC5_C4 & !_LC7_C4;

-- Node name is '|sumxor3:160|~11~3' = '|sumxor3:160|Ri~3' 
-- Equation name is '_LC7_C4', type is buried 
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ111 $  GND);
  _EQ111 = !F0 & !_LC2_A1 & !_LC4_A3 & !Q08
         # !F0 &  F1 & !_LC2_A1 & !_LC4_A3;

-- Node name is '|sumxor3:161|:11' = '|sumxor3:161|Ri' 
-- Equation name is '_LC11_D2', type is buried 
_LC11_D2 = LCELL( _EQ112 $  _LC2_C4);
  _EQ112 = !F0 &  F2 & !F3 &  P10 & !Q10
         # !F0 & !F1 &  F2 & !F3 & !P10 &  Q10
         #  _LC2_D2
         #  _LC6_D2;

-- Node name is '|sumxor3:161|~11~1' = '|sumxor3:161|Ri~1' 
-- Equation name is '_LC2_D2', type is buried 
-- synthesized logic cell 
_LC2_D2  = LCELL( _EQ113 $  GND);
  _EQ113 =  F0 & !F2 &  P10 & !Q10
         #  F0 & !F2 &  F3 & !Q10
         #  F0 &  F1 & !F2 &  P10
         #  F1 & !F2 &  F3 &  P10 &  Q10
         #  F0 & !F1 &  F2 & !F3 &  P10 &  Q10;

-- Node name is '|sumxor3:161|~11~2' = '|sumxor3:161|Ri~2' 
-- Equation name is '_LC6_D2', type is buried 
-- synthesized logic cell 
_LC6_D2  = LCELL( _EQ114 $  GND);
  _EQ114 = !F1 & !F2 &  F3 &  P10 & !Q10
         # !F0 &  F1 & !F3 &  P10 & !Q10
         #  F0 & !F1 & !F2 & !P10 &  Q10
         # !F0 &  F1 &  F2 & !F3 &  P10
         #  F0 & !F1 &  F2 & !F3 & !P10 & !Q10;

-- Node name is '|sumxor3:162|:11' = '|sumxor3:162|Ri' 
-- Equation name is '_LC3_D2', type is buried 
_LC3_D2  = LCELL(!_LC5_D2 $  _LC7_D2);

-- Node name is '|sumxor3:162|~11~1' = '|sumxor3:162|Ri~1' 
-- Equation name is '_LC5_D2', type is buried 
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ115 $ !_LC4_D2);
  _EQ115 =  F0 &  F1 &  F2 & !F3 &  P11
         # !F0 & !F1 &  F2 & !F3 &  Q11
         #  F0 & !F1 & !F2 & !F3 &  Q11
         #  F0 & !F1 &  F2 & !F3 & !Q11;

-- Node name is '|sumxor3:162|~11~2' = '|sumxor3:162|Ri~2' 
-- Equation name is '_LC4_D2', type is buried 
-- synthesized logic cell 
_LC4_D2  = LCELL( _EQ116 $  GND);
  _EQ116 =  F2 &  _LC2_C4 &  _LC9_D2
         #  F2 & !F3 &  _LC2_C4 &  P10
         #  F2 & !F3 &  _LC9_D2 &  P10;

-- Node name is '|sumxor3:163|:11' = '|sumxor3:163|Ri' 
-- Equation name is '_LC15_D5', type is buried 
_LC15_D5 = LCELL(!_LC7_D5 $  _LC10_D5);

-- Node name is '|sumxor3:163|~11~1' = '|sumxor3:163|Ri~1' 
-- Equation name is '_LC7_D5', type is buried 
-- synthesized logic cell 
!_LC7_D5 = _LC7_D5~NOT;
_LC7_D5~NOT = LCELL( _EQ117 $  _EQ118);
  _EQ117 =  F0 &  F1 &  F2 & !F3 &  P12
         # !F0 & !F1 &  F2 & !F3 &  Q12
         #  F0 & !F1 & !F2 & !F3 &  Q12
         #  F0 & !F1 &  F2 & !F3 & !Q12;
  _EQ118 =  F2 & !_LC6_D5;

-- Node name is '|sumxor3:163|~11~2' = '|sumxor3:163|Ri~2' 
-- Equation name is '_LC6_D5', type is buried 
-- synthesized logic cell 
_LC6_D5  = LCELL( _EQ119 $  GND);
  _EQ119 = !_LC1_D1 & !_LC1_D2;

-- Node name is '|sumxor3:164|:11' = '|sumxor3:164|Ri' 
-- Equation name is '_LC2_D5', type is buried 
_LC2_D5  = LCELL(!_LC4_D5 $  _LC8_D5);

-- Node name is '|sumxor3:164|~11~1' = '|sumxor3:164|Ri~1' 
-- Equation name is '_LC1_D5', type is buried 
-- synthesized logic cell 
_LC1_D5  = LCELL( _EQ120 $  GND);
  _EQ120 =  F0 & !P12 &  Q12
         #  F0 & !F1 & !_LC1_D1 & !_LC1_D2 &  Q12
         # !_LC1_D1 & !_LC1_D2 & !P12
         # !F0 & !P12 & !Q12
         #  F1 & !P12;

-- Node name is '|sumxor3:164|~11~2' = '|sumxor3:164|Ri~2' 
-- Equation name is '_LC4_D5', type is buried 
-- synthesized logic cell 
!_LC4_D5 = _LC4_D5~NOT;
_LC4_D5~NOT = LCELL( _EQ121 $  _EQ122);
  _EQ121 =  F0 &  F1 &  F2 & !F3 &  P13
         # !F0 & !F1 &  F2 & !F3 &  Q13
         #  F0 & !F1 & !F2 & !F3 &  Q13
         #  F0 & !F1 &  F2 & !F3 & !Q13;
  _EQ122 =  F2 & !F3 & !_LC1_D5 & !_LC5_D5;

-- Node name is '|sumxor3:164|~11~3' = '|sumxor3:164|Ri~3' 
-- Equation name is '_LC5_D5', type is buried 
-- synthesized logic cell 
_LC5_D5  = LCELL( _EQ123 $  GND);
  _EQ123 = !F0 & !_LC1_D1 & !_LC1_D2 & !Q12
         # !F0 &  F1 & !_LC1_D1 & !_LC1_D2;

-- Node name is '|sumxor3:165|:11' = '|sumxor3:165|Ri' 
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL( _EQ124 $  _LC3_D5);
  _EQ124 = !F0 &  F2 & !F3 &  P14 & !Q14
         # !F0 & !F1 &  F2 & !F3 & !P14 &  Q14
         #  _LC2_C1
         #  _LC3_C1;

-- Node name is '|sumxor3:165|~11~1' = '|sumxor3:165|Ri~1' 
-- Equation name is '_LC2_C1', type is buried 
-- synthesized logic cell 
_LC2_C1  = LCELL( _EQ125 $  GND);
  _EQ125 =  F0 & !F2 &  P14 & !Q14
         #  F0 & !F2 &  F3 & !Q14
         #  F0 &  F1 & !F2 &  P14
         #  F1 & !F2 &  F3 &  P14 &  Q14
         #  F0 & !F1 &  F2 & !F3 &  P14 &  Q14;

-- Node name is '|sumxor3:165|~11~2' = '|sumxor3:165|Ri~2' 
-- Equation name is '_LC3_C1', type is buried 
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ126 $  GND);
  _EQ126 = !F1 & !F2 &  F3 &  P14 & !Q14
         # !F0 &  F1 & !F3 &  P14 & !Q14
         #  F0 & !F1 & !F2 & !P14 &  Q14
         # !F0 &  F1 &  F2 & !F3 &  P14
         #  F0 & !F1 &  F2 & !F3 & !P14 & !Q14;

-- Node name is '|sumxor3:166|:11' = '|sumxor3:166|Ri' 
-- Equation name is '_LC11_C1', type is buried 
_LC11_C1 = LCELL(!_LC5_C1 $  _LC7_C1);

-- Node name is '|sumxor3:166|~11~1' = '|sumxor3:166|Ri~1' 
-- Equation name is '_LC5_C1', type is buried 
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ127 $ !_LC1_C1);
  _EQ127 =  F0 &  F1 &  F2 & !F3 &  P15
         # !F0 & !F1 &  F2 & !F3 &  Q15
         #  F0 & !F1 & !F2 & !F3 &  Q15
         #  F0 & !F1 &  F2 & !F3 & !Q15;

-- Node name is '|sumxor3:166|~11~2' = '|sumxor3:166|Ri~2' 
-- Equation name is '_LC1_C1', type is buried 
-- synthesized logic cell 
_LC1_C1  = LCELL( _EQ128 $  GND);
  _EQ128 =  F2 &  _LC3_D5 &  _LC9_C1
         #  F2 & !F3 &  _LC3_D5 &  P14
         #  F2 & !F3 &  _LC9_C1 &  P14;

-- Node name is '|sumxor3:167|:11' = '|sumxor3:167|Ri' 
-- Equation name is '_LC4_C2', type is buried 
_LC4_C2  = LCELL(!_LC1_C2 $  _LC8_C2);

-- Node name is '|sumxor3:167|~11~1' = '|sumxor3:167|Ri~1' 
-- Equation name is '_LC1_C2', type is buried 
-- synthesized logic cell 
!_LC1_C2 = _LC1_C2~NOT;
_LC1_C2~NOT = LCELL( _EQ129 $  _EQ130);
  _EQ129 =  F0 &  F1 &  F2 & !F3 &  P16
         # !F0 & !F1 &  F2 & !F3 &  Q16
         #  F0 & !F1 & !F2 & !F3 &  Q16
         #  F0 & !F1 &  F2 & !F3 & !Q16;
  _EQ130 =  F2 & !_LC6_C2;

-- Node name is '|sumxor3:167|~11~2' = '|sumxor3:167|Ri~2' 
-- Equation name is '_LC6_C2', type is buried 
-- synthesized logic cell 
_LC6_C2  = LCELL( _EQ131 $  GND);
  _EQ131 = !_LC2_C3 & !_LC6_C1;

-- Node name is '|sumxor3:168|:11' = '|sumxor3:168|Ri' 
-- Equation name is '_LC10_C2', type is buried 
_LC10_C2 = LCELL(!_LC2_C2 $  _LC12_C2);

-- Node name is '|sumxor3:168|~11~1' = '|sumxor3:168|Ri~1' 
-- Equation name is '_LC3_C2', type is buried 
-- synthesized logic cell 
_LC3_C2  = LCELL( _EQ132 $  GND);
  _EQ132 =  F0 & !P16 &  Q16
         #  F0 & !F1 & !_LC2_C3 & !_LC6_C1 &  Q16
         # !_LC2_C3 & !_LC6_C1 & !P16
         # !F0 & !P16 & !Q16
         #  F1 & !P16;

-- Node name is '|sumxor3:168|~11~2' = '|sumxor3:168|Ri~2' 
-- Equation name is '_LC2_C2', type is buried 
-- synthesized logic cell 
!_LC2_C2 = _LC2_C2~NOT;
_LC2_C2~NOT = LCELL( _EQ133 $  _EQ134);
  _EQ133 =  F0 &  F1 &  F2 & !F3 &  P17
         # !F0 & !F1 &  F2 & !F3 &  Q17
         #  F0 & !F1 & !F2 & !F3 &  Q17
         #  F0 & !F1 &  F2 & !F3 & !Q17;
  _EQ134 =  F2 & !F3 & !_LC3_C2 & !_LC7_C2;

-- Node name is '|sumxor3:168|~11~3' = '|sumxor3:168|Ri~3' 
-- Equation name is '_LC7_C2', type is buried 
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ135 $  GND);
  _EQ135 = !F0 & !_LC2_C3 & !_LC6_C1 & !Q16
         # !F0 &  F1 & !_LC2_C3 & !_LC6_C1;

-- Node name is '|sumxor3:169|:11' = '|sumxor3:169|Ri' 
-- Equation name is '_LC15_B3', type is buried 
_LC15_B3 = LCELL( _EQ136 $  _LC5_C2);
  _EQ136 = !F0 &  F2 & !F3 &  P18 & !Q18
         # !F0 & !F1 &  F2 & !F3 & !P18 &  Q18
         #  _LC8_B3
         #  _LC7_B3;

-- Node name is '|sumxor3:169|~11~1' = '|sumxor3:169|Ri~1' 
-- Equation name is '_LC8_B3', type is buried 
-- synthesized logic cell 
_LC8_B3  = LCELL( _EQ137 $  GND);
  _EQ137 =  F0 & !F2 &  P18 & !Q18
         #  F0 & !F2 &  F3 & !Q18
         #  F0 &  F1 & !F2 &  P18
         #  F1 & !F2 &  F3 &  P18 &  Q18
         #  F0 & !F1 &  F2 & !F3 &  P18 &  Q18;

-- Node name is '|sumxor3:169|~11~2' = '|sumxor3:169|Ri~2' 
-- Equation name is '_LC7_B3', type is buried 
-- synthesized logic cell 
_LC7_B3  = LCELL( _EQ138 $  GND);
  _EQ138 = !F1 & !F2 &  F3 &  P18 & !Q18
         # !F0 &  F1 & !F3 &  P18 & !Q18
         #  F0 & !F1 & !F2 & !P18 &  Q18
         # !F0 &  F1 &  F2 & !F3 &  P18
         #  F0 & !F1 &  F2 & !F3 & !P18 & !Q18;

-- Node name is '|sumxor3:170|:11' = '|sumxor3:170|Ri' 
-- Equation name is '_LC12_B3', type is buried 
_LC12_B3 = LCELL(!_LC6_B3 $  _LC4_B3);

-- Node name is '|sumxor3:170|~11~1' = '|sumxor3:170|Ri~1' 
-- Equation name is '_LC6_B3', type is buried 
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ139 $ !_LC5_B3);
  _EQ139 =  F0 &  F1 &  F2 & !F3 &  P19
         # !F0 & !F1 &  F2 & !F3 &  Q19
         #  F0 & !F1 & !F2 & !F3 &  Q19
         #  F0 & !F1 &  F2 & !F3 & !Q19;

-- Node name is '|sumxor3:170|~11~2' = '|sumxor3:170|Ri~2' 
-- Equation name is '_LC5_B3', type is buried 
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ140 $  GND);
  _EQ140 =  F2 &  _LC3_B3 &  _LC5_C2
         #  F2 & !F3 &  _LC5_C2 &  P18
         #  F2 & !F3 &  _LC3_B3 &  P18;

-- Node name is '|sumxor3:171|:11' = '|sumxor3:171|Ri' 
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL(!_LC12_B4 $  _LC5_B4);

-- Node name is '|sumxor3:171|~11~1' = '|sumxor3:171|Ri~1' 
-- Equation name is '_LC12_B4', type is buried 
-- synthesized logic cell 
!_LC12_B4 = _LC12_B4~NOT;
_LC12_B4~NOT = LCELL( _EQ141 $  _EQ142);
  _EQ141 =  F0 &  F1 &  F2 & !F3 &  P20
         # !F0 & !F1 &  F2 & !F3 &  Q20
         #  F0 & !F1 & !F2 & !F3 &  Q20
         #  F0 & !F1 &  F2 & !F3 & !Q20;
  _EQ142 =  F2 & !_LC11_B4;

-- Node name is '|sumxor3:171|~11~2' = '|sumxor3:171|Ri~2' 
-- Equation name is '_LC11_B4', type is buried 
-- synthesized logic cell 
_LC11_B4 = LCELL( _EQ143 $  GND);
  _EQ143 = !_LC1_B3 & !_LC2_B2;

-- Node name is '|sumxor3:172|:11' = '|sumxor3:172|Ri' 
-- Equation name is '_LC7_B4', type is buried 
_LC7_B4  = LCELL(!_LC9_B4 $  _LC1_B4);

-- Node name is '|sumxor3:172|~11~1' = '|sumxor3:172|Ri~1' 
-- Equation name is '_LC10_B4', type is buried 
-- synthesized logic cell 
_LC10_B4 = LCELL( _EQ144 $  GND);
  _EQ144 =  F0 & !P20 &  Q20
         #  F0 & !F1 & !_LC1_B3 & !_LC2_B2 &  Q20
         # !_LC1_B3 & !_LC2_B2 & !P20
         # !F0 & !P20 & !Q20
         #  F1 & !P20;

-- Node name is '|sumxor3:172|~11~2' = '|sumxor3:172|Ri~2' 
-- Equation name is '_LC9_B4', type is buried 
-- synthesized logic cell 
!_LC9_B4 = _LC9_B4~NOT;
_LC9_B4~NOT = LCELL( _EQ145 $  _EQ146);
  _EQ145 =  F0 &  F1 &  F2 & !F3 &  P21
         # !F0 & !F1 &  F2 & !F3 &  Q21
         #  F0 & !F1 & !F2 & !F3 &  Q21
         #  F0 & !F1 &  F2 & !F3 & !Q21;
  _EQ146 =  F2 & !F3 & !_LC8_B4 & !_LC10_B4;

-- Node name is '|sumxor3:172|~11~3' = '|sumxor3:172|Ri~3' 
-- Equation name is '_LC8_B4', type is buried 
-- synthesized logic cell 
_LC8_B4  = LCELL( _EQ147 $  GND);
  _EQ147 = !F0 & !_LC1_B3 & !_LC2_B2 & !Q20
         # !F0 &  F1 & !_LC1_B3 & !_LC2_B2;

-- Node name is '|sumxor3:173|:11' = '|sumxor3:173|Ri' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ148 $  _LC3_B4);
  _EQ148 = !F0 &  F2 & !F3 &  P22 & !Q22
         # !F0 & !F1 &  F2 & !F3 & !P22 &  Q22
         #  _LC4_B1
         #  _LC5_B1;

-- Node name is '|sumxor3:173|~11~1' = '|sumxor3:173|Ri~1' 
-- Equation name is '_LC4_B1', type is buried 
-- synthesized logic cell 
_LC4_B1  = LCELL( _EQ149 $  GND);
  _EQ149 =  F0 & !F2 &  P22 & !Q22
         #  F0 & !F2 &  F3 & !Q22
         #  F0 &  F1 & !F2 &  P22
         #  F1 & !F2 &  F3 &  P22 &  Q22
         #  F0 & !F1 &  F2 & !F3 &  P22 &  Q22;

-- Node name is '|sumxor3:173|~11~2' = '|sumxor3:173|Ri~2' 
-- Equation name is '_LC5_B1', type is buried 
-- synthesized logic cell 
_LC5_B1  = LCELL( _EQ150 $  GND);
  _EQ150 = !F1 & !F2 &  F3 &  P22 & !Q22
         # !F0 &  F1 & !F3 &  P22 & !Q22
         #  F0 & !F1 & !F2 & !P22 &  Q22
         # !F0 &  F1 &  F2 & !F3 &  P22
         #  F0 & !F1 &  F2 & !F3 & !P22 & !Q22;

-- Node name is '|sumxor3:174|:11' = '|sumxor3:174|Ri' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL(!_LC5_B5 $  _LC3_B5);

-- Node name is '|sumxor3:174|~11~1' = '|sumxor3:174|Ri~1' 
-- Equation name is '_LC5_B5', type is buried 
-- synthesized logic cell 
_LC5_B5  = LCELL( _EQ151 $ !_LC1_B1);
  _EQ151 = !F0 & !F1 &  F2 & !F3 &  Q23
         #  F0 & !F1 & !F2 & !F3 &  Q23
         #  F0 & !F1 &  F2 & !F3 & !Q23
         #  F0 &  F1 &  F2 & !F3 &  P23;

-- Node name is '|sumxor3:174|~11~2' = '|sumxor3:174|Ri~2' 
-- Equation name is '_LC1_B1', type is buried 
-- synthesized logic cell 
_LC1_B1  = LCELL( _EQ152 $  GND);
  _EQ152 =  F2 & !F3 &  _LC3_B4 &  P22
         #  F2 & !F3 &  _LC13_B1 &  P22
         #  F2 &  _LC3_B4 &  _LC13_B1;

-- Node name is '|xi:4|:32' = '|xi:4|Xi' 
-- Equation name is '_LC8_A2', type is buried 
!_LC8_A2 = _LC8_A2~NOT;
_LC8_A2~NOT = LCELL( _EQ153 $ !_LC3_A2);
  _EQ153 =  F0 & !F1 & !F2 &  F3 & !_LC3_A2 & !P00
         #  F1 & !F3 & !_LC3_A2 &  P00 & !Q00
         # !F1 & !F2 &  F3 & !_LC3_A2 &  P00 & !Q00
         # !F3 & !_LC1_C5 & !_LC3_A2 &  P00;

-- Node name is '|xi:4|~32~1' = '|xi:4|Xi~1' 
-- Equation name is '_LC3_A2', type is buried 
-- synthesized logic cell 
_LC3_A2  = LCELL( _EQ154 $  GND);
  _EQ154 =  F1 & !F2 &  F3 &  P00 &  Q00
         #  F0 & !F2 &  F3 & !Q00;

-- Node name is '|xi:4|~32~2' = '|xi:4|Xi~2' 
-- Equation name is '_LC1_C5', type is buried 
-- synthesized logic cell 
_LC1_C5  = LCELL( _EQ155 $  GND);
  _EQ155 = !F0 & !F2;

-- Node name is '|xi:5|:32' = '|xi:5|Xi' 
-- Equation name is '_LC6_A2', type is buried 
!_LC6_A2 = _LC6_A2~NOT;
_LC6_A2~NOT = LCELL( _EQ156 $ !_LC7_A2);
  _EQ156 =  F0 & !F1 & !F2 &  F3 & !_LC7_A2 & !P01
         #  F1 & !F3 & !_LC7_A2 &  P01 & !Q01
         # !F1 & !F2 &  F3 & !_LC7_A2 &  P01 & !Q01
         # !F3 & !_LC1_C5 & !_LC7_A2 &  P01;

-- Node name is '|xi:5|~32~1' = '|xi:5|Xi~1' 
-- Equation name is '_LC7_A2', type is buried 
-- synthesized logic cell 
_LC7_A2  = LCELL( _EQ157 $  GND);
  _EQ157 =  F1 & !F2 &  F3 &  P01 &  Q01
         #  F0 & !F2 &  F3 & !Q01;

-- Node name is '|xi:7|:32' = '|xi:7|Xi' 
-- Equation name is '_LC1_A2', type is buried 
!_LC1_A2 = _LC1_A2~NOT;
_LC1_A2~NOT = LCELL( _EQ158 $ !_LC5_A2);
  _EQ158 =  F0 & !F1 & !F2 &  F3 & !_LC5_A2 & !P03
         #  F1 & !F3 & !_LC5_A2 &  P03 & !Q03
         # !F1 & !F2 &  F3 & !_LC5_A2 &  P03 & !Q03
         # !F3 & !_LC1_C5 & !_LC5_A2 &  P03;

-- Node name is '|xi:7|~32~1' = '|xi:7|Xi~1' 
-- Equation name is '_LC5_A2', type is buried 
-- synthesized logic cell 
_LC5_A2  = LCELL( _EQ159 $  GND);
  _EQ159 =  F1 & !F2 &  F3 &  P03 &  Q03
         #  F0 & !F2 &  F3 & !Q03;

-- Node name is '|xi:8|:32' = '|xi:8|Xi' 
-- Equation name is '_LC6_D3', type is buried 
!_LC6_D3 = _LC6_D3~NOT;
_LC6_D3~NOT = LCELL( _EQ160 $ !_LC7_D3);
  _EQ160 =  F0 & !F1 & !F2 &  F3 & !_LC7_D3 & !P04
         #  F1 & !F3 & !_LC7_D3 &  P04 & !Q04
         # !F1 & !F2 &  F3 & !_LC7_D3 &  P04 & !Q04
         # !F3 & !_LC1_C5 & !_LC7_D3 &  P04;

-- Node name is '|xi:8|~32~1' = '|xi:8|Xi~1' 
-- Equation name is '_LC7_D3', type is buried 
-- synthesized logic cell 
_LC7_D3  = LCELL( _EQ161 $  GND);
  _EQ161 =  F1 & !F2 &  F3 &  P04 &  Q04
         #  F0 & !F2 &  F3 & !Q04;

-- Node name is '|xi:9|:32' = '|xi:9|Xi' 
-- Equation name is '_LC4_D3', type is buried 
!_LC4_D3 = _LC4_D3~NOT;
_LC4_D3~NOT = LCELL( _EQ162 $ !_LC5_D3);
  _EQ162 =  F0 & !F1 & !F2 &  F3 & !_LC5_D3 & !P05
         #  F1 & !F3 & !_LC5_D3 &  P05 & !Q05
         # !F1 & !F2 &  F3 & !_LC5_D3 &  P05 & !Q05
         # !F3 & !_LC1_C5 & !_LC5_D3 &  P05;

-- Node name is '|xi:9|~32~1' = '|xi:9|Xi~1' 
-- Equation name is '_LC5_D3', type is buried 
-- synthesized logic cell 
_LC5_D3  = LCELL( _EQ163 $  GND);
  _EQ163 =  F1 & !F2 &  F3 &  P05 &  Q05
         #  F0 & !F2 &  F3 & !Q05;

-- Node name is '|xi:11|:32' = '|xi:11|Xi' 
-- Equation name is '_LC7_A1', type is buried 
!_LC7_A1 = _LC7_A1~NOT;
_LC7_A1~NOT = LCELL( _EQ164 $ !_LC8_A1);
  _EQ164 =  F0 & !F1 & !F2 &  F3 & !_LC8_A1 & !P07
         #  F1 & !F3 & !_LC8_A1 &  P07 & !Q07
         # !F1 & !F2 &  F3 & !_LC8_A1 &  P07 & !Q07
         # !F3 & !_LC1_C5 & !_LC8_A1 &  P07;

-- Node name is '|xi:11|~32~1' = '|xi:11|Xi~1' 
-- Equation name is '_LC8_A1', type is buried 
-- synthesized logic cell 
_LC8_A1  = LCELL( _EQ165 $  GND);
  _EQ165 =  F1 & !F2 &  F3 &  P07 &  Q07
         #  F0 & !F2 &  F3 & !Q07;

-- Node name is '|xi:12|:32' = '|xi:12|Xi' 
-- Equation name is '_LC11_C4', type is buried 
!_LC11_C4 = _LC11_C4~NOT;
_LC11_C4~NOT = LCELL( _EQ166 $ !_LC12_C4);
  _EQ166 =  F0 & !F1 & !F2 &  F3 & !_LC12_C4 & !P08
         #  F1 & !F3 & !_LC12_C4 &  P08 & !Q08
         # !F1 & !F2 &  F3 & !_LC12_C4 &  P08 & !Q08
         # !F3 & !_LC1_C5 & !_LC12_C4 &  P08;

-- Node name is '|xi:12|~32~1' = '|xi:12|Xi~1' 
-- Equation name is '_LC12_C4', type is buried 
-- synthesized logic cell 
_LC12_C4 = LCELL( _EQ167 $  GND);
  _EQ167 =  F1 & !F2 &  F3 &  P08 &  Q08
         #  F0 & !F2 &  F3 & !Q08;

-- Node name is '|xi:13|:32' = '|xi:13|Xi' 
-- Equation name is '_LC9_C4', type is buried 
!_LC9_C4 = _LC9_C4~NOT;
_LC9_C4~NOT = LCELL( _EQ168 $ !_LC10_C4);
  _EQ168 =  F0 & !F1 & !F2 &  F3 & !_LC10_C4 & !P09
         #  F1 & !F3 & !_LC10_C4 &  P09 & !Q09
         # !F1 & !F2 &  F3 & !_LC10_C4 &  P09 & !Q09
         # !F3 & !_LC1_C5 & !_LC10_C4 &  P09;

-- Node name is '|xi:13|~32~1' = '|xi:13|Xi~1' 
-- Equation name is '_LC10_C4', type is buried 
-- synthesized logic cell 
_LC10_C4 = LCELL( _EQ169 $  GND);
  _EQ169 =  F1 & !F2 &  F3 &  P09 &  Q09
         #  F0 & !F2 &  F3 & !Q09;

-- Node name is '|xi:15|:32' = '|xi:15|Xi' 
-- Equation name is '_LC7_D2', type is buried 
!_LC7_D2 = _LC7_D2~NOT;
_LC7_D2~NOT = LCELL( _EQ170 $ !_LC8_D2);
  _EQ170 =  F0 & !F1 & !F2 &  F3 & !_LC8_D2 & !P11
         #  F1 & !F3 & !_LC8_D2 &  P11 & !Q11
         # !F1 & !F2 &  F3 & !_LC8_D2 &  P11 & !Q11
         # !F3 & !_LC1_C5 & !_LC8_D2 &  P11;

-- Node name is '|xi:15|~32~1' = '|xi:15|Xi~1' 
-- Equation name is '_LC8_D2', type is buried 
-- synthesized logic cell 
_LC8_D2  = LCELL( _EQ171 $  GND);
  _EQ171 =  F1 & !F2 &  F3 &  P11 &  Q11
         #  F0 & !F2 &  F3 & !Q11;

-- Node name is '|xi:16|:32' = '|xi:16|Xi' 
-- Equation name is '_LC10_D5', type is buried 
!_LC10_D5 = _LC10_D5~NOT;
_LC10_D5~NOT = LCELL( _EQ172 $ !_LC11_D5);
  _EQ172 =  F0 & !F1 & !F2 &  F3 & !_LC11_D5 & !P12
         #  F1 & !F3 & !_LC11_D5 &  P12 & !Q12
         # !F1 & !F2 &  F3 & !_LC11_D5 &  P12 & !Q12
         # !F3 & !_LC1_C5 & !_LC11_D5 &  P12;

-- Node name is '|xi:16|~32~1' = '|xi:16|Xi~1' 
-- Equation name is '_LC11_D5', type is buried 
-- synthesized logic cell 
_LC11_D5 = LCELL( _EQ173 $  GND);
  _EQ173 =  F1 & !F2 &  F3 &  P12 &  Q12
         #  F0 & !F2 &  F3 & !Q12;

-- Node name is '|xi:17|:32' = '|xi:17|Xi' 
-- Equation name is '_LC8_D5', type is buried 
!_LC8_D5 = _LC8_D5~NOT;
_LC8_D5~NOT = LCELL( _EQ174 $ !_LC9_D5);
  _EQ174 =  F0 & !F1 & !F2 &  F3 & !_LC9_D5 & !P13
         #  F1 & !F3 & !_LC9_D5 &  P13 & !Q13
         # !F1 & !F2 &  F3 & !_LC9_D5 &  P13 & !Q13
         # !F3 & !_LC1_C5 & !_LC9_D5 &  P13;

-- Node name is '|xi:17|~32~1' = '|xi:17|Xi~1' 
-- Equation name is '_LC9_D5', type is buried 
-- synthesized logic cell 
_LC9_D5  = LCELL( _EQ175 $  GND);
  _EQ175 =  F1 & !F2 &  F3 &  P13 &  Q13
         #  F0 & !F2 &  F3 & !Q13;

-- Node name is '|xi:19|:32' = '|xi:19|Xi' 
-- Equation name is '_LC7_C1', type is buried 
!_LC7_C1 = _LC7_C1~NOT;
_LC7_C1~NOT = LCELL( _EQ176 $ !_LC8_C1);
  _EQ176 =  F0 & !F1 & !F2 &  F3 & !_LC8_C1 & !P15
         #  F1 & !F3 & !_LC8_C1 &  P15 & !Q15
         # !F1 & !F2 &  F3 & !_LC8_C1 &  P15 & !Q15
         # !F3 & !_LC1_C5 & !_LC8_C1 &  P15;

-- Node name is '|xi:19|~32~1' = '|xi:19|Xi~1' 
-- Equation name is '_LC8_C1', type is buried 
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ177 $  GND);
  _EQ177 =  F1 & !F2 &  F3 &  P15 &  Q15
         #  F0 & !F2 &  F3 & !Q15;

-- Node name is '|xi:20|:32' = '|xi:20|Xi' 
-- Equation name is '_LC8_C2', type is buried 
!_LC8_C2 = _LC8_C2~NOT;
_LC8_C2~NOT = LCELL( _EQ178 $ !_LC9_C2);
  _EQ178 =  F0 & !F1 & !F2 &  F3 & !_LC9_C2 & !P16
         #  F1 & !F3 & !_LC9_C2 &  P16 & !Q16
         # !F1 & !F2 &  F3 & !_LC9_C2 &  P16 & !Q16
         # !F3 & !_LC1_C5 & !_LC9_C2 &  P16;

-- Node name is '|xi:20|~32~1' = '|xi:20|Xi~1' 
-- Equation name is '_LC9_C2', type is buried 
-- synthesized logic cell 
_LC9_C2  = LCELL( _EQ179 $  GND);
  _EQ179 =  F1 & !F2 &  F3 &  P16 &  Q16
         #  F0 & !F2 &  F3 & !Q16;

-- Node name is '|xi:21|:32' = '|xi:21|Xi' 
-- Equation name is '_LC12_C2', type is buried 
!_LC12_C2 = _LC12_C2~NOT;
_LC12_C2~NOT = LCELL( _EQ180 $ !_LC11_C2);
  _EQ180 =  F0 & !F1 & !F2 &  F3 & !_LC11_C2 & !P17
         #  F1 & !F3 & !_LC11_C2 &  P17 & !Q17
         # !F1 & !F2 &  F3 & !_LC11_C2 &  P17 & !Q17
         # !F3 & !_LC1_C5 & !_LC11_C2 &  P17;

-- Node name is '|xi:21|~32~1' = '|xi:21|Xi~1' 
-- Equation name is '_LC11_C2', type is buried 
-- synthesized logic cell 
_LC11_C2 = LCELL( _EQ181 $  GND);
  _EQ181 =  F1 & !F2 &  F3 &  P17 &  Q17
         #  F0 & !F2 &  F3 & !Q17;

-- Node name is '|xi:23|:32' = '|xi:23|Xi' 
-- Equation name is '_LC4_B3', type is buried 
!_LC4_B3 = _LC4_B3~NOT;
_LC4_B3~NOT = LCELL( _EQ182 $ !_LC2_B3);
  _EQ182 =  F0 & !F1 & !F2 &  F3 & !_LC2_B3 & !P19
         #  F1 & !F3 & !_LC2_B3 &  P19 & !Q19
         # !F1 & !F2 &  F3 & !_LC2_B3 &  P19 & !Q19
         # !F3 & !_LC1_C5 & !_LC2_B3 &  P19;

-- Node name is '|xi:23|~32~1' = '|xi:23|Xi~1' 
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ183 $  GND);
  _EQ183 =  F1 & !F2 &  F3 &  P19 &  Q19
         #  F0 & !F2 &  F3 & !Q19;

-- Node name is '|xi:24|:32' = '|xi:24|Xi' 
-- Equation name is '_LC5_B4', type is buried 
!_LC5_B4 = _LC5_B4~NOT;
_LC5_B4~NOT = LCELL( _EQ184 $ !_LC6_B4);
  _EQ184 =  F0 & !F1 & !F2 &  F3 & !_LC6_B4 & !P20
         #  F1 & !F3 & !_LC6_B4 &  P20 & !Q20
         # !F1 & !F2 &  F3 & !_LC6_B4 &  P20 & !Q20
         # !F3 & !_LC1_C5 & !_LC6_B4 &  P20;

-- Node name is '|xi:24|~32~1' = '|xi:24|Xi~1' 
-- Equation name is '_LC6_B4', type is buried 
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ185 $  GND);
  _EQ185 =  F1 & !F2 &  F3 &  P20 &  Q20
         #  F0 & !F2 &  F3 & !Q20;

-- Node name is '|xi:25|:32' = '|xi:25|Xi' 
-- Equation name is '_LC1_B4', type is buried 
!_LC1_B4 = _LC1_B4~NOT;
_LC1_B4~NOT = LCELL( _EQ186 $ !_LC4_B4);
  _EQ186 =  F0 & !F1 & !F2 &  F3 & !_LC4_B4 & !P21
         #  F1 & !F3 & !_LC4_B4 &  P21 & !Q21
         # !F1 & !F2 &  F3 & !_LC4_B4 &  P21 & !Q21
         # !F3 & !_LC1_C5 & !_LC4_B4 &  P21;

-- Node name is '|xi:25|~32~1' = '|xi:25|Xi~1' 
-- Equation name is '_LC4_B4', type is buried 
-- synthesized logic cell 
_LC4_B4  = LCELL( _EQ187 $  GND);
  _EQ187 =  F1 & !F2 &  F3 &  P21 &  Q21
         #  F0 & !F2 &  F3 & !Q21;

-- Node name is '|xi:27|:32' = '|xi:27|Xi' 
-- Equation name is '_LC3_B5', type is buried 
!_LC3_B5 = _LC3_B5~NOT;
_LC3_B5~NOT = LCELL( _EQ188 $ !_LC4_B5);
  _EQ188 =  F0 & !F2 &  F3 & !_LC4_B5 & !Q23
         #  F0 & !F1 & !F2 &  F3 & !_LC4_B5 & !P23
         #  F1 & !F3 & !_LC4_B5 &  P23 & !Q23
         # !F3 & !_LC1_C5 & !_LC4_B5 &  P23;

-- Node name is '|xi:27|~32~1' = '|xi:27|Xi~1' 
-- Equation name is '_LC4_B5', type is buried 
-- synthesized logic cell 
_LC4_B5  = LCELL( _EQ189 $  GND);
  _EQ189 =  F1 & !F2 &  F3 &  P23 &  Q23
         # !F1 & !F2 &  F3 &  P23 & !Q23;

-- Node name is '|yi:107|:17' = '|yi:107|Yi' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ190 $  GND);
  _EQ190 =  F0 &  F1 &  F2 & !F3 &  P06
         # !F0 & !F1 &  F2 & !F3 &  Q06
         #  F0 & !F1 & !F2 & !F3 &  Q06
         #  F0 & !F1 &  F2 & !F3 & !Q06;

-- Node name is '|yi:111|:17' = '|yi:111|Yi' 
-- Equation name is '_LC9_D2', type is buried 
_LC9_D2  = LCELL( _EQ191 $  GND);
  _EQ191 =  F0 &  F1 &  F2 & !F3 &  P10
         # !F0 & !F1 &  F2 & !F3 &  Q10
         #  F0 & !F1 & !F2 & !F3 &  Q10
         #  F0 & !F1 &  F2 & !F3 & !Q10;

-- Node name is '|yi:115|:17' = '|yi:115|Yi' 
-- Equation name is '_LC9_C1', type is buried 
_LC9_C1  = LCELL( _EQ192 $  GND);
  _EQ192 =  F0 &  F1 &  F2 & !F3 &  P14
         # !F0 & !F1 &  F2 & !F3 &  Q14
         #  F0 & !F1 & !F2 & !F3 &  Q14
         #  F0 & !F1 &  F2 & !F3 & !Q14;

-- Node name is '|yi:119|:17' = '|yi:119|Yi' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = LCELL( _EQ193 $  GND);
  _EQ193 =  F0 &  F1 &  F2 & !F3 &  P18
         # !F0 & !F1 &  F2 & !F3 &  Q18
         #  F0 & !F1 & !F2 & !F3 &  Q18
         #  F0 & !F1 &  F2 & !F3 & !Q18;

-- Node name is '|yi:123|:17' = '|yi:123|Yi' 
-- Equation name is '_LC13_B1', type is buried 
_LC13_B1 = LCELL( _EQ194 $  GND);
  _EQ194 =  F0 &  F1 &  F2 & !F3 &  P22
         # !F0 & !F1 &  F2 & !F3 &  Q22
         #  F0 & !F1 & !F2 & !F3 &  Q22
         #  F0 & !F1 &  F2 & !F3 & !Q22;



Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\lsm.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:09
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:11


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,283K
