// Seed: 7238220
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  bit  id_5 = -1'b0;
  bit  id_6;
  wire id_7;
  always @(posedge 1) $unsigned(89);
  ;
  initial begin : LABEL_0
    id_5 <= -1;
    id_6 = "";
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd78
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  output wire _id_1;
  logic [-1 : id_1] id_6;
  ;
  assign id_4[-1] = -1'b0 - id_3;
endmodule
