Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 3d3114b0508643ef871648492addd269 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fourBitRegAsync_testbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fourBitRegAsync_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "fourBitRegAsync_testbench_time_impl.sdf", for root module "fourBitRegAsync_testbench/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "fourBitRegAsync_testbench_time_impl.sdf", for root module "fourBitRegAsync_testbench/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.fourBitRegAsync
Compiling module xil_defaultlib.fourBitRegAsync_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot fourBitRegAsync_testbench_time_impl
