
*** Running vivado
    with args -log Radar_Filter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Radar_Filter.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Radar_Filter.tcl -notrace
Command: link_design -top Radar_Filter -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Arty-S7-50-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 641.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 646.039 ; gain = 314.387
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.837 . Memory (MB): peak = 652.715 ; gain = 6.676

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1484b636c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1115.000 ; gain = 462.285

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2025bd72c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2025bd72c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 170c1f6bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 170c1f6bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1006c42fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1006c42fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1207.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1006c42fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1207.324 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1006c42fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1207.324 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1006c42fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.324 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.324 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1006c42fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1207.324 ; gain = 561.285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1207.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Radar_Filter.runs/impl_1/Radar_Filter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Radar_Filter_drc_opted.rpt -pb Radar_Filter_drc_opted.pb -rpx Radar_Filter_drc_opted.rpx
Command: report_drc -file Radar_Filter_drc_opted.rpt -pb Radar_Filter_drc_opted.pb -rpx Radar_Filter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/hardi/Documents/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Radar_Filter.runs/impl_1/Radar_Filter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 76a6926b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1207.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.324 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ddcb4b40

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1211.570 ; gain = 4.246

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eeb7605a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eeb7605a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1220.215 ; gain = 12.891
Phase 1 Placer Initialization | Checksum: eeb7605a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15ba00532

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1220.215 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1659a6713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.215 ; gain = 12.891
Phase 2 Global Placement | Checksum: 184f2aaa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 184f2aaa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19baac739

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1542c0d99

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a1648304

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: a5927543

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ca486ca4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1570fe149

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891
Phase 3 Detail Placement | Checksum: 1570fe149

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21b7921f3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 21b7921f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.057. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 143ba5eee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891
Phase 4.1 Post Commit Optimization | Checksum: 143ba5eee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143ba5eee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 143ba5eee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.215 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: d9aefba4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d9aefba4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891
Ending Placer Task | Checksum: b765fa90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.215 ; gain = 12.891
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1225.680 ; gain = 5.465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1225.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Radar_Filter.runs/impl_1/Radar_Filter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Radar_Filter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1225.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Radar_Filter_utilization_placed.rpt -pb Radar_Filter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Radar_Filter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1225.680 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5eda8b4a ConstDB: 0 ShapeSum: 588b6f46 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1545fabd7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1345.043 ; gain = 119.363
Post Restoration Checksum: NetGraph: dda72c67 NumContArr: 76b87f70 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1545fabd7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1377.332 ; gain = 151.652

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1545fabd7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1383.387 ; gain = 157.707

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1545fabd7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1383.387 ; gain = 157.707
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fbbeeb4e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1386.996 ; gain = 161.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.079  | TNS=0.000  | WHS=-0.146 | THS=-3.759 |

Phase 2 Router Initialization | Checksum: 1a23eaec2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1386.996 ; gain = 161.316

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16c6288f7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1387.203 ; gain = 161.523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.852  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a354df1b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527
Phase 4 Rip-up And Reroute | Checksum: 1a354df1b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19a17b47d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.935  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19a17b47d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19a17b47d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527
Phase 5 Delay and Skew Optimization | Checksum: 19a17b47d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1352b06f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.935  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ce0ffdb7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527
Phase 6 Post Hold Fix | Checksum: 1ce0ffdb7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0662521 %
  Global Horizontal Routing Utilization  = 0.0701458 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13fc13df7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1387.207 ; gain = 161.527

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13fc13df7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1389.223 ; gain = 163.543

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11e812985

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1389.223 ; gain = 163.543

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.935  | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11e812985

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1389.223 ; gain = 163.543
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1389.223 ; gain = 163.543

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1389.223 ; gain = 163.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.223 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1389.223 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Radar_Filter.runs/impl_1/Radar_Filter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Radar_Filter_drc_routed.rpt -pb Radar_Filter_drc_routed.pb -rpx Radar_Filter_drc_routed.rpx
Command: report_drc -file Radar_Filter_drc_routed.rpt -pb Radar_Filter_drc_routed.pb -rpx Radar_Filter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Radar_Filter.runs/impl_1/Radar_Filter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Radar_Filter_methodology_drc_routed.rpt -pb Radar_Filter_methodology_drc_routed.pb -rpx Radar_Filter_methodology_drc_routed.rpx
Command: report_methodology -file Radar_Filter_methodology_drc_routed.rpt -pb Radar_Filter_methodology_drc_routed.pb -rpx Radar_Filter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/hardi/Documents/ELEC3356-01 Digital Systems/Projects/Radar Filter Final Project/Radar_Filter/Radar_Filter.runs/impl_1/Radar_Filter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Radar_Filter_power_routed.rpt -pb Radar_Filter_power_summary_routed.pb -rpx Radar_Filter_power_routed.rpx
Command: report_power -file Radar_Filter_power_routed.rpt -pb Radar_Filter_power_summary_routed.pb -rpx Radar_Filter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Radar_Filter_route_status.rpt -pb Radar_Filter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Radar_Filter_timing_summary_routed.rpt -pb Radar_Filter_timing_summary_routed.pb -rpx Radar_Filter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Radar_Filter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Radar_Filter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Radar_Filter_bus_skew_routed.rpt -pb Radar_Filter_bus_skew_routed.pb -rpx Radar_Filter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 13:17:26 2025...
