(PCB DiagramaSensoresAlterado1
 (parser
  (host_cad ARES)
  (host_version 7.8 SP2)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -13.27160 -15.00160 10.57160 16.46160))
  (boundary (path signal 0.20320 -13.17000 -14.90000 10.47000 -14.90000 10.47000 16.36000
   -13.17000 16.36000 -13.17000 -14.90000))
  (boundary (path signal 0.20320 -13.00000 -7.40000 -7.50000 -7.40000 -7.50000 16.25000
   -13.00000 16.25000 -13.00000 -7.40000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
    PS4
   )
  )
  (rule
   (width 0.30480)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component NRF_J1 (place J1 -9.99000 -11.90000 front 0))
  (component "CONN-SIL8_GY1" (place GY1 -0.25000 -4.89000 front 90))
  (component "CONN-SIL2_J2" (place J2 4.05000 10.11000 front -270))
  (component RESC2012X50_R1 (place R1 3.50000 7.10000 front 0))
  (component RESC2012X50_RUP1 (place RUP1 3.50000 3.60000 front 0))
  (component RESC2012X50_RUP2 (place RUP2 3.50000 0.00000 front 0))
  (component "CONN-SIL2_BTN1" (place BTN1 7.50000 12.64000 front -90))
 )
 (library
  (image NRF_J1 (side front)
   (outline (rect TOP -1.37160 -1.37160 19.23160 20.41160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.00000 0.00000)
   (pin PS1 (rotate 0) 2 4.00000 0.00000)
   (pin PS1 (rotate 0) 3 6.00000 0.00000)
   (pin PS1 (rotate 0) 4 8.00000 0.00000)
   (pin PS1 (rotate 0) 5 10.00000 0.00000)
   (pin PS1 (rotate 0) 6 12.00000 0.00000)
   (pin PS1 (rotate 0) 7 14.00000 0.00000)
   (pin PS1 (rotate 0) 8 16.00000 0.00000)
   (pin PS1 (rotate 0) 9 18.00000 0.00000)
   (pin PS1 (rotate 0) 10 18.00000 3.00000)
   (pin PS1 (rotate 0) 11 18.00000 5.00000)
   (pin PS1 (rotate 0) 12 18.00000 7.00000)
   (pin PS1 (rotate 0) 13 18.00000 9.00000)
   (pin PS1 (rotate 0) 14 18.00000 11.00000)
   (pin PS1 (rotate 0) 15 18.00000 13.00000)
   (pin PS1 (rotate 0) 16 18.00000 15.00000)
   (pin PS1 (rotate 0) 17 18.00000 17.00000)
   (pin PS1 (rotate 0) 18 18.00000 19.00000)
  )
  (image "CONN-SIL8_GY1" (side front)
   (outline (rect TOP -1.37160 -1.37160 19.15160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
  )
  (image "CONN-SIL2_J2" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image RESC2012X50_R1 (side front)
   (outline (rect TOP -0.77500 -1.02500 2.77500 1.02500))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.00000 0.00000)
  )
  (image RESC2012X50_RUP1 (side front)
   (outline (rect TOP -0.77500 -1.02500 2.77500 1.02500))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.00000 0.00000)
  )
  (image RESC2012X50_RUP2 (side front)
   (outline (rect TOP -0.77500 -1.02500 2.77500 1.02500))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.00000 0.00000)
  )
  (image "CONN-SIL2_BTN1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (padstack PS0 (absolute on) (shape (rect TOP -0.76200 -0.76200 0.76200 0.76200)))
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I1 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I2 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I3 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I4 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I5 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I6 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I7 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I8 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I9 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I10 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I11 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I12 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I13 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect I14 -0.76200 -0.76200 0.76200 0.76200))
   (shape (rect BOT -0.76200 -0.76200 0.76200 0.76200))
  )
  (padstack PS2 (absolute on) (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600)))
  (padstack PS3 (absolute on) (shape (rect TOP -0.46990 -0.72390 0.46990 0.72390)))
  (padstack PS4 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
 )
 (network
  (net "#00010"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-18 R1-1 BTN1-1)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-1 GY1-2 J2-1 BTN1-0)
  )
  (net "INT"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-11 GY1-6)
  )
  (net "SCL"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-9 GY1-3 RUP2-0)
  )
  (net "SDA"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J1-10 GY1-4 RUP1-0)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins J1-0 GY1-1 J2-0 R1-0 RUP1-1 RUP2-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00010"
   "INT"
   "SCL"
   "SDA"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.30480)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 0.30480 8.01000 7.10000 7.50000 7.61000 7.50000 10.10000) (net "#00010")
  )
  (wire (path TOP 0.30480 8.01000 7.10000 5.50000 7.10000) (net "#00010"))
   (wire (path TOP 0.30480 -0.25000 0.19000 -3.36500 0.19000 -3.81000 0.63500 -5.08000 0.63500
  ) (net "GND"))
   (wire (path TOP 0.30480 -5.08000 0.63500 -5.71500 1.27000 -5.71500 13.97000 -5.08000 14.60500
   2.09500 14.60500 4.05000 12.65000) (net "GND"))
   (wire (path TOP 0.30480 -5.08000 0.63500 -5.08000 -7.62000 -7.99000 -10.53000 -7.99000 -11.90000
  ) (net "GND"))
   (wire (path TOP 0.30480 4.05000 12.65000 5.71500 12.65000 5.72500 12.64000 7.50000 12.64000
  ) (net "GND"))
   (wire (path TOP 0.30480 -3.81000 12.06500 -2.31140 10.56640 -0.46640 10.56640 -0.25000 10.35000
  ) (net "INT"))
   (wire (path TOP 0.30480 -0.25000 2.73000 -4.44500 2.73000 -5.08000 3.36500 -5.08000 6.98500
   -3.17500 8.89000) (net "SCL"))
   (wire (path TOP 0.30480 -0.25000 2.73000 1.27000 2.73000 1.27000 0.63500 1.90500 0.00000
   3.50000 0.00000) (net "SCL"))
   (wire (path TOP 0.30480 -0.25000 5.27000 3.50000 5.27000 3.50000 3.60000) (net "SDA")
  )
   (wire (path TOP 0.30480 -3.17500 4.44500 -2.35000 5.27000 -0.25000 5.27000) (net "SDA")
  )
   (wire (path TOP 0.30480 -0.25000 -2.35000 -2.54000 -2.35000 -3.17500 -2.98500 -3.17500 -9.52500
  ) (net "VCC/VDD"))
   (wire (path TOP 0.30480 -0.25000 -2.35000 4.44500 -2.35000 5.50000 -1.29500 5.50000 0.00000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.30480 5.50000 3.60000 4.44500 3.60000 4.44500 7.10000 3.50000 7.10000
  ) (net "VCC/VDD"))
   (wire (path TOP 0.30480 3.50000 7.10000 3.50000 8.25500 4.05000 8.25500 4.05000 10.11000
  ) (net "VCC/VDD"))
  (wire (path TOP 0.30480 5.50000 0.00000 5.50000 3.60000) (net "VCC/VDD"))
   (wire (path BOT 0.30480 8.01000 -6.90000 5.71500 -6.90000 5.71500 5.71500 5.08000 6.35000
    -4.44500 6.35000 -5.08000 6.98500 -5.08000 10.79500 -3.81000 12.06500) (net "INT")
  )
   (wire (path BOT 0.30480 -3.17500 8.89000 8.89000 8.89000 9.52500 8.25500 9.52500 -10.38500
   8.01000 -11.90000) (net "SCL"))
   (wire (path BOT 0.30480 -3.17500 4.44500 -0.63500 1.90500 -0.63500 -8.25500 0.01000 -8.90000
   8.01000 -8.90000) (net "SDA"))
   (wire (path BOT 0.30480 -3.17500 -9.52500 -7.61500 -9.52500 -9.99000 -11.90000) (net "VCC/VDD")
  )
  (via PS4 -3.81000 12.06500 (net "INT"))
  (via PS4 -3.17500 8.89000 (net "SCL"))
  (via PS4 -3.17500 4.44500 (net "SDA"))
  (via PS4 -3.17500 -9.52500 (net "VCC/VDD"))
 )
)
