parent	,	V_17
cfg_hi	,	V_39
dwc_dump_chan_regs	,	F_31
"%s\n"	,	L_29
RAW	,	V_95
"  desc: s0x%x d0x%x l0x%x c0x%x:%x\n"	,	L_14
"  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x\n"	,	L_5
dev	,	V_16
dw_dma_parse_dt	,	F_118
channel_clear_bit	,	F_35
async_tx_ack	,	F_43
platform_get_device_id	,	F_135
DMA_FROM_DEVICE	,	V_86
unlikely	,	F_65
for_each_sg	,	F_80
active	,	V_99
EIO	,	V_184
DMA_PRIVATE	,	V_269
dw_params	,	V_242
XFER	,	V_53
channel_writel	,	F_28
size	,	V_239
xfer_count	,	V_125
DWC_CTLL_FC_M2M	,	V_132
of_node	,	V_227
dwc_chan_pause	,	F_87
dst_maxburst	,	V_167
"new cyclic period llp 0x%08x\n"	,	L_17
src_addr_width	,	V_156
dwc_prep_slave_sg	,	F_77
CFG	,	V_220
dwc_dump_lli	,	F_56
test_bit	,	F_54
"xfer"	,	L_20
"queue and/or active list are not empty\n"	,	L_39
GFP_ATOMIC	,	V_188
data_width	,	V_15
of_property_read_u32	,	F_120
EBUSY	,	V_207
DWC_CFGL_FIFO_EMPTY	,	V_169
DMA_MEM_TO_MEM	,	V_129
dwc_handle_cyclic	,	F_64
clear_bit	,	F_55
dw_lli	,	V_103
DW_DMA_IS_CYCLIC	,	V_112
i	,	V_26
irq	,	V_114
DWC_DEFAULT_CTLLO	,	F_74
dma_async_device_register	,	F_142
fls	,	F_84
m	,	V_13
dst_master	,	V_3
set_runtime_config	,	F_86
r	,	V_260
dst_addr_width	,	V_147
v	,	V_55
err_desc_alloc	,	V_189
of_property_read_bool	,	F_121
dwc_fast_fls	,	F_30
period_len	,	V_211
DWC_CFGL_CH_PRIOR	,	F_24
platform_device	,	V_223
DMA_COMPL_DEST_UNMAP_SINGLE	,	V_85
dma_writel	,	F_53
dev_dbg	,	F_16
CFG_HI	,	V_51
tx_node_active	,	V_68
"BUG: Unexpected interrupts pending: 0x%x\n"	,	L_24
dw	,	V_9
DWC_CFGH_FIFO_MODE	,	V_35
"BUG: Attempted to start non-idle channel\n"	,	L_6
"  freeing descriptor %p\n"	,	L_35
"%s: llp=0x%llx\n"	,	L_12
reg	,	V_143
dst_addr	,	V_148
sgl	,	V_137
req	,	V_195
ret	,	V_25
to_dw_dma_chan	,	F_62
list	,	V_90
period_callback	,	V_107
spin_unlock_irqrestore	,	F_17
dma_async_tx_descriptor	,	V_81
DW_CFG_DMA_EN	,	V_221
free_list	,	V_33
sg_dma_address	,	F_81
dwc_get_data_width	,	F_6
platform_get_resource	,	F_124
dma_cookie_status	,	F_92
dw_resume_noirq	,	F_153
child	,	V_31
private	,	V_12
dma_cookie_complete	,	F_42
dst_width	,	V_128
dev_vdbg	,	F_18
DW_DMA_FC_D_P2M	,	V_160
tasklet_init	,	F_139
DWC_CTLL_INT_EN	,	V_64
CHAN_ALLOCATION_ASCENDING	,	V_250
list_del	,	F_15
dw_desc	,	V_18
"error"	,	L_21
cdesc	,	V_106
slave_sg_todev_fill_desc	,	V_155
dwc_params	,	V_264
chancnt	,	V_111
block_size	,	V_133
dw_dma_xlate	,	F_104
DMA_RESUME	,	V_175
"interrupt, stopping DMA transfer\n"	,	L_19
dma_tx_state	,	V_180
cap_mask	,	V_268
dwc_scan_descriptors	,	F_52
dma_sconfig	,	V_48
DMA_BIT_MASK	,	F_129
residue	,	V_73
async_tx_test_ack	,	F_14
DMA_TRANS_NONE	,	V_263
dwc_initialize	,	F_23
dma	,	V_46
dma_cookie_assign	,	F_71
ENOMEM	,	V_216
mem_width	,	V_145
chan_priority	,	V_234
CFG_LO	,	V_50
slave_sg_fromdev_fill_desc	,	V_162
CH_EN	,	V_61
"descriptor %u complete\n"	,	L_9
to_dw_desc	,	F_10
tmp	,	V_229
context	,	V_140
lock	,	V_28
"%s: status_err=%x\n"	,	L_22
to_platform_device	,	F_152
dma_mask	,	V_246
clk	,	V_254
list_for_each_entry_safe	,	F_13
cookie	,	V_82
io	,	V_238
dma_read_byaddr	,	F_130
"dma-channels"	,	L_44
IRQ_HANDLED	,	V_121
autocfg	,	V_241
DWC_CTLL_LLP_S_EN	,	V_77
dw_dma_generic_filter	,	F_103
dmam_pool_create	,	F_138
cmd	,	V_172
dma_dev	,	V_45
status	,	V_116
platform_device_id	,	V_235
cfglo	,	V_36
of_dma_data	,	V_200
list_add_tail	,	F_72
src_width	,	V_127
"DesignWare DMA Controller, %d channels\n"	,	L_57
status_err	,	V_105
desc_pool	,	V_187
periods	,	V_109
_dwc	,	V_277
CTL_LO	,	V_60
DW_DMA_FC_P_M2P	,	V_151
dw_dma_cyclic_stop	,	F_110
err	,	V_244
"moving child desc %p to freelist\n"	,	L_3
chan_allocation_order	,	V_233
"dw_dmac"	,	L_53
dwc_alloc_chan_resources	,	F_95
DMA_DEV_TO_MEM	,	V_44
ctllo	,	V_62
dw_cyclic_desc	,	V_208
dwc_control	,	F_89
out_err_alloc	,	V_218
paused	,	V_170
cfg_lo	,	V_40
dma_set_residue	,	F_93
DWC_CFGH_SRC_PER	,	F_26
list_splice_init	,	F_21
size_t	,	T_6
"chan_priority"	,	L_47
ofdma	,	V_199
pdev	,	V_224
src_master	,	V_4
u32	,	T_1
reg_width	,	V_144
DW_DMA_IS_SOFT_LLP	,	V_72
tasklet_schedule	,	F_68
of_dma	,	V_198
dw_suspend_noirq	,	F_151
DMA_COMPL_SKIP_SRC_UNMAP	,	V_87
"scanned %u descriptors on freelist\n"	,	L_2
dw_dma_chan	,	V_19
DWC_CFGH_DST_PER	,	F_25
DMA_COMPL_SKIP_DEST_UNMAP	,	V_84
dwc_tx_submit	,	F_69
spin_lock_irqsave	,	F_12
"%s: started %u\n"	,	L_25
DMA_COMPL_SRC_UNMAP_SINGLE	,	V_88
list_add	,	F_22
dma_cookie_init	,	F_96
"is_private"	,	L_45
DWC_CFGL_CH_PRIOR_MASK	,	V_47
DMA_PREP_INTERRUPT	,	V_135
chan2dev	,	F_7
list_for_each_entry	,	F_20
dma_cap_zero	,	F_106
DMA_SLAVE	,	V_205
was_cyclic	,	V_214
platform_set_drvdata	,	F_137
devm_kzalloc	,	F_119
is_private	,	V_232
dma_ctrl_cmd	,	V_171
np	,	V_226
platform_get_drvdata	,	F_145
ENXIO	,	V_178
dst	,	V_194
cfghi	,	V_34
STATUS_INT	,	V_117
dwc_chan_disable	,	F_34
dw_dma_interrupt	,	F_67
of_dma_controller_free	,	F_146
dma_async_tx_callback	,	T_2
head	,	V_98
dma_cap_set	,	F_107
list_move	,	F_44
mem	,	V_154
convert_slave_id	,	F_85
direction	,	V_41
dwc_descriptor_complete	,	F_41
to_dw_dma	,	F_4
DWC_PARAMS_MBLK_EN	,	V_266
src	,	V_124
__fls	,	F_78
sg_dma_len	,	F_82
master	,	V_7
dev_id	,	V_115
ctlhi	,	V_67
"BUG: Attempted to start new LLP transfer "	,	L_7
bad_desc	,	V_104
DWC_CTLL_SRC_WIDTH	,	F_76
DMA_MEMCPY	,	V_267
callback	,	V_79
dev_WARN	,	F_60
CLEAR	,	V_96
"chan_allocation_order"	,	L_46
dwc_tx_status	,	F_91
IS_ERR	,	F_127
devm_request_irq	,	F_136
spin_lock_init	,	F_141
dma_addr_t	,	T_3
prev	,	V_100
is_slave_direction	,	F_45
ch_regs	,	V_261
"cyclic prepared buf 0x%llx len %zu "	,	L_41
request_line	,	V_43
platform_driver_unregister	,	F_157
"%s: queued %u\n"	,	L_26
"block_size"	,	L_48
dw_dma	,	V_8
"Bad descriptor submitted for DMA!\n"	,	L_15
len	,	V_101
DST_MASTER	,	V_161
_desc	,	V_24
DMA_MEM_TO_DEV	,	V_42
txd_to_dw_desc	,	F_70
DW_DMA_FC_P_P2M	,	V_159
dma_pool_alloc	,	F_97
tasklet	,	V_120
nr_channels	,	V_231
DW_PARAMS_NR_MASTER	,	V_256
dwc	,	V_20
dwc_chan_resume	,	F_88
MAX_BLK_SIZE	,	V_255
args_count	,	V_202
GFP_KERNEL	,	V_217
dw_dma_platform_data	,	V_222
device	,	V_10
LIST_HEAD	,	F_49
dma_async_device_unregister	,	F_147
all_chan_mask	,	V_113
request_line_base	,	V_164
dws	,	V_11
maxburst	,	V_163
DMA_TERMINATE_ALL	,	V_176
pdata	,	V_228
dw_shutdown	,	F_149
list_del_init	,	F_59
device_node	,	V_225
DMA_PAUSE	,	V_174
dma_spec	,	V_197
device_issue_pending	,	V_276
of_dma_controller_register	,	F_143
dev_crit	,	F_57
sg	,	V_146
arg	,	V_173
of_phandle_args	,	V_196
DW_DMA_MAX_NR_REQUESTS	,	V_203
arr	,	V_230
txd	,	V_29
scatterlist	,	V_136
devm_ioremap_resource	,	F_126
src_addr	,	V_157
dwc_issue_pending	,	F_94
regs	,	V_240
CHAN_PRIORITY_ASCENDING	,	V_251
dw_probe	,	F_123
tasklet_kill	,	F_148
nr_masters	,	V_204
"period %zu periods %d\n"	,	L_42
ERR_PTR	,	F_112
DW_DMA_MAX_NR_CHANNELS	,	V_252
channel_set_bit	,	F_29
tx	,	V_122
__iomem	,	T_8
dest	,	V_123
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_13
dev_get_platdata	,	F_131
INIT_LIST_HEAD	,	F_98
dw_dma_get_src_addr	,	F_61
"%s: d0x%llx s0x%llx l0x%zx f0x%lx\n"	,	L_27
DWC_CTLH_BLOCK_TS_MASK	,	V_92
platform_get_irq	,	F_125
channel_readl	,	F_33
last	,	V_213
status_xfer	,	V_94
DST_TRAN	,	V_119
desc_node	,	V_30
dma_slave_config	,	V_141
retval	,	V_212
__ffs	,	F_113
coherent_dma_mask	,	V_247
channels	,	V_259
callback_param	,	V_83
"dma-masters"	,	L_49
desc	,	V_23
"BUG: XFER bit set, but channel not idle!\n"	,	L_10
next	,	V_22
"%s: soft LLP mode\n"	,	L_11
BUG_ON	,	F_27
DWC_CTLL_FC	,	F_79
device_control	,	V_274
was_soft_llp	,	V_70
device_fc	,	V_150
"%s: descs allocated=%u\n"	,	L_34
"dw_dmac_desc_pool"	,	L_54
MASK	,	V_52
dev_err	,	F_32
dwc_handle_error	,	F_58
__dw_regs	,	F_140
LLP	,	V_58
"%s: length is zero!\n"	,	L_28
of_property_read_u32_array	,	F_122
dma_chan	,	V_5
param	,	V_80
kzalloc	,	F_114
"inside ongoing one\n"	,	L_8
device_free_chan_resources	,	V_271
src_maxburst	,	V_166
CTL_HI	,	V_59
mask	,	V_54
buf_addr	,	V_209
max_blk_size	,	V_243
devm_clk_get	,	F_132
dma_readl	,	F_36
lli	,	V_63
tx_submit	,	V_190
clk_disable_unprepare	,	F_150
device_alloc_chan_resources	,	V_270
llp	,	V_93
"No memory for descriptors dma pool\n"	,	L_55
DWC_PARAMS	,	V_265
out_err	,	V_215
total_len	,	V_74
SRC_MASTER	,	V_14
dma_transfer_direction	,	V_139
list_empty	,	F_50
dev_info	,	F_100
DMA_SLAVE_CONFIG	,	V_177
dwc_do_single_block	,	F_38
descs_allocated	,	V_185
"cyclic DMA unexpected %s "	,	L_18
"%s: allocated %d descriptors\n"	,	L_32
device_tx_status	,	V_275
DMA_TO_DEVICE	,	V_89
"  cookie: %d\n"	,	L_16
dlen	,	V_153
dw_exit	,	F_156
dwc_free_chan_resources	,	F_101
phys	,	V_75
dwc_first_active	,	F_9
"hclk"	,	L_52
device_prep_slave_sg	,	V_273
priority	,	V_37
txstate	,	V_181
dma_unmap_single	,	F_46
DWC_CFGL_CH_SUSP	,	V_168
dma_request_channel	,	F_108
__func__	,	V_102
DMA_SUCCESS	,	V_182
dwc_get_sent	,	F_51
ENODEV	,	V_206
kfree	,	F_115
device_prep_dma_memcpy	,	V_272
flags	,	V_27
dwc_get_residue	,	F_90
DWC_CTLL_DST_WIDTH	,	F_75
dma_async_tx_descriptor_init	,	F_99
CHAN	,	V_262
slave	,	V_2
chan2parent	,	F_8
dw_dma_slave	,	V_1
DWC_CTLL_DST_FIX	,	V_149
dw_init	,	F_154
DWC_CTLL_LLP_D_EN	,	V_76
initialized	,	V_38
clk_prepare_enable	,	F_133
"data_width"	,	L_50
active_list	,	V_21
dw_dma_filter_args	,	V_192
dw_dma_tasklet	,	F_66
EINVAL	,	V_165
"moving desc %p to freelist\n"	,	L_4
DAR	,	V_57
test_and_set_bit	,	F_40
dwc_get_master	,	F_3
"%s: done\n"	,	L_36
__init	,	T_9
__exit	,	T_10
dma_status	,	V_179
chan	,	V_6
first	,	V_69
queue	,	V_91
period_callback_param	,	V_108
dw_dma_off	,	F_117
data	,	V_110
DMA_PAUSED	,	V_183
DW_DMA_FC_D_M2P	,	V_152
fargs	,	V_193
"channel already prepared for cyclic DMA\n"	,	L_40
DW_PARAMS_NR_CHAN	,	V_253
dw_dma_cyclic_free	,	F_116
DW_PARAMS_EN	,	V_249
dw_remove	,	F_144
dw_dma_get_dst_addr	,	F_63
dar	,	V_66
dwc_get_dms	,	F_1
"%s: status=0x%x\n"	,	L_23
DWC_CTLL_SRC_FIX	,	V_158
DW_PARAMS_DATA_WIDTH	,	F_134
"channel doesn't support LLP transfers\n"	,	L_38
dma_cookie_t	,	T_5
offset	,	V_126
DWC_CTLL_SRC_INC	,	V_131
resource	,	V_237
"DWC_PARAMS[%d]: 0x%08x\n"	,	L_56
dw_driver	,	V_278
NR_DESCS_PER_CHANNEL	,	V_186
BLOCK	,	V_258
platform_driver_register	,	F_155
"Missing DT data\n"	,	L_43
"missing prep for cyclic DMA\n"	,	L_37
"DW_PARAMS: 0x%08x\n"	,	L_51
DWC_CTLL_DST_INC	,	V_130
PTR_ERR	,	F_128
SRC_TRAN	,	V_118
dwc_prep_dma_memcpy	,	F_73
"DMA channel not idle?\n"	,	L_31
dw_dma_cyclic_prep	,	F_111
"not enough descriptors available\n"	,	L_30
convert_burst	,	F_83
dwc_desc_put	,	F_19
dwc_complete_all	,	F_48
sg_len	,	V_138
"only allocated %d descriptors\n"	,	L_33
SAR	,	V_56
out_err_desc_get	,	V_219
dwc_dostart	,	F_39
driver_data	,	V_257
nollp	,	V_71
cap	,	V_201
DW_PARAMS	,	V_248
sconfig	,	V_142
buf_len	,	V_210
DMA_CTRL_ACK	,	V_191
IORESOURCE_MEM	,	V_245
sar	,	V_65
list_head	,	V_97
"could not register of_dma_controller\n"	,	L_58
irqreturn_t	,	T_4
match	,	V_236
WARN_ON	,	F_105
dwc_get_sms	,	F_2
err_desc_get	,	V_134
dma_unmap_page	,	F_47
dwc_desc_get	,	F_11
callback_required	,	V_78
min_t	,	F_5
dma_cap_mask_t	,	T_7
tx_list	,	V_32
dw_dma_cyclic_start	,	F_109
slave_id	,	V_49
cpu_relax	,	F_37
dma_pool_free	,	F_102
