Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:00:59 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.595ns (24.932%)  route 1.792ns (75.068%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/Q
                         net (fo=8, routed)           0.500     1.480    bd_0_i/hls_inst/inst/edges_address1[1]
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.053     1.533 r  bd_0_i/hls_inst/inst/i_reg_148[8]_i_2/O
                         net (fo=4, routed)           0.425     1.958    bd_0_i/hls_inst/inst/i_reg_148[8]_i_2_n_1
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.062     2.020 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_2/O
                         net (fo=1, routed)           0.581     2.601    bd_0_i/hls_inst/inst/i_reg_148[9]_i_2_n_1
    SLICE_X63Y71         LUT4 (Prop_lut4_I3_O)        0.172     2.773 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_1/O
                         net (fo=1, routed)           0.286     3.059    bd_0_i/hls_inst/inst/i_fu_95_p2[9]
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.020     4.583    bd_0_i/hls_inst/inst/i_reg_148_reg[9]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.510ns (22.717%)  route 1.735ns (77.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y71         FDRE                                         r  bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.246     0.918 f  bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/Q
                         net (fo=1, routed)           0.697     1.615    bd_0_i/hls_inst/inst/vertices_d0[12]
    SLICE_X56Y71         LUT4 (Prop_lut4_I0_O)        0.158     1.773 f  bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_8/O
                         net (fo=1, routed)           0.444     2.218    bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_8_n_1
    SLICE_X57Y71         LUT4 (Prop_lut4_I2_O)        0.053     2.271 f  bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_1/O
                         net (fo=2, routed)           0.593     2.864    bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_1_n_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.053     2.917 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1/O
                         net (fo=1, routed)           0.000     2.917    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1_n_1
    SLICE_X58Y72         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y72         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.071     4.674    bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    




