

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        7 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_5JNSwx
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hXNhyy"
Running: cat _ptx_hXNhyy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bf9sEz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bf9sEz --output-file  /dev/null 2> _ptx_hXNhyyinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hXNhyy _ptx2_bf9sEz _ptx_hXNhyyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1536 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 22:48:34 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 127484 (ipc=127.5) sim_rate=31871 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 22:48:35 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 261156 (ipc=130.6) sim_rate=52231 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 22:48:36 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 316238 (ipc=79.1) sim_rate=52706 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 22:48:37 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 543914 (ipc=98.9) sim_rate=77702 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 22:48:38 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 588352 (ipc=90.5) sim_rate=73544 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 22:48:39 2018
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 646078 (ipc=86.1) sim_rate=71786 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 22:48:40 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 729360 (ipc=81.0) sim_rate=72936 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 22:48:41 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 784472 (ipc=78.4) sim_rate=71315 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 22:48:42 2018
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 838854 (ipc=76.3) sim_rate=69904 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 22:48:43 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 933322 (ipc=74.7) sim_rate=71794 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 22:48:44 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 996882 (ipc=73.8) sim_rate=71205 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 22:48:45 2018
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1062068 (ipc=73.2) sim_rate=70804 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 22:48:46 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1126360 (ipc=72.7) sim_rate=70397 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 22:48:47 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1229032 (ipc=72.3) sim_rate=72296 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 22:48:48 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1294340 (ipc=71.9) sim_rate=71907 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 22:48:49 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1360924 (ipc=71.6) sim_rate=71627 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 22:48:50 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1429970 (ipc=71.5) sim_rate=71498 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 22:48:51 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1495882 (ipc=71.2) sim_rate=71232 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 22:48:52 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1562910 (ipc=71.0) sim_rate=71041 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 22:48:53 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1665134 (ipc=70.9) sim_rate=72397 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 22:48:54 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1733266 (ipc=70.7) sim_rate=72219 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 22:48:55 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1800366 (ipc=70.6) sim_rate=72014 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 22:48:56 2018
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1869604 (ipc=70.6) sim_rate=71907 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 22:48:57 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1969720 (ipc=70.3) sim_rate=72952 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 22:48:58 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2041474 (ipc=70.4) sim_rate=72909 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 22:48:59 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2109656 (ipc=70.3) sim_rate=72746 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 22:49:00 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 2175550 (ipc=70.2) sim_rate=72518 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 22:49:01 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(8,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2292959 (ipc=70.6) sim_rate=73966 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 22:49:02 2018
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2361628 (ipc=70.5) sim_rate=73800 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 22:49:03 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2411492 (ipc=69.9) sim_rate=73075 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 22:49:04 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2475154 (ipc=69.7) sim_rate=72798 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 22:49:05 2018
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 2550465 (ipc=68.9) sim_rate=72870 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 22:49:06 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(8,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2600290 (ipc=68.4) sim_rate=72230 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 22:49:07 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2650565 (ipc=68.0) sim_rate=71636 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 22:49:08 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2711638 (ipc=67.0) sim_rate=71358 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 22:49:09 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2761304 (ipc=66.5) sim_rate=70802 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 22:49:10 2018
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2802633 (ipc=65.9) sim_rate=70065 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 22:49:11 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2870560 (ipc=65.2) sim_rate=70013 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 22:49:12 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2914132 (ipc=64.8) sim_rate=69384 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 22:49:13 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(6,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2979327 (ipc=64.1) sim_rate=69286 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 22:49:14 2018
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3026027 (ipc=63.7) sim_rate=68773 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 22:49:15 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3090564 (ipc=63.1) sim_rate=68679 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 22:49:16 2018
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3136762 (ipc=62.7) sim_rate=68190 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 22:49:17 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3184373 (ipc=62.4) sim_rate=67752 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 22:49:18 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3249636 (ipc=61.9) sim_rate=67700 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 22:49:19 2018
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3288698 (ipc=61.5) sim_rate=67116 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 22:49:20 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3355125 (ipc=61.0) sim_rate=67102 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 22:49:21 2018
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 3397687 (ipc=60.7) sim_rate=66621 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 22:49:22 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 3440860 (ipc=60.4) sim_rate=66170 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 22:49:23 2018
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3507895 (ipc=60.0) sim_rate=66186 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 22:49:24 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 3558317 (ipc=59.8) sim_rate=65894 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 22:49:25 2018
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 3599098 (ipc=59.5) sim_rate=65438 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 22:49:26 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3662910 (ipc=59.1) sim_rate=65409 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 22:49:27 2018
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3704958 (ipc=58.8) sim_rate=64999 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 22:49:28 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3747985 (ipc=58.6) sim_rate=64620 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 22:49:29 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 3815071 (ipc=58.2) sim_rate=64662 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 22:49:30 2018
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3857313 (ipc=58.0) sim_rate=64288 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 22:49:31 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 3904960 (ipc=57.9) sim_rate=64015 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 22:49:32 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3970435 (ipc=57.5) sim_rate=64039 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 22:49:33 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 4009819 (ipc=57.3) sim_rate=63647 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 22:49:34 2018
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4062842 (ipc=57.2) sim_rate=63481 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 22:49:35 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4121242 (ipc=56.8) sim_rate=63403 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 22:49:36 2018
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4174512 (ipc=56.8) sim_rate=63250 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 22:49:37 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4216109 (ipc=56.6) sim_rate=62927 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 22:49:38 2018
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4292021 (ipc=56.5) sim_rate=63117 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 22:49:39 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4342278 (ipc=56.4) sim_rate=62931 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 22:49:40 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4415625 (ipc=56.2) sim_rate=63080 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 22:49:41 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4465562 (ipc=56.2) sim_rate=62895 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 22:49:42 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4511409 (ipc=56.0) sim_rate=62658 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 22:49:43 2018
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4562337 (ipc=56.0) sim_rate=62497 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 22:49:44 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4627345 (ipc=55.8) sim_rate=62531 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 22:49:45 2018
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4678119 (ipc=55.7) sim_rate=62374 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 22:49:46 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 4750923 (ipc=55.6) sim_rate=62512 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 22:49:47 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 4797197 (ipc=55.5) sim_rate=62301 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 22:49:48 2018
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 4851635 (ipc=55.4) sim_rate=62200 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 22:49:49 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4918693 (ipc=55.3) sim_rate=62261 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 22:49:50 2018
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 4969767 (ipc=55.2) sim_rate=62122 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 22:49:51 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 5019659 (ipc=55.2) sim_rate=61971 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 22:49:52 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5097127 (ipc=55.1) sim_rate=62160 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 22:49:53 2018
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5147917 (ipc=55.1) sim_rate=62023 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 22:49:54 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 5230055 (ipc=55.1) sim_rate=62262 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 22:49:55 2018
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5255587 (ipc=55.0) sim_rate=61830 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 22:49:56 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 5336281 (ipc=55.0) sim_rate=62049 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 22:49:57 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 5380322 (ipc=54.9) sim_rate=61842 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 22:49:58 2018
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5430559 (ipc=54.9) sim_rate=61710 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 22:49:59 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5487065 (ipc=54.9) sim_rate=61652 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 22:50:00 2018
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 5535902 (ipc=54.8) sim_rate=61510 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 22:50:01 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5586914 (ipc=54.8) sim_rate=61394 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 22:50:02 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5664021 (ipc=54.7) sim_rate=61565 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 22:50:03 2018
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5724149 (ipc=54.8) sim_rate=61549 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 22:50:04 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5781379 (ipc=54.8) sim_rate=61504 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 22:50:05 2018
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5840395 (ipc=54.8) sim_rate=61477 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 22:50:06 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5924442 (ipc=55.1) sim_rate=61712 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 22:50:07 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 6018019 (ipc=55.5) sim_rate=62041 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 22:50:08 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6123018 (ipc=55.9) sim_rate=62479 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 22:50:09 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6241680 (ipc=56.5) sim_rate=63047 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 22:50:10 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6378126 (ipc=57.2) sim_rate=63781 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 22:50:11 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6516440 (ipc=57.9) sim_rate=64519 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 22:50:12 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6579814 (ipc=58.2) sim_rate=64507 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 22:50:13 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6651852 (ipc=58.6) sim_rate=64581 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 22:50:14 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6795680 (ipc=59.4) sim_rate=65343 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 22:50:15 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 6868417 (ipc=59.7) sim_rate=65413 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 22:50:16 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 7015561 (ipc=60.5) sim_rate=66184 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 22:50:17 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7091393 (ipc=60.9) sim_rate=66274 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 22:50:18 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7238407 (ipc=61.6) sim_rate=67022 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 22:50:19 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7315723 (ipc=62.0) sim_rate=67116 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 22:50:20 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7453083 (ipc=62.6) sim_rate=67755 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 22:50:21 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7603171 (ipc=63.4) sim_rate=68497 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 22:50:22 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7687463 (ipc=63.8) sim_rate=68638 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 22:50:23 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7835513 (ipc=64.5) sim_rate=69340 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 22:50:24 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 7987013 (ipc=65.2) sim_rate=70061 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 22:50:25 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8147019 (ipc=66.0) sim_rate=70843 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 22:50:26 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8228817 (ipc=66.4) sim_rate=70938 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 22:50:27 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 8382707 (ipc=67.1) sim_rate=71647 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 22:50:28 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8452171 (ipc=67.3) sim_rate=71628 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 22:50:29 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8611255 (ipc=68.1) sim_rate=72363 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 22:50:30 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8686871 (ipc=68.4) sim_rate=72390 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 22:50:31 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8843429 (ipc=69.1) sim_rate=73086 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 22:50:32 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 8917879 (ipc=69.4) sim_rate=73097 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 22:50:33 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,5,0) tid=(5,1,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9070113 (ipc=70.0) sim_rate=73740 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 22:50:34 2018
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9145599 (ipc=70.4) sim_rate=73754 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 22:50:35 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 9290963 (ipc=70.9) sim_rate=74327 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 22:50:36 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9367325 (ipc=71.2) sim_rate=74343 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 22:50:37 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9486851 (ipc=71.6) sim_rate=74699 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 22:50:38 2018
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9604369 (ipc=71.9) sim_rate=75034 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 22:50:39 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9743951 (ipc=72.4) sim_rate=75534 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 22:50:40 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9887293 (ipc=73.0) sim_rate=76056 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 22:50:41 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10003799 (ipc=73.3) sim_rate=76364 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 22:50:42 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10160237 (ipc=73.9) sim_rate=76971 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 22:50:43 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 10262341 (ipc=74.4) sim_rate=77160 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 22:50:44 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10357160 (ipc=74.5) sim_rate=77292 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 22:50:45 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10442876 (ipc=74.9) sim_rate=77354 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 22:50:46 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10636114 (ipc=75.7) sim_rate=78206 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 22:50:47 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10761340 (ipc=76.1) sim_rate=78549 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 22:50:48 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10918292 (ipc=76.6) sim_rate=79118 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 22:50:49 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 11010700 (ipc=77.0) sim_rate=79213 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 22:50:50 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11177280 (ipc=77.6) sim_rate=79837 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 22:50:51 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11365785 (ipc=78.4) sim_rate=80608 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 22:50:52 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11454444 (ipc=78.7) sim_rate=80665 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 22:50:53 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11609866 (ipc=79.2) sim_rate=81187 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 22:50:54 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11783968 (ipc=79.9) sim_rate=81833 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 22:50:55 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11957216 (ipc=80.5) sim_rate=82463 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 22:50:56 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12051167 (ipc=80.9) sim_rate=82542 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 22:50:57 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12223635 (ipc=81.5) sim_rate=83153 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 22:50:58 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(7,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12393648 (ipc=82.1) sim_rate=83740 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 22:50:59 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12562981 (ipc=82.7) sim_rate=84315 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 22:51:00 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12664881 (ipc=83.0) sim_rate=84432 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 22:51:01 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,5,0) tid=(6,7,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12828911 (ipc=83.6) sim_rate=84959 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 22:51:02 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12992565 (ipc=84.1) sim_rate=85477 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 22:51:03 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(3,5,0) tid=(1,4,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13171626 (ipc=84.7) sim_rate=86089 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 22:51:04 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(5,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13266571 (ipc=85.0) sim_rate=86146 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 22:51:05 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(6,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13436695 (ipc=85.6) sim_rate=86688 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 22:51:06 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13611833 (ipc=86.2) sim_rate=87255 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 22:51:07 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13795485 (ipc=86.8) sim_rate=87869 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 22:51:08 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 13877150 (ipc=87.0) sim_rate=87830 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 22:51:09 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 14029282 (ipc=87.4) sim_rate=88234 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 22:51:10 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 14219466 (ipc=88.0) sim_rate=88871 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 22:51:11 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14365004 (ipc=88.4) sim_rate=89223 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 22:51:12 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14483834 (ipc=88.9) sim_rate=89406 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 22:51:13 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14628874 (ipc=89.2) sim_rate=89747 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 22:51:14 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,5,0) tid=(2,6,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14832266 (ipc=89.9) sim_rate=90440 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 22:51:15 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(7,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 14981143 (ipc=90.2) sim_rate=90794 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 22:51:16 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(8,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15169835 (ipc=90.8) sim_rate=91384 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 22:51:17 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15233221 (ipc=90.9) sim_rate=91216 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 22:51:18 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15410916 (ipc=91.5) sim_rate=91731 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 22:51:19 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(7,1,0) tid=(6,6,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15580085 (ipc=91.9) sim_rate=92189 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 22:51:20 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 15739085 (ipc=92.3) sim_rate=92582 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 22:51:21 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15836599 (ipc=92.6) sim_rate=92611 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 22:51:22 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 16080023 (ipc=93.2) sim_rate=93488 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 22:51:23 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(8,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 16160007 (ipc=93.4) sim_rate=93410 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 22:51:24 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(5,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 16335971 (ipc=93.9) sim_rate=93884 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 22:51:25 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16509191 (ipc=94.3) sim_rate=94338 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 22:51:26 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16671085 (ipc=94.7) sim_rate=94722 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 22:51:27 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(8,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(2,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16853260 (ipc=95.2) sim_rate=95216 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 22:51:28 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 16953480 (ipc=95.5) sim_rate=95244 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 22:51:29 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 17119358 (ipc=95.9) sim_rate=95638 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 22:51:30 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17277457 (ipc=96.3) sim_rate=95985 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 22:51:31 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(7,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17475546 (ipc=96.8) sim_rate=96549 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 22:51:32 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17557190 (ipc=97.0) sim_rate=96468 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 22:51:33 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17748118 (ipc=97.5) sim_rate=96984 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 22:51:34 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 17892077 (ipc=97.8) sim_rate=97239 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 22:51:35 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(7,4,0) tid=(5,4,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 18076395 (ipc=98.2) sim_rate=97710 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 22:51:36 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 18187589 (ipc=98.6) sim_rate=97782 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 22:51:37 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,5,0) tid=(1,3,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18351419 (ipc=98.9) sim_rate=98135 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 22:51:38 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 18458111 (ipc=99.2) sim_rate=98181 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 22:51:39 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(7,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(8,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18626841 (ipc=99.6) sim_rate=98554 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 22:51:40 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 18831641 (ipc=100.2) sim_rate=99113 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 22:51:41 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 19006243 (ipc=100.6) sim_rate=99509 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 22:51:42 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 19107585 (ipc=100.8) sim_rate=99518 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 22:51:43 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19296241 (ipc=101.3) sim_rate=99980 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 22:51:44 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19485417 (ipc=101.8) sim_rate=100440 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 22:51:45 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19570331 (ipc=101.9) sim_rate=100360 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 22:51:46 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19762997 (ipc=102.4) sim_rate=100831 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 22:51:47 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 19950291 (ipc=102.8) sim_rate=101270 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 22:51:48 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(8,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 20053641 (ipc=103.1) sim_rate=101281 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 22:51:49 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20237631 (ipc=103.5) sim_rate=101696 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 22:51:50 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20353361 (ipc=103.8) sim_rate=101766 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 22:51:51 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20537537 (ipc=104.3) sim_rate=102176 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 22:51:52 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 20728089 (ipc=104.7) sim_rate=102614 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 22:51:53 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 20824099 (ipc=104.9) sim_rate=102581 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 22:51:54 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 21019527 (ipc=105.4) sim_rate=103036 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 22:51:55 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21209597 (ipc=105.8) sim_rate=103461 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 22:51:56 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21309401 (ipc=106.0) sim_rate=103443 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 22:51:57 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21504555 (ipc=106.5) sim_rate=103886 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 22:51:58 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21609887 (ipc=106.7) sim_rate=103893 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 22:51:59 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 21812969 (ipc=107.2) sim_rate=104368 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 22:52:00 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21891513 (ipc=107.3) sim_rate=104245 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 22:52:01 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 22104427 (ipc=107.8) sim_rate=104760 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 22:52:02 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22191319 (ipc=108.0) sim_rate=104676 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 22:52:03 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(8,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22381707 (ipc=108.4) sim_rate=105078 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 22:52:04 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22480833 (ipc=108.6) sim_rate=105050 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 22:52:05 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 22567511 (ipc=108.8) sim_rate=104965 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 22:52:06 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22782731 (ipc=109.3) sim_rate=105475 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 22:52:07 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22874889 (ipc=109.4) sim_rate=105414 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 22:52:08 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 23065789 (ipc=109.8) sim_rate=105806 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 22:52:09 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 23165731 (ipc=110.1) sim_rate=105779 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 22:52:10 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23355999 (ipc=110.4) sim_rate=106163 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 22:52:11 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23461019 (ipc=110.7) sim_rate=106158 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 22:52:12 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23649747 (ipc=111.0) sim_rate=106530 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 22:52:13 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23745807 (ipc=111.2) sim_rate=106483 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 22:52:14 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 23933915 (ipc=111.6) sim_rate=106847 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 22:52:15 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 24132155 (ipc=112.0) sim_rate=107254 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 22:52:16 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(3,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24229951 (ipc=112.2) sim_rate=107212 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 22:52:17 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24421491 (ipc=112.5) sim_rate=107583 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 22:52:18 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24519123 (ipc=112.7) sim_rate=107540 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 22:52:19 2018
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 24611623 (ipc=112.9) sim_rate=107474 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 22:52:20 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24802217 (ipc=113.3) sim_rate=107835 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 22:52:21 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(4,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 24994969 (ipc=113.6) sim_rate=108203 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 22:52:22 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(4,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 25114851 (ipc=113.9) sim_rate=108253 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 22:52:23 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(8,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25294097 (ipc=114.2) sim_rate=108558 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 22:52:24 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25397495 (ipc=114.4) sim_rate=108536 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 22:52:25 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25597323 (ipc=114.8) sim_rate=108924 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 22:52:26 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(4,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25699539 (ipc=115.0) sim_rate=108896 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 22:52:27 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(8,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 25907919 (ipc=115.4) sim_rate=109316 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 22:52:28 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(7,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 26015105 (ipc=115.6) sim_rate=109307 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 22:52:29 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(3,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 26151691 (ipc=116.0) sim_rate=109421 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 22:52:30 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26360319 (ipc=116.4) sim_rate=109834 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 22:52:31 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26467027 (ipc=116.6) sim_rate=109821 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 22:52:32 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,5,0) tid=(0,1,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 26637944 (ipc=116.8) sim_rate=110074 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 22:52:33 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26728590 (ipc=117.0) sim_rate=109994 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 22:52:34 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(0,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26920216 (ipc=117.3) sim_rate=110328 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 22:52:35 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 27113599 (ipc=117.6) sim_rate=110667 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 22:52:36 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(3,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 27225693 (ipc=117.9) sim_rate=110673 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 22:52:37 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,6,0) tid=(4,6,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27444924 (ipc=118.3) sim_rate=111113 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 22:52:38 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27558883 (ipc=118.5) sim_rate=111124 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 22:52:39 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(4,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27768186 (ipc=118.9) sim_rate=111518 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 22:52:40 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(8,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27883762 (ipc=119.2) sim_rate=111535 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 22:52:41 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27991827 (ipc=119.4) sim_rate=111521 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 22:52:42 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(8,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 28182221 (ipc=119.7) sim_rate=111834 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 22:52:43 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 28249174 (ipc=119.7) sim_rate=111656 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 22:52:44 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28363204 (ipc=119.7) sim_rate=111666 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 22:52:45 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28492945 (ipc=119.7) sim_rate=111737 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 22:52:46 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28530774 (ipc=119.6) sim_rate=111448 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 22:52:47 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28654826 (ipc=119.6) sim_rate=111497 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 22:52:48 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(5,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28786845 (ipc=119.7) sim_rate=111576 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 22:52:49 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(5,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 28980703 (ipc=120.0) sim_rate=111894 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 22:52:50 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 29090511 (ipc=120.2) sim_rate=111886 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 22:52:51 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 29270357 (ipc=120.5) sim_rate=112146 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 22:52:52 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29413775 (ipc=120.5) sim_rate=112266 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 22:52:53 2018
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 29481581 (ipc=120.6) sim_rate=112097 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 22:52:54 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29585659 (ipc=120.5) sim_rate=112066 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 22:52:55 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29694017 (ipc=120.5) sim_rate=112052 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 22:52:56 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(5,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29813448 (ipc=120.5) sim_rate=112080 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 22:52:57 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29936382 (ipc=120.5) sim_rate=112121 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 22:52:58 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 30072142 (ipc=120.5) sim_rate=112209 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 22:52:59 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(6,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 30187512 (ipc=120.5) sim_rate=112221 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 22:53:00 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 30297106 (ipc=120.5) sim_rate=112211 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 22:53:01 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30404574 (ipc=120.4) sim_rate=112194 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 22:53:02 2018
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30451494 (ipc=120.4) sim_rate=111954 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 22:53:03 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30566479 (ipc=120.3) sim_rate=111965 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 22:53:04 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(5,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(1,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30682040 (ipc=120.3) sim_rate=111978 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 22:53:05 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30817013 (ipc=120.4) sim_rate=112061 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 22:53:06 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(7,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30961105 (ipc=120.5) sim_rate=112177 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 22:53:07 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(6,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 31073033 (ipc=120.4) sim_rate=112177 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 22:53:08 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 31183460 (ipc=120.4) sim_rate=112170 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 22:53:09 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31300081 (ipc=120.4) sim_rate=112186 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 22:53:10 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31404326 (ipc=120.3) sim_rate=112158 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 22:53:11 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31532693 (ipc=120.4) sim_rate=112215 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 22:53:12 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31676248 (ipc=120.4) sim_rate=112327 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 22:53:13 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(2,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31802222 (ipc=120.5) sim_rate=112375 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 22:53:14 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31917244 (ipc=120.4) sim_rate=112384 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 22:53:15 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(4,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 32022213 (ipc=120.4) sim_rate=112358 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 22:53:16 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 32134006 (ipc=120.4) sim_rate=112356 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 22:53:17 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 32241534 (ipc=120.3) sim_rate=112339 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 22:53:18 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32353739 (ipc=120.3) sim_rate=112339 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 22:53:19 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32409633 (ipc=120.3) sim_rate=112144 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 22:53:20 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32532436 (ipc=120.3) sim_rate=112180 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 22:53:21 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32660352 (ipc=120.3) sim_rate=112234 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 22:53:22 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32771474 (ipc=120.3) sim_rate=112231 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 22:53:23 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(6,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32879731 (ipc=120.2) sim_rate=112217 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 22:53:24 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 32982838 (ipc=120.2) sim_rate=112186 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 22:53:25 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 33103241 (ipc=120.2) sim_rate=112214 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 22:53:26 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 33212840 (ipc=120.1) sim_rate=112205 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 22:53:27 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(2,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33335042 (ipc=120.1) sim_rate=112239 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 22:53:28 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33456490 (ipc=120.1) sim_rate=112270 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 22:53:29 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33577105 (ipc=120.1) sim_rate=112298 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 22:53:30 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33680894 (ipc=120.1) sim_rate=112269 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 22:53:31 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33842032 (ipc=120.0) sim_rate=112432 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 22:53:32 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33906272 (ipc=120.0) sim_rate=112272 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 22:53:33 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 34042232 (ipc=120.1) sim_rate=112350 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 22:53:34 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(3,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(7,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 34165870 (ipc=120.1) sim_rate=112387 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 22:53:35 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 34289775 (ipc=120.1) sim_rate=112425 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 22:53:36 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(7,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 34404030 (ipc=120.1) sim_rate=112431 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 22:53:37 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 34513081 (ipc=120.0) sim_rate=112420 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 22:53:38 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 34626408 (ipc=120.0) sim_rate=112423 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 22:53:39 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34679015 (ipc=120.0) sim_rate=112229 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 22:53:40 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(4,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34802926 (ipc=120.0) sim_rate=112267 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 22:53:41 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34927408 (ipc=120.0) sim_rate=112306 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 22:53:42 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 35040806 (ipc=120.0) sim_rate=112310 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 22:53:43 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 35139911 (ipc=119.9) sim_rate=112268 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 22:53:44 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(6,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 35252854 (ipc=119.9) sim_rate=112270 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 22:53:45 2018
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 35314432 (ipc=119.9) sim_rate=112109 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 22:53:46 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(8,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 35418338 (ipc=119.9) sim_rate=112083 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 22:53:47 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(4,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35554759 (ipc=119.9) sim_rate=112160 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 22:53:48 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35695246 (ipc=120.0) sim_rate=112249 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 22:53:49 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35809736 (ipc=120.0) sim_rate=112256 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 22:53:50 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35891238 (ipc=119.8) sim_rate=112160 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 22:53:51 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 35989491 (ipc=119.8) sim_rate=112116 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 22:53:52 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 36100557 (ipc=119.7) sim_rate=112113 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 22:53:53 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 36236949 (ipc=119.8) sim_rate=112188 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 22:53:54 2018
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 36311517 (ipc=119.8) sim_rate=112072 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 22:53:55 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 304000  inst.: 36446995 (ipc=119.9) sim_rate=112144 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 22:53:56 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36544903 (ipc=119.8) sim_rate=112100 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 22:53:57 2018
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36589875 (ipc=119.8) sim_rate=111895 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 22:53:58 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(6,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36682862 (ipc=119.7) sim_rate=111837 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 22:53:59 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36793388 (ipc=119.7) sim_rate=111834 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 22:54:00 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(6,3,0) tid=(2,0,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36941065 (ipc=119.7) sim_rate=111942 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 22:54:01 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 37078424 (ipc=119.8) sim_rate=112019 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 22:54:02 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 37133354 (ipc=119.8) sim_rate=111847 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 22:54:03 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 37240136 (ipc=119.7) sim_rate=111832 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 22:54:04 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(3,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37352589 (ipc=119.7) sim_rate=111834 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 22:54:05 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37467491 (ipc=119.7) sim_rate=111843 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 22:54:06 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37582766 (ipc=119.7) sim_rate=111853 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 22:54:07 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37703302 (ipc=119.7) sim_rate=111879 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 22:54:08 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37827854 (ipc=119.7) sim_rate=111916 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 22:54:09 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37948948 (ipc=119.7) sim_rate=111943 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 22:54:10 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 38059492 (ipc=119.7) sim_rate=111939 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 22:54:11 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 38192032 (ipc=119.7) sim_rate=112000 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 22:54:12 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(7,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(8,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 38313927 (ipc=119.7) sim_rate=112029 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 22:54:13 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 38442560 (ipc=119.8) sim_rate=112077 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 22:54:14 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 38569843 (ipc=119.8) sim_rate=112121 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 22:54:15 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 38686378 (ipc=119.8) sim_rate=112134 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 22:54:16 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(6,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 38793373 (ipc=119.7) sim_rate=112119 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 22:54:17 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(7,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 38911887 (ipc=119.7) sim_rate=112138 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 22:54:18 2018
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 38987084 (ipc=119.8) sim_rate=112031 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 22:54:19 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 39124613 (ipc=119.8) sim_rate=112104 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 22:54:20 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 39239070 (ipc=119.8) sim_rate=112111 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 22:54:21 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 39355209 (ipc=119.8) sim_rate=112123 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 22:54:22 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 39466671 (ipc=119.8) sim_rate=112121 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 22:54:23 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(3,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39579273 (ipc=119.8) sim_rate=112122 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 22:54:24 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39719330 (ipc=119.8) sim_rate=112201 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 22:54:25 2018
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39789092 (ipc=119.8) sim_rate=112081 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 22:54:26 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39917951 (ipc=119.9) sim_rate=112129 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 22:54:27 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 40046889 (ipc=119.9) sim_rate=112176 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 22:54:28 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 40158035 (ipc=119.9) sim_rate=112173 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 22:54:29 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 40268536 (ipc=119.8) sim_rate=112168 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 22:54:30 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 40378021 (ipc=119.8) sim_rate=112161 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 22:54:31 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40509529 (ipc=119.9) sim_rate=112214 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 22:54:32 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40645392 (ipc=119.9) sim_rate=112280 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 22:54:33 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(5,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 40776973 (ipc=119.9) sim_rate=112333 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 22:54:34 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,5,0) tid=(0,4,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 40893825 (ipc=119.9) sim_rate=112345 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 22:54:35 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(3,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 41013135 (ipc=119.9) sim_rate=112364 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 22:54:36 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 41139361 (ipc=119.9) sim_rate=112402 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 22:54:37 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 41244006 (ipc=119.9) sim_rate=112381 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 22:54:38 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41351576 (ipc=119.9) sim_rate=112368 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 22:54:39 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41472540 (ipc=119.9) sim_rate=112391 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 22:54:40 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41603883 (ipc=119.9) sim_rate=112442 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 22:54:41 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41750592 (ipc=120.0) sim_rate=112535 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 22:54:42 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41887241 (ipc=120.0) sim_rate=112600 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 22:54:43 2018
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 41948175 (ipc=120.0) sim_rate=112461 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 22:54:44 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 42056016 (ipc=120.0) sim_rate=112449 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 22:54:45 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 42151812 (ipc=119.9) sim_rate=112404 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 22:54:46 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(8,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 42273693 (ipc=119.9) sim_rate=112430 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 22:54:47 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42471355 (ipc=120.0) sim_rate=112656 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 22:54:48 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(8,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42545500 (ipc=120.0) sim_rate=112554 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 22:54:49 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(5,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42692583 (ipc=120.1) sim_rate=112645 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 22:54:50 2018
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42750557 (ipc=120.1) sim_rate=112501 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 22:54:51 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42883402 (ipc=120.0) sim_rate=112554 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 22:54:52 2018
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 42936357 (ipc=119.9) sim_rate=112398 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 22:54:53 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 42995337 (ipc=119.9) sim_rate=112259 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 22:54:54 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 43121862 (ipc=119.9) sim_rate=112296 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 22:54:55 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 43261689 (ipc=120.0) sim_rate=112368 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 22:54:56 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,3,0) tid=(3,5,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43410339 (ipc=120.1) sim_rate=112462 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 22:54:57 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43489625 (ipc=120.1) sim_rate=112376 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 22:54:58 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(1,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43615910 (ipc=120.2) sim_rate=112412 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 22:54:59 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(3,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43711721 (ipc=120.1) sim_rate=112369 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 22:55:00 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(2,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43807342 (ipc=120.0) sim_rate=112326 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 22:55:01 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(5,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 43912991 (ipc=120.0) sim_rate=112309 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 22:55:02 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(4,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 44065640 (ipc=120.1) sim_rate=112412 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 22:55:03 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 44233063 (ipc=120.2) sim_rate=112552 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 22:55:04 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(7,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 44309070 (ipc=120.2) sim_rate=112459 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 22:55:05 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44427316 (ipc=120.2) sim_rate=112474 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 22:55:06 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44523558 (ipc=120.2) sim_rate=112433 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 22:55:07 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44625310 (ipc=120.1) sim_rate=112406 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 22:55:08 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(3,6,0) tid=(0,4,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 44750739 (ipc=120.1) sim_rate=112439 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 22:55:09 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44888907 (ipc=120.2) sim_rate=112503 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 22:55:10 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 44959542 (ipc=120.2) sim_rate=112398 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 22:55:11 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 45095853 (ipc=120.3) sim_rate=112458 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 22:55:12 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 45222897 (ipc=120.3) sim_rate=112494 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 22:55:13 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(7,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 45347154 (ipc=120.3) sim_rate=112523 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 22:55:14 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45477013 (ipc=120.3) sim_rate=112566 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 22:55:15 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(5,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45599571 (ipc=120.3) sim_rate=112591 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 22:55:16 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45725720 (ipc=120.3) sim_rate=112624 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 22:55:17 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(7,6,0) tid=(4,5,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45872227 (ipc=120.4) sim_rate=112708 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 22:55:18 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 45944786 (ipc=120.4) sim_rate=112609 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 22:55:19 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 46091053 (ipc=120.5) sim_rate=112692 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 22:55:20 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(6,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 46209811 (ipc=120.5) sim_rate=112706 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 22:55:21 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(2,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 46314733 (ipc=120.5) sim_rate=112687 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 22:55:22 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(6,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(3,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46438783 (ipc=120.5) sim_rate=112715 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 22:55:23 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 46591059 (ipc=120.5) sim_rate=112811 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 22:55:24 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46669222 (ipc=120.6) sim_rate=112727 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 22:55:25 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46825897 (ipc=120.7) sim_rate=112833 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 22:55:26 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 46944617 (ipc=120.7) sim_rate=112847 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 22:55:27 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 47044785 (ipc=120.6) sim_rate=112817 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 22:55:28 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(2,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 47152328 (ipc=120.6) sim_rate=112804 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 22:55:29 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 47282168 (ipc=120.6) sim_rate=112845 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 22:55:30 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 47350741 (ipc=120.6) sim_rate=112739 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 22:55:31 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47485575 (ipc=120.7) sim_rate=112792 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 22:55:32 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 47618603 (ipc=120.7) sim_rate=112840 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 22:55:33 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 47733398 (ipc=120.7) sim_rate=112844 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 22:55:34 2018
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47788761 (ipc=120.7) sim_rate=112709 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 22:55:35 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(7,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 47906016 (ipc=120.7) sim_rate=112720 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 22:55:36 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 48016375 (ipc=120.6) sim_rate=112714 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 22:55:37 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 48114670 (ipc=120.6) sim_rate=112680 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 22:55:38 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 48238511 (ipc=120.6) sim_rate=112706 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 22:55:39 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(5,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 48368871 (ipc=120.6) sim_rate=112747 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 22:55:40 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48495077 (ipc=120.6) sim_rate=112779 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 22:55:41 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48556539 (ipc=120.6) sim_rate=112660 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 22:55:42 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48666077 (ipc=120.6) sim_rate=112652 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 22:55:43 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(5,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48751945 (ipc=120.5) sim_rate=112591 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 22:55:44 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48835651 (ipc=120.4) sim_rate=112524 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 22:55:45 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(8,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 48930560 (ipc=120.4) sim_rate=112484 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 22:55:46 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 49054805 (ipc=120.4) sim_rate=112511 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 22:55:47 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 49184296 (ipc=120.4) sim_rate=112549 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 22:55:48 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(2,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 49227273 (ipc=120.4) sim_rate=112391 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 22:55:49 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 49321239 (ipc=120.3) sim_rate=112349 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 22:55:50 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 49414285 (ipc=120.2) sim_rate=112305 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 22:55:51 2018
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 49494051 (ipc=120.1) sim_rate=112231 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 22:55:52 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 49571883 (ipc=120.0) sim_rate=112153 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 22:55:53 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 49672779 (ipc=120.0) sim_rate=112128 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 22:55:54 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49721121 (ipc=120.0) sim_rate=111984 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 22:55:55 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(3,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49827925 (ipc=119.9) sim_rate=111972 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 22:55:56 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 49925043 (ipc=119.9) sim_rate=111939 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 22:55:57 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 50017657 (ipc=119.8) sim_rate=111896 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 22:55:58 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 50096723 (ipc=119.7) sim_rate=111823 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 22:55:59 2018
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 50181851 (ipc=119.6) sim_rate=111763 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 22:56:00 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 50256607 (ipc=119.5) sim_rate=111681 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 22:56:01 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 50337253 (ipc=119.4) sim_rate=111612 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 22:56:02 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50432251 (ipc=119.4) sim_rate=111575 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 22:56:03 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50531233 (ipc=119.3) sim_rate=111547 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 22:56:04 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50621089 (ipc=119.2) sim_rate=111500 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 22:56:05 2018
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 50667139 (ipc=119.2) sim_rate=111356 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 22:56:06 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50794875 (ipc=119.1) sim_rate=111392 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 22:56:07 2018
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50830925 (ipc=119.0) sim_rate=111227 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 22:56:08 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 50909335 (ipc=118.9) sim_rate=111155 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 22:56:09 2018
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 50981391 (ipc=118.8) sim_rate=111070 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 22:56:10 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 51064397 (ipc=118.8) sim_rate=111009 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 22:56:11 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 51153131 (ipc=118.7) sim_rate=110961 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 22:56:12 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51244093 (ipc=118.6) sim_rate=110917 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 22:56:13 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51327993 (ipc=118.5) sim_rate=110859 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 22:56:14 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51414361 (ipc=118.5) sim_rate=110806 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 22:56:15 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51496393 (ipc=118.4) sim_rate=110744 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 22:56:16 2018
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51533021 (ipc=118.3) sim_rate=110585 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 22:56:17 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 436500  inst.: 51607179 (ipc=118.2) sim_rate=110507 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 22:56:18 2018
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51688169 (ipc=118.1) sim_rate=110444 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 22:56:19 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51768423 (ipc=118.1) sim_rate=110380 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 22:56:20 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 51810821 (ipc=118.0) sim_rate=110235 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 22:56:21 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 51900289 (ipc=118.0) sim_rate=110191 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 22:56:22 2018
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 51981975 (ipc=117.9) sim_rate=110131 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 22:56:23 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 52067475 (ipc=117.8) sim_rate=110079 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 22:56:24 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 52138335 (ipc=117.7) sim_rate=109996 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 22:56:25 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 52207761 (ipc=117.6) sim_rate=109911 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 22:56:26 2018
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52283053 (ipc=117.5) sim_rate=109838 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 22:56:27 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52353679 (ipc=117.4) sim_rate=109756 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 22:56:28 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(5,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52431091 (ipc=117.3) sim_rate=109688 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 22:56:29 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(2,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52516271 (ipc=117.2) sim_rate=109637 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 22:56:30 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52591915 (ipc=117.1) sim_rate=109566 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 22:56:31 2018
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52671457 (ipc=117.0) sim_rate=109504 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 22:56:32 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52745867 (ipc=117.0) sim_rate=109431 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 22:56:33 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(1,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52823291 (ipc=116.9) sim_rate=109364 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 22:56:34 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 52890853 (ipc=116.8) sim_rate=109278 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 22:56:35 2018
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 52966747 (ipc=116.7) sim_rate=109209 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 22:56:36 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 53047507 (ipc=116.6) sim_rate=109151 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 22:56:37 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 53159315 (ipc=116.4) sim_rate=109156 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 22:56:38 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 53201197 (ipc=116.4) sim_rate=109018 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 22:56:39 2018
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53279981 (ipc=116.3) sim_rate=108957 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 22:56:40 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53345479 (ipc=116.2) sim_rate=108868 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 22:56:41 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53428577 (ipc=116.1) sim_rate=108815 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 22:56:42 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 53504781 (ipc=116.1) sim_rate=108749 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 22:56:43 2018
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53573587 (ipc=116.0) sim_rate=108668 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 22:56:44 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 53658941 (ipc=115.9) sim_rate=108621 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 22:56:45 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 53734147 (ipc=115.8) sim_rate=108553 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 22:56:46 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 53816729 (ipc=115.7) sim_rate=108501 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 22:56:47 2018
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 53865193 (ipc=115.7) sim_rate=108380 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 22:56:48 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 53956921 (ipc=115.7) sim_rate=108347 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 22:56:49 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 54042339 (ipc=115.6) sim_rate=108301 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 22:56:50 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 54138885 (ipc=115.6) sim_rate=108277 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 22:56:51 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 54230747 (ipc=115.5) sim_rate=108245 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 22:56:52 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54315351 (ipc=115.4) sim_rate=108197 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 22:56:53 2018
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 54364313 (ipc=115.4) sim_rate=108080 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 22:56:54 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(4,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 54458381 (ipc=115.4) sim_rate=108052 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 22:56:55 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(0,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54544995 (ipc=115.3) sim_rate=108009 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 22:56:56 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(5,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54591617 (ipc=115.3) sim_rate=107888 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 22:56:57 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(4,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54689724 (ipc=115.3) sim_rate=107869 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 22:56:58 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(3,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 54784279 (ipc=115.2) sim_rate=107843 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 22:56:59 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 54885670 (ipc=115.2) sim_rate=107830 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 22:57:00 2018
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 54979255 (ipc=115.1) sim_rate=107802 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 22:57:01 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(8,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 55075911 (ipc=115.1) sim_rate=107780 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 22:57:02 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 55122364 (ipc=115.1) sim_rate=107660 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 22:57:03 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 55217626 (ipc=115.0) sim_rate=107636 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 22:57:04 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(6,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 55313923 (ipc=115.0) sim_rate=107614 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 22:57:05 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55408655 (ipc=115.0) sim_rate=107589 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 22:57:06 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55500795 (ipc=114.9) sim_rate=107559 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 22:57:07 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55595860 (ipc=114.9) sim_rate=107535 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 22:57:08 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(3,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55686581 (ipc=114.8) sim_rate=107503 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 22:57:09 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(6,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55779167 (ipc=114.8) sim_rate=107474 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 22:57:10 2018
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 55858860 (ipc=114.7) sim_rate=107420 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 22:57:11 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(8,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 55941604 (ipc=114.6) sim_rate=107373 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 22:57:12 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 56023608 (ipc=114.6) sim_rate=107324 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 22:57:13 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(7,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 56104387 (ipc=114.5) sim_rate=107274 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 22:57:14 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 56190502 (ipc=114.4) sim_rate=107233 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 22:57:15 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56310900 (ipc=114.3) sim_rate=107258 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 22:57:16 2018
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 56354943 (ipc=114.3) sim_rate=107138 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 22:57:17 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 56438708 (ipc=114.2) sim_rate=107094 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 22:57:18 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56563461 (ipc=114.2) sim_rate=107127 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 22:57:19 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56647842 (ipc=114.1) sim_rate=107084 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 22:57:20 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(6,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56723166 (ipc=114.0) sim_rate=107024 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 22:57:21 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56804917 (ipc=114.0) sim_rate=106977 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 22:57:22 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(6,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 56913895 (ipc=113.8) sim_rate=106981 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 22:57:23 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 56985919 (ipc=113.7) sim_rate=106915 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 22:57:24 2018
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 57060831 (ipc=113.7) sim_rate=106855 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 22:57:25 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 57137029 (ipc=113.6) sim_rate=106798 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 22:57:26 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 57249828 (ipc=113.5) sim_rate=106809 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 22:57:27 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(4,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57325596 (ipc=113.4) sim_rate=106751 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 22:57:28 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57397140 (ipc=113.3) sim_rate=106686 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 22:57:29 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(3,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57469837 (ipc=113.2) sim_rate=106623 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 22:57:30 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57567344 (ipc=113.1) sim_rate=106606 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 22:57:31 2018
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57641461 (ipc=113.0) sim_rate=106546 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 22:57:32 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57707066 (ipc=112.9) sim_rate=106470 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 22:57:33 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(0,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57818388 (ipc=112.8) sim_rate=106479 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 22:57:34 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(3,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57884864 (ipc=112.7) sim_rate=106406 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 22:57:35 2018
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 57953144 (ipc=112.6) sim_rate=106336 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 22:57:36 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(4,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 58049776 (ipc=112.5) sim_rate=106318 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 22:57:37 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 58120760 (ipc=112.4) sim_rate=106253 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 22:57:38 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 58183498 (ipc=112.3) sim_rate=106174 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 22:57:39 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(2,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 58273374 (ipc=112.2) sim_rate=106144 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 22:57:40 2018
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 58328723 (ipc=112.1) sim_rate=106052 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 22:57:41 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 58405126 (ipc=112.0) sim_rate=105998 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 22:57:42 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(0,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58460132 (ipc=111.9) sim_rate=105906 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 22:57:43 2018
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58527393 (ipc=111.8) sim_rate=105836 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 22:57:44 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 58613865 (ipc=111.6) sim_rate=105801 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 22:57:45 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 58668481 (ipc=111.5) sim_rate=105708 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 22:57:46 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58732246 (ipc=111.4) sim_rate=105633 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 22:57:47 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58789469 (ipc=111.3) sim_rate=105546 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 22:57:48 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(8,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58878731 (ipc=111.2) sim_rate=105517 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 22:57:49 2018
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 58940011 (ipc=111.1) sim_rate=105438 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 22:57:50 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 59038035 (ipc=111.0) sim_rate=105425 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 22:57:51 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 59094687 (ipc=110.9) sim_rate=105338 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 22:57:52 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 59182054 (ipc=110.7) sim_rate=105306 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 22:57:53 2018
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 59241673 (ipc=110.6) sim_rate=105224 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 22:57:54 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(7,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59326768 (ipc=110.5) sim_rate=105189 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 22:57:55 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59383662 (ipc=110.4) sim_rate=105103 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 22:57:56 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(2,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 59440882 (ipc=110.3) sim_rate=105019 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 22:57:57 2018
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 59533552 (ipc=110.1) sim_rate=104997 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 22:57:58 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 541500  inst.: 59584744 (ipc=110.0) sim_rate=104902 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 22:57:59 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 59644730 (ipc=109.9) sim_rate=104823 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 22:58:00 2018
GPGPU-Sim uArch: cycles simulated: 544000  inst.: 59725193 (ipc=109.8) sim_rate=104781 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 22:58:01 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 59787870 (ipc=109.7) sim_rate=104707 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 22:58:02 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59858934 (ipc=109.5) sim_rate=104648 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 22:58:03 2018
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 59932492 (ipc=109.5) sim_rate=104594 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 22:58:04 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(4,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 60013520 (ipc=109.3) sim_rate=104553 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 22:58:05 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 60077596 (ipc=109.2) sim_rate=104482 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 22:58:06 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(4,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 60176538 (ipc=109.1) sim_rate=104473 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 22:58:07 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 60245189 (ipc=109.0) sim_rate=104411 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 22:58:08 2018
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 60310583 (ipc=109.0) sim_rate=104343 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 22:58:09 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60374662 (ipc=108.9) sim_rate=104274 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 22:58:10 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60441810 (ipc=108.8) sim_rate=104210 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 22:58:11 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60530007 (ipc=108.7) sim_rate=104182 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 22:58:12 2018
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60594106 (ipc=108.6) sim_rate=104113 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 22:58:13 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60655835 (ipc=108.5) sim_rate=104040 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 22:58:14 2018
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60718717 (ipc=108.4) sim_rate=103970 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 22:58:15 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(2,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60805024 (ipc=108.3) sim_rate=103940 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 22:58:16 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 60869509 (ipc=108.2) sim_rate=103872 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 22:58:17 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 60936496 (ipc=108.1) sim_rate=103810 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 22:58:18 2018
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 60998642 (ipc=108.1) sim_rate=103739 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 22:58:19 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(2,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 61061672 (ipc=108.0) sim_rate=103670 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 22:58:20 2018
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 61114291 (ipc=107.9) sim_rate=103583 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 22:58:21 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 61209974 (ipc=107.8) sim_rate=103570 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 22:58:22 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 61276751 (ipc=107.7) sim_rate=103508 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 22:58:23 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61335070 (ipc=107.6) sim_rate=103431 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 22:58:24 2018
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61407457 (ipc=107.5) sim_rate=103379 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 22:58:25 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61474268 (ipc=107.5) sim_rate=103318 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 22:58:26 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(5,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61542366 (ipc=107.4) sim_rate=103259 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 22:58:27 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61616509 (ipc=107.3) sim_rate=103210 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 22:58:28 2018
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 61670870 (ipc=107.3) sim_rate=103128 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 22:58:29 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61780018 (ipc=107.2) sim_rate=103138 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 22:58:30 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 61843034 (ipc=107.1) sim_rate=103071 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 22:58:31 2018
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 61911875 (ipc=107.0) sim_rate=103014 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 22:58:32 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 61986986 (ipc=107.0) sim_rate=102968 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 22:58:33 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 62028632 (ipc=106.9) sim_rate=102866 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 22:58:34 2018
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 62094506 (ipc=106.9) sim_rate=102805 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 22:58:35 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 62174133 (ipc=106.8) sim_rate=102767 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 22:58:36 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62277025 (ipc=106.7) sim_rate=102767 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 22:58:37 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(1,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62350099 (ipc=106.7) sim_rate=102718 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 22:58:38 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62412600 (ipc=106.6) sim_rate=102652 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 22:58:39 2018
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62479108 (ipc=106.5) sim_rate=102592 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 22:58:40 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62545689 (ipc=106.5) sim_rate=102533 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 22:58:41 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(5,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62645341 (ipc=106.4) sim_rate=102529 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 22:58:42 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62721833 (ipc=106.3) sim_rate=102486 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 22:58:43 2018
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62792819 (ipc=106.2) sim_rate=102435 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 22:58:44 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 62859306 (ipc=106.2) sim_rate=102376 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 22:58:45 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 62931871 (ipc=106.1) sim_rate=102328 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 22:58:46 2018
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 63000547 (ipc=106.1) sim_rate=102273 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 22:58:47 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 63074515 (ipc=106.0) sim_rate=102227 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 22:58:48 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 63143337 (ipc=105.9) sim_rate=102173 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 22:58:49 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(3,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 63209381 (ipc=105.9) sim_rate=102115 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 22:58:50 2018
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 63283521 (ipc=105.8) sim_rate=102070 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 22:58:51 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63351052 (ipc=105.8) sim_rate=102014 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 22:58:52 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63420382 (ipc=105.7) sim_rate=101962 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 22:58:53 2018
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63485559 (ipc=105.6) sim_rate=101902 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 22:58:54 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(6,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63556783 (ipc=105.6) sim_rate=101853 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 22:58:55 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(1,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63621198 (ipc=105.5) sim_rate=101793 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 22:58:56 2018
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63691752 (ipc=105.4) sim_rate=101744 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 22:58:57 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63798215 (ipc=105.4) sim_rate=101751 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 22:58:58 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63831284 (ipc=105.3) sim_rate=101642 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 22:58:59 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 63922884 (ipc=105.2) sim_rate=101626 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 22:59:00 2018
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 63991525 (ipc=105.2) sim_rate=101573 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 22:59:01 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 64053060 (ipc=105.1) sim_rate=101510 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 22:59:02 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 64118582 (ipc=105.0) sim_rate=101453 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 22:59:03 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 64182016 (ipc=105.0) sim_rate=101393 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 22:59:04 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64252370 (ipc=104.9) sim_rate=101344 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 22:59:05 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64320420 (ipc=104.8) sim_rate=101292 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 22:59:06 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64372904 (ipc=104.8) sim_rate=101215 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 22:59:07 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64442676 (ipc=104.7) sim_rate=101165 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 22:59:08 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64503589 (ipc=104.6) sim_rate=101102 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 22:59:09 2018
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64575836 (ipc=104.6) sim_rate=101057 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 22:59:10 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64645060 (ipc=104.5) sim_rate=101007 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 22:59:11 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(4,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64709739 (ipc=104.5) sim_rate=100951 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 22:59:12 2018
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 64772698 (ipc=104.4) sim_rate=100892 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 22:59:13 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(4,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64834087 (ipc=104.3) sim_rate=100830 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 22:59:14 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 64929620 (ipc=104.2) sim_rate=100822 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 22:59:15 2018
GPGPU-Sim uArch: cycles simulated: 624000  inst.: 64987717 (ipc=104.1) sim_rate=100756 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 22:59:16 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 65050476 (ipc=104.1) sim_rate=100697 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 22:59:17 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(1,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 65105755 (ipc=104.0) sim_rate=100627 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 22:59:18 2018
GPGPU-Sim uArch: cycles simulated: 627000  inst.: 65172603 (ipc=103.9) sim_rate=100575 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 22:59:19 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(7,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 65261552 (ipc=103.8) sim_rate=100557 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 22:59:20 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(2,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 65315511 (ipc=103.8) sim_rate=100485 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 22:59:21 2018
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65365143 (ipc=103.7) sim_rate=100407 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 22:59:22 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65426190 (ipc=103.6) sim_rate=100346 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 22:59:23 2018
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 65481500 (ipc=103.5) sim_rate=100277 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 22:59:24 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65539537 (ipc=103.5) sim_rate=100213 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 22:59:25 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(8,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 65593441 (ipc=103.4) sim_rate=100142 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 22:59:26 2018
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65648514 (ipc=103.3) sim_rate=100073 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 22:59:27 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65706501 (ipc=103.2) sim_rate=100009 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 22:59:28 2018
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65783826 (ipc=103.1) sim_rate=99975 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 22:59:29 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 65847241 (ipc=103.0) sim_rate=99919 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 22:59:30 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(8,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65903682 (ipc=103.0) sim_rate=99854 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 22:59:31 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 65993220 (ipc=102.9) sim_rate=99838 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 22:59:32 2018
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 66051061 (ipc=102.8) sim_rate=99775 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 22:59:33 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 66113087 (ipc=102.7) sim_rate=99718 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 22:59:34 2018
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 66163305 (ipc=102.7) sim_rate=99643 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 22:59:35 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 66245685 (ipc=102.5) sim_rate=99617 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 22:59:36 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(5,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 66297579 (ipc=102.5) sim_rate=99545 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 22:59:37 2018
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 66359859 (ipc=102.4) sim_rate=99490 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 22:59:38 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66422759 (ipc=102.3) sim_rate=99435 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 22:59:39 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(8,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66501483 (ipc=102.2) sim_rate=99404 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 22:59:40 2018
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66561794 (ipc=102.2) sim_rate=99345 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 22:59:41 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(0,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66617433 (ipc=102.1) sim_rate=99280 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 22:59:42 2018
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 66677557 (ipc=102.0) sim_rate=99222 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 22:59:43 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(2,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66767157 (ipc=101.9) sim_rate=99208 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 22:59:44 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 66826655 (ipc=101.9) sim_rate=99149 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 22:59:45 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(3,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 66885843 (ipc=101.8) sim_rate=99090 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 22:59:46 2018
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 66968699 (ipc=101.7) sim_rate=99066 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 22:59:47 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 67030193 (ipc=101.6) sim_rate=99010 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 22:59:48 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 67086041 (ipc=101.6) sim_rate=98946 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 22:59:49 2018
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 67172013 (ipc=101.5) sim_rate=98927 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 22:59:50 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(1,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 67228898 (ipc=101.4) sim_rate=98866 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 22:59:51 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 67290917 (ipc=101.3) sim_rate=98811 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 22:59:52 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67387914 (ipc=101.3) sim_rate=98809 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 22:59:53 2018
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67443847 (ipc=101.2) sim_rate=98746 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 22:59:54 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67539852 (ipc=101.1) sim_rate=98742 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 22:59:55 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67592706 (ipc=101.0) sim_rate=98675 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 22:59:56 2018
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67650756 (ipc=101.0) sim_rate=98616 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 22:59:57 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 671500  inst.: 67734168 (ipc=100.9) sim_rate=98594 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 22:59:58 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 67795534 (ipc=100.8) sim_rate=98540 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 22:59:59 2018
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67855317 (ipc=100.8) sim_rate=98483 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 23:00:00 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 67942178 (ipc=100.7) sim_rate=98466 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 23:00:01 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 676000  inst.: 68004863 (ipc=100.6) sim_rate=98415 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 23:00:02 2018
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 68063056 (ipc=100.5) sim_rate=98357 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 23:00:03 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 68113394 (ipc=100.5) sim_rate=98287 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 23:00:04 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 68174294 (ipc=100.4) sim_rate=98233 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 23:00:05 2018
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 68259254 (ipc=100.3) sim_rate=98214 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 23:00:06 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 68344939 (ipc=100.2) sim_rate=98196 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 23:00:07 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 68403563 (ipc=100.2) sim_rate=98139 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 23:00:08 2018
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68458138 (ipc=100.1) sim_rate=98077 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 23:00:09 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68516413 (ipc=100.0) sim_rate=98020 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 23:00:10 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 68599294 (ipc=99.9) sim_rate=97998 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 23:00:11 2018
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68656047 (ipc=99.9) sim_rate=97940 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 23:00:12 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(3,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68735915 (ipc=99.8) sim_rate=97914 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 23:00:13 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(4,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68793402 (ipc=99.7) sim_rate=97856 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 23:00:14 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 68876488 (ipc=99.6) sim_rate=97835 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 23:00:15 2018
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68931800 (ipc=99.5) sim_rate=97775 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 23:00:16 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(0,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 69010442 (ipc=99.4) sim_rate=97748 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 23:00:17 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(4,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 69063287 (ipc=99.4) sim_rate=97684 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 23:00:18 2018
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 69134275 (ipc=99.3) sim_rate=97647 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 23:00:19 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 69187456 (ipc=99.2) sim_rate=97584 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 23:00:20 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(1,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 699000  inst.: 69269395 (ipc=99.1) sim_rate=97562 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 23:00:21 2018
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69322325 (ipc=99.0) sim_rate=97499 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 23:00:22 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69407499 (ipc=98.9) sim_rate=97482 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 23:00:23 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(1,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 702500  inst.: 69463981 (ipc=98.9) sim_rate=97424 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 23:00:24 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(2,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69552956 (ipc=98.8) sim_rate=97413 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 23:00:25 2018
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 69610242 (ipc=98.7) sim_rate=97356 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 23:00:26 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(1,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69669095 (ipc=98.7) sim_rate=97303 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 23:00:27 2018
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69723515 (ipc=98.6) sim_rate=97243 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 23:00:28 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 69774162 (ipc=98.6) sim_rate=97178 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 23:00:29 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69856278 (ipc=98.5) sim_rate=97157 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 23:00:30 2018
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69912461 (ipc=98.4) sim_rate=97100 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 23:00:31 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 69993920 (ipc=98.3) sim_rate=97078 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 23:00:32 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 70052973 (ipc=98.3) sim_rate=97026 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 23:00:33 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 70142418 (ipc=98.2) sim_rate=97015 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 23:00:34 2018
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 70199375 (ipc=98.1) sim_rate=96960 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 23:00:35 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70284861 (ipc=98.0) sim_rate=96944 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 23:00:36 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 70341959 (ipc=98.0) sim_rate=96889 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 23:00:37 2018
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 70396928 (ipc=97.9) sim_rate=96832 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 23:00:38 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(5,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70477690 (ipc=97.8) sim_rate=96810 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 23:00:39 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 70533777 (ipc=97.8) sim_rate=96754 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 23:00:40 2018
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 70615613 (ipc=97.7) sim_rate=96733 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 23:00:41 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 70672023 (ipc=97.6) sim_rate=96678 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 23:00:42 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(8,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 70765408 (ipc=97.5) sim_rate=96674 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 23:00:43 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 726500  inst.: 70833668 (ipc=97.5) sim_rate=96635 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 23:00:44 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 728000  inst.: 70923368 (ipc=97.4) sim_rate=96625 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 23:00:45 2018
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 71015558 (ipc=97.3) sim_rate=96619 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 23:00:46 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 730500  inst.: 71066594 (ipc=97.3) sim_rate=96557 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 23:00:47 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(7,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 71129596 (ipc=97.2) sim_rate=96512 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 23:00:48 2018
GPGPU-Sim uArch: cycles simulated: 732500  inst.: 71193452 (ipc=97.2) sim_rate=96468 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 23:00:49 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 71283577 (ipc=97.1) sim_rate=96459 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 23:00:50 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(7,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 71361841 (ipc=97.0) sim_rate=96434 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 23:00:51 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71427791 (ipc=97.0) sim_rate=96393 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 23:00:52 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 71514272 (ipc=96.9) sim_rate=96380 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 23:00:53 2018
GPGPU-Sim uArch: cycles simulated: 739000  inst.: 71571841 (ipc=96.8) sim_rate=96328 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 23:00:54 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(2,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 740500  inst.: 71658221 (ipc=96.8) sim_rate=96314 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 23:00:55 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 741500  inst.: 71721851 (ipc=96.7) sim_rate=96270 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 23:00:56 2018
GPGPU-Sim uArch: cycles simulated: 743000  inst.: 71806740 (ipc=96.6) sim_rate=96255 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 23:00:57 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 744000  inst.: 71862863 (ipc=96.6) sim_rate=96201 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 23:00:58 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 71927492 (ipc=96.5) sim_rate=96159 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 23:00:59 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 72010190 (ipc=96.5) sim_rate=96141 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 23:01:00 2018
GPGPU-Sim uArch: cycles simulated: 747500  inst.: 72068217 (ipc=96.4) sim_rate=96090 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 23:01:01 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 72127726 (ipc=96.4) sim_rate=96042 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 23:01:02 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 72216214 (ipc=96.3) sim_rate=96032 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 23:01:03 2018
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 72299188 (ipc=96.2) sim_rate=96014 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 23:01:04 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 753000  inst.: 72379836 (ipc=96.1) sim_rate=95994 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 23:01:05 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 754000  inst.: 72442149 (ipc=96.1) sim_rate=95949 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 23:01:06 2018
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 72497084 (ipc=96.0) sim_rate=95895 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 23:01:07 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(1,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 756500  inst.: 72577836 (ipc=95.9) sim_rate=95875 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 23:01:08 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 758000  inst.: 72665732 (ipc=95.9) sim_rate=95865 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 23:01:09 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 72748975 (ipc=95.8) sim_rate=95848 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 23:01:10 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(7,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 760500  inst.: 72802313 (ipc=95.7) sim_rate=95792 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 23:01:11 2018
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 72890861 (ipc=95.7) sim_rate=95782 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 23:01:12 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 763000  inst.: 72947413 (ipc=95.6) sim_rate=95731 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 23:01:13 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 73033889 (ipc=95.5) sim_rate=95719 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 23:01:14 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 765500  inst.: 73092603 (ipc=95.5) sim_rate=95670 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 23:01:15 2018
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 73185142 (ipc=95.4) sim_rate=95666 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 23:01:16 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(1,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 768000  inst.: 73240764 (ipc=95.4) sim_rate=95614 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 23:01:17 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 73327975 (ipc=95.3) sim_rate=95603 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 23:01:18 2018
GPGPU-Sim uArch: cycles simulated: 770500  inst.: 73383504 (ipc=95.2) sim_rate=95551 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 23:01:19 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 73466299 (ipc=95.2) sim_rate=95534 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 23:01:20 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 773000  inst.: 73527309 (ipc=95.1) sim_rate=95490 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 23:01:21 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 774500  inst.: 73620994 (ipc=95.1) sim_rate=95487 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 23:01:22 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(0,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 775500  inst.: 73684243 (ipc=95.0) sim_rate=95445 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 23:01:23 2018
GPGPU-Sim uArch: cycles simulated: 777000  inst.: 73778867 (ipc=95.0) sim_rate=95444 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 23:01:24 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 73858493 (ipc=94.9) sim_rate=95424 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 23:01:25 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 779500  inst.: 73921918 (ipc=94.8) sim_rate=95383 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 23:01:26 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 74012930 (ipc=94.8) sim_rate=95377 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 23:01:27 2018
GPGPU-Sim uArch: cycles simulated: 782000  inst.: 74070563 (ipc=94.7) sim_rate=95328 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 23:01:28 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(4,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 783000  inst.: 74127282 (ipc=94.7) sim_rate=95279 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 23:01:29 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 74230574 (ipc=94.6) sim_rate=95289 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 23:01:30 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(8,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 785500  inst.: 74297295 (ipc=94.6) sim_rate=95252 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 23:01:31 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 74394019 (ipc=94.5) sim_rate=95254 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 23:01:32 2018
GPGPU-Sim uArch: cycles simulated: 788000  inst.: 74456654 (ipc=94.5) sim_rate=95213 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 23:01:33 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 74545607 (ipc=94.4) sim_rate=95205 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 23:01:34 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 790500  inst.: 74611462 (ipc=94.4) sim_rate=95167 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 23:01:35 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(8,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74706867 (ipc=94.3) sim_rate=95167 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 23:01:36 2018
GPGPU-Sim uArch: cycles simulated: 793000  inst.: 74762585 (ipc=94.3) sim_rate=95117 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 23:01:37 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74852972 (ipc=94.2) sim_rate=95111 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 23:01:38 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(8,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 74909499 (ipc=94.2) sim_rate=95062 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 23:01:39 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(6,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 75016381 (ipc=94.1) sim_rate=95077 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 23:01:40 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(2,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 798000  inst.: 75072243 (ipc=94.1) sim_rate=95028 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 23:01:41 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 75159811 (ipc=94.0) sim_rate=95018 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 23:01:42 2018
GPGPU-Sim uArch: cycles simulated: 801000  inst.: 75248909 (ipc=93.9) sim_rate=95011 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 23:01:43 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 75310718 (ipc=93.9) sim_rate=94969 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 23:01:44 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 75375525 (ipc=93.9) sim_rate=94931 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 23:01:45 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 804500  inst.: 75460440 (ipc=93.8) sim_rate=94918 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 23:01:46 2018
GPGPU-Sim uArch: cycles simulated: 805500  inst.: 75523558 (ipc=93.8) sim_rate=94878 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 23:01:47 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(4,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 807000  inst.: 75617865 (ipc=93.7) sim_rate=94878 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 23:01:48 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(1,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 808000  inst.: 75674200 (ipc=93.7) sim_rate=94829 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 23:01:49 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 75768765 (ipc=93.6) sim_rate=94829 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 23:01:50 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(8,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 75866968 (ipc=93.5) sim_rate=94833 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 23:01:51 2018
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 75927423 (ipc=93.5) sim_rate=94790 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 23:01:52 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 76020269 (ipc=93.4) sim_rate=94788 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 23:01:53 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 814500  inst.: 76082511 (ipc=93.4) sim_rate=94747 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 23:01:54 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(7,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 816000  inst.: 76173259 (ipc=93.3) sim_rate=94742 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 23:01:55 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(4,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 817000  inst.: 76242291 (ipc=93.3) sim_rate=94710 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 23:01:56 2018
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 76306492 (ipc=93.3) sim_rate=94673 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 23:01:57 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 819000  inst.: 76370106 (ipc=93.2) sim_rate=94634 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 23:01:58 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 76456032 (ipc=93.2) sim_rate=94623 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 23:01:59 2018
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 76513025 (ipc=93.1) sim_rate=94577 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 23:02:00 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 76575971 (ipc=93.1) sim_rate=94538 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 23:02:01 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(7,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 76669889 (ipc=93.0) sim_rate=94537 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 23:02:02 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 825000  inst.: 76735360 (ipc=93.0) sim_rate=94501 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 23:02:03 2018
GPGPU-Sim uArch: cycles simulated: 826000  inst.: 76799289 (ipc=93.0) sim_rate=94464 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 23:02:04 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(3,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 76882529 (ipc=92.9) sim_rate=94450 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 23:02:05 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76965011 (ipc=92.8) sim_rate=94435 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 23:02:06 2018
GPGPU-Sim uArch: cycles simulated: 830000  inst.: 77027766 (ipc=92.8) sim_rate=94396 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 23:02:07 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 831500  inst.: 77118012 (ipc=92.7) sim_rate=94391 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 23:02:08 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 832500  inst.: 77178014 (ipc=92.7) sim_rate=94349 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 23:02:09 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 834000  inst.: 77262875 (ipc=92.6) sim_rate=94338 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 23:02:10 2018
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 77319479 (ipc=92.6) sim_rate=94292 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 23:02:11 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 836000  inst.: 77377553 (ipc=92.6) sim_rate=94247 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 23:02:12 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 77468064 (ipc=92.5) sim_rate=94243 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 23:02:13 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 839000  inst.: 77560547 (ipc=92.4) sim_rate=94241 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 23:02:14 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 840000  inst.: 77621958 (ipc=92.4) sim_rate=94201 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 23:02:15 2018
GPGPU-Sim uArch: cycles simulated: 841000  inst.: 77687491 (ipc=92.4) sim_rate=94166 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 23:02:16 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(3,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 77776527 (ipc=92.3) sim_rate=94160 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 23:02:17 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 843500  inst.: 77842988 (ipc=92.3) sim_rate=94126 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 23:02:18 2018
GPGPU-Sim uArch: cycles simulated: 844500  inst.: 77899991 (ipc=92.2) sim_rate=94082 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 23:02:19 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 846000  inst.: 77997239 (ipc=92.2) sim_rate=94085 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 23:02:20 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(8,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 847500  inst.: 78090378 (ipc=92.1) sim_rate=94084 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 23:02:21 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 848500  inst.: 78149095 (ipc=92.1) sim_rate=94042 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 23:02:22 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 849500  inst.: 78215334 (ipc=92.1) sim_rate=94008 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 23:02:23 2018
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78282349 (ipc=92.0) sim_rate=93976 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 23:02:24 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 852000  inst.: 78362979 (ipc=92.0) sim_rate=93960 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 23:02:25 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 78420496 (ipc=91.9) sim_rate=93916 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 23:02:26 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 854500  inst.: 78512794 (ipc=91.9) sim_rate=93914 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 23:02:27 2018
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 78574553 (ipc=91.8) sim_rate=93876 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 23:02:28 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(1,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 78675189 (ipc=91.8) sim_rate=93884 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 23:02:29 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 78753687 (ipc=91.8) sim_rate=93866 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 23:02:30 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(2,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 78850207 (ipc=91.7) sim_rate=93869 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 23:02:31 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 860500  inst.: 78910334 (ipc=91.7) sim_rate=93829 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 23:02:32 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(7,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 79005597 (ipc=91.7) sim_rate=93830 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 23:02:33 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 863500  inst.: 79105148 (ipc=91.6) sim_rate=93837 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 23:02:34 2018
GPGPU-Sim uArch: cycles simulated: 864500  inst.: 79171667 (ipc=91.6) sim_rate=93805 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 23:02:35 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(1,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 79271020 (ipc=91.5) sim_rate=93811 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 23:02:36 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(1,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 867000  inst.: 79332337 (ipc=91.5) sim_rate=93773 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 23:02:37 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(0,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 868500  inst.: 79423401 (ipc=91.4) sim_rate=93770 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 23:02:38 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 869500  inst.: 79490742 (ipc=91.4) sim_rate=93739 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 23:02:39 2018
GPGPU-Sim uArch: cycles simulated: 871000  inst.: 79585032 (ipc=91.4) sim_rate=93739 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 23:02:40 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(4,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 872000  inst.: 79658180 (ipc=91.4) sim_rate=93715 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 23:02:41 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 873500  inst.: 79758205 (ipc=91.3) sim_rate=93722 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 23:02:42 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 874500  inst.: 79821112 (ipc=91.3) sim_rate=93686 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 23:02:43 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 79906055 (ipc=91.2) sim_rate=93676 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 23:02:44 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 79989406 (ipc=91.2) sim_rate=93664 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 23:02:45 2018
GPGPU-Sim uArch: cycles simulated: 878500  inst.: 80050807 (ipc=91.1) sim_rate=93626 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 23:02:46 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(5,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 880000  inst.: 80141339 (ipc=91.1) sim_rate=93623 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 23:02:47 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 881500  inst.: 80228814 (ipc=91.0) sim_rate=93615 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 23:02:48 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 882500  inst.: 80292177 (ipc=91.0) sim_rate=93580 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 23:02:49 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(7,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 80380709 (ipc=90.9) sim_rate=93574 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 23:02:50 2018
GPGPU-Sim uArch: cycles simulated: 885500  inst.: 80468337 (ipc=90.9) sim_rate=93567 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 23:02:51 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 887000  inst.: 80555909 (ipc=90.8) sim_rate=93560 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 23:02:52 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(1,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 888000  inst.: 80621079 (ipc=90.8) sim_rate=93527 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 23:02:53 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 889500  inst.: 80712596 (ipc=90.7) sim_rate=93525 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 23:02:54 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 890500  inst.: 80774399 (ipc=90.7) sim_rate=93488 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 23:02:55 2018
GPGPU-Sim uArch: cycles simulated: 891500  inst.: 80833731 (ipc=90.7) sim_rate=93449 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 23:02:56 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(2,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 893000  inst.: 80925549 (ipc=90.6) sim_rate=93447 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 23:02:57 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 894500  inst.: 81015857 (ipc=90.6) sim_rate=93443 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 23:02:58 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 895500  inst.: 81077966 (ipc=90.5) sim_rate=93407 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 23:02:59 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 897000  inst.: 81168409 (ipc=90.5) sim_rate=93404 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 23:03:00 2018
GPGPU-Sim uArch: cycles simulated: 898000  inst.: 81229719 (ipc=90.5) sim_rate=93367 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 23:03:01 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 899500  inst.: 81327188 (ipc=90.4) sim_rate=93372 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 23:03:02 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 900500  inst.: 81394287 (ipc=90.4) sim_rate=93342 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 23:03:03 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(1,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 902000  inst.: 81487358 (ipc=90.3) sim_rate=93341 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 23:03:04 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(0,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 903000  inst.: 81555056 (ipc=90.3) sim_rate=93312 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 23:03:05 2018
GPGPU-Sim uArch: cycles simulated: 904500  inst.: 81650187 (ipc=90.3) sim_rate=93314 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 23:03:06 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 905500  inst.: 81710901 (ipc=90.2) sim_rate=93277 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 23:03:07 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 907000  inst.: 81801204 (ipc=90.2) sim_rate=93273 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 23:03:08 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 908000  inst.: 81862089 (ipc=90.2) sim_rate=93237 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 23:03:09 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(8,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 909500  inst.: 81960395 (ipc=90.1) sim_rate=93242 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 23:03:10 2018
GPGPU-Sim uArch: cycles simulated: 910500  inst.: 82022017 (ipc=90.1) sim_rate=93206 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 23:03:11 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 82114019 (ipc=90.0) sim_rate=93205 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 23:03:12 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(7,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 82176897 (ipc=90.0) sim_rate=93171 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 23:03:13 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 914500  inst.: 82262359 (ipc=90.0) sim_rate=93162 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 23:03:14 2018
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 82328828 (ipc=89.9) sim_rate=93132 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 23:03:15 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(4,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 917000  inst.: 82416558 (ipc=89.9) sim_rate=93126 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 23:03:16 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 918000  inst.: 82473689 (ipc=89.8) sim_rate=93085 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 23:03:17 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 919500  inst.: 82567247 (ipc=89.8) sim_rate=93085 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 23:03:18 2018
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 82632729 (ipc=89.8) sim_rate=93054 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 23:03:19 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 922000  inst.: 82728944 (ipc=89.7) sim_rate=93058 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 23:03:20 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 923500  inst.: 82832372 (ipc=89.7) sim_rate=93070 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 23:03:21 2018
GPGPU-Sim uArch: cycles simulated: 924500  inst.: 82886647 (ipc=89.7) sim_rate=93026 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 23:03:22 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 926000  inst.: 82978125 (ipc=89.6) sim_rate=93024 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 23:03:23 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 927000  inst.: 83043916 (ipc=89.6) sim_rate=92994 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 23:03:24 2018
GPGPU-Sim uArch: cycles simulated: 928500  inst.: 83123498 (ipc=89.5) sim_rate=92979 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 23:03:25 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 930000  inst.: 83214564 (ipc=89.5) sim_rate=92977 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 23:03:26 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(7,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 931000  inst.: 83275527 (ipc=89.4) sim_rate=92941 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 23:03:27 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(3,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 932000  inst.: 83341508 (ipc=89.4) sim_rate=92911 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 23:03:28 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 933500  inst.: 83434225 (ipc=89.4) sim_rate=92911 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 23:03:29 2018
GPGPU-Sim uArch: cycles simulated: 934500  inst.: 83501383 (ipc=89.4) sim_rate=92882 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 23:03:30 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 936000  inst.: 83594665 (ipc=89.3) sim_rate=92882 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 23:03:31 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 937500  inst.: 83697894 (ipc=89.3) sim_rate=92894 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 23:03:32 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 938500  inst.: 83762160 (ipc=89.3) sim_rate=92862 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 23:03:33 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 83858351 (ipc=89.2) sim_rate=92866 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 23:03:34 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 83964284 (ipc=89.2) sim_rate=92880 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 23:03:35 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(2,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 84035874 (ipc=89.2) sim_rate=92857 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 23:03:36 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(4,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 944000  inst.: 84130784 (ipc=89.1) sim_rate=92859 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 23:03:37 2018
GPGPU-Sim uArch: cycles simulated: 945000  inst.: 84196721 (ipc=89.1) sim_rate=92829 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 23:03:38 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 946000  inst.: 84265049 (ipc=89.1) sim_rate=92802 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 23:03:39 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(3,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 947000  inst.: 84333722 (ipc=89.1) sim_rate=92776 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 23:03:40 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 948500  inst.: 84425918 (ipc=89.0) sim_rate=92775 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 23:03:41 2018
GPGPU-Sim uArch: cycles simulated: 949500  inst.: 84493542 (ipc=89.0) sim_rate=92748 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 23:03:42 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 951000  inst.: 84591209 (ipc=88.9) sim_rate=92753 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 23:03:43 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 952000  inst.: 84651030 (ipc=88.9) sim_rate=92717 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 23:03:44 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 953500  inst.: 84750123 (ipc=88.9) sim_rate=92724 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 23:03:45 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 954500  inst.: 84811695 (ipc=88.9) sim_rate=92690 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 23:03:46 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(1,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 956000  inst.: 84915098 (ipc=88.8) sim_rate=92702 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 23:03:47 2018
GPGPU-Sim uArch: cycles simulated: 957000  inst.: 84973285 (ipc=88.8) sim_rate=92664 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 23:03:48 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 958500  inst.: 85073915 (ipc=88.8) sim_rate=92673 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 23:03:49 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(1,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 959500  inst.: 85136230 (ipc=88.7) sim_rate=92640 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 23:03:50 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(7,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 961000  inst.: 85243329 (ipc=88.7) sim_rate=92655 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 23:03:51 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(6,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 962000  inst.: 85312632 (ipc=88.7) sim_rate=92630 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 23:03:52 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 963500  inst.: 85405652 (ipc=88.6) sim_rate=92630 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 23:03:53 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(4,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 965000  inst.: 85510889 (ipc=88.6) sim_rate=92644 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 23:03:54 2018
GPGPU-Sim uArch: cycles simulated: 966000  inst.: 85570755 (ipc=88.6) sim_rate=92609 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 23:03:55 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 967500  inst.: 85664442 (ipc=88.5) sim_rate=92610 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 23:03:56 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(4,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 968500  inst.: 85734703 (ipc=88.5) sim_rate=92586 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 23:03:57 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 970000  inst.: 85836977 (ipc=88.5) sim_rate=92596 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 23:03:58 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 971000  inst.: 85896125 (ipc=88.5) sim_rate=92560 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 23:03:59 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(0,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 972500  inst.: 85986496 (ipc=88.4) sim_rate=92558 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 23:04:00 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(8,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 974000  inst.: 86079120 (ipc=88.4) sim_rate=92558 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 23:04:01 2018
GPGPU-Sim uArch: cycles simulated: 975000  inst.: 86149002 (ipc=88.4) sim_rate=92533 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 23:04:02 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 976500  inst.: 86249756 (ipc=88.3) sim_rate=92542 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 23:04:03 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(1,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 977500  inst.: 86304529 (ipc=88.3) sim_rate=92502 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 23:04:04 2018
GPGPU-Sim uArch: cycles simulated: 978500  inst.: 86366559 (ipc=88.3) sim_rate=92469 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 23:04:05 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 980000  inst.: 86457216 (ipc=88.2) sim_rate=92467 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 23:04:06 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(3,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 981500  inst.: 86553675 (ipc=88.2) sim_rate=92471 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 23:04:07 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 982500  inst.: 86623756 (ipc=88.2) sim_rate=92447 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 23:04:08 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(0,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 983500  inst.: 86688785 (ipc=88.1) sim_rate=92418 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 23:04:09 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(5,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 985000  inst.: 86786981 (ipc=88.1) sim_rate=92424 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 23:04:10 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(5,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 986500  inst.: 86883252 (ipc=88.1) sim_rate=92428 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 23:04:11 2018
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 86933796 (ipc=88.0) sim_rate=92384 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 23:04:12 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(0,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 989000  inst.: 87028431 (ipc=88.0) sim_rate=92386 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 23:04:13 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 990000  inst.: 87091947 (ipc=88.0) sim_rate=92356 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 23:04:14 2018
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 87151653 (ipc=87.9) sim_rate=92321 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 23:04:15 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 992500  inst.: 87259220 (ipc=87.9) sim_rate=92337 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 23:04:16 2018
GPGPU-Sim uArch: cycles simulated: 994000  inst.: 87352431 (ipc=87.9) sim_rate=92338 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 23:04:17 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 995000  inst.: 87415796 (ipc=87.9) sim_rate=92308 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 23:04:18 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 996000  inst.: 87484212 (ipc=87.8) sim_rate=92282 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 23:04:19 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(5,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 87588176 (ipc=87.8) sim_rate=92295 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 23:04:20 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 87655631 (ipc=87.8) sim_rate=92269 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 23:04:21 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 87753050 (ipc=87.8) sim_rate=92274 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 23:04:22 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(6,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1001500  inst.: 87852589 (ipc=87.7) sim_rate=92282 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 23:04:23 2018
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 87914334 (ipc=87.7) sim_rate=92250 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 23:04:24 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1004000  inst.: 88009882 (ipc=87.7) sim_rate=92253 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 23:04:25 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(5,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 88074151 (ipc=87.6) sim_rate=92224 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 23:04:26 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1006500  inst.: 88167832 (ipc=87.6) sim_rate=92225 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 23:04:27 2018
GPGPU-Sim uArch: cycles simulated: 1007500  inst.: 88240841 (ipc=87.6) sim_rate=92205 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 23:04:28 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(0,4,0) tid=(0,1,0)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1009000  inst.: 88342223 (ipc=87.6) sim_rate=92215 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 23:04:29 2018
GPGPU-Sim uArch: cycles simulated: 1010000  inst.: 88408375 (ipc=87.5) sim_rate=92188 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 23:04:30 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(7,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1011000  inst.: 88477288 (ipc=87.5) sim_rate=92163 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 23:04:31 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1012500  inst.: 88572076 (ipc=87.5) sim_rate=92166 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 23:04:32 2018
GPGPU-Sim uArch: cycles simulated: 1013500  inst.: 88632334 (ipc=87.5) sim_rate=92133 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 23:04:33 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1015000  inst.: 88724707 (ipc=87.4) sim_rate=92133 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 23:04:34 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1016000  inst.: 88794733 (ipc=87.4) sim_rate=92110 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 23:04:35 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1017000  inst.: 88865399 (ipc=87.4) sim_rate=92088 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 23:04:36 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1018500  inst.: 88966985 (ipc=87.4) sim_rate=92098 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 23:04:37 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1020000  inst.: 89067476 (ipc=87.3) sim_rate=92107 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 23:04:38 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(0,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 89132805 (ipc=87.3) sim_rate=92079 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 23:04:39 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1022500  inst.: 89238970 (ipc=87.3) sim_rate=92093 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 23:04:40 2018
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 89307913 (ipc=87.3) sim_rate=92070 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 23:04:41 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1024500  inst.: 89376522 (ipc=87.2) sim_rate=92045 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 23:04:42 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(2,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1026000  inst.: 89474296 (ipc=87.2) sim_rate=92051 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 23:04:43 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1027500  inst.: 89572630 (ipc=87.2) sim_rate=92058 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 23:04:44 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1028500  inst.: 89643932 (ipc=87.2) sim_rate=92036 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 23:04:45 2018
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 89712225 (ipc=87.1) sim_rate=92012 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 23:04:46 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1031000  inst.: 89796804 (ipc=87.1) sim_rate=92004 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 23:04:47 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1032500  inst.: 89891137 (ipc=87.1) sim_rate=92007 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 23:04:48 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1033500  inst.: 89965917 (ipc=87.0) sim_rate=91989 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 23:04:49 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 90026625 (ipc=87.0) sim_rate=91957 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 23:04:50 2018
GPGPU-Sim uArch: cycles simulated: 1035500  inst.: 90092138 (ipc=87.0) sim_rate=91930 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 23:04:51 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1037000  inst.: 90184686 (ipc=87.0) sim_rate=91931 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 23:04:52 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1038000  inst.: 90249956 (ipc=86.9) sim_rate=91904 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 23:04:53 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1039000  inst.: 90317586 (ipc=86.9) sim_rate=91879 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 23:04:54 2018
GPGPU-Sim uArch: cycles simulated: 1040000  inst.: 90383871 (ipc=86.9) sim_rate=91853 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 23:04:55 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(5,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1041500  inst.: 90471606 (ipc=86.9) sim_rate=91849 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 23:04:56 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1042500  inst.: 90530184 (ipc=86.8) sim_rate=91815 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 23:04:57 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1044000  inst.: 90625166 (ipc=86.8) sim_rate=91818 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 23:04:58 2018
GPGPU-Sim uArch: cycles simulated: 1045000  inst.: 90683109 (ipc=86.8) sim_rate=91784 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 23:04:59 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(3,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1046500  inst.: 90785133 (ipc=86.8) sim_rate=91794 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 23:05:00 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1047500  inst.: 90850576 (ipc=86.7) sim_rate=91768 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 23:05:01 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1049000  inst.: 90946305 (ipc=86.7) sim_rate=91772 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 23:05:02 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1050000  inst.: 91017962 (ipc=86.7) sim_rate=91751 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 23:05:03 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(6,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1051500  inst.: 91118749 (ipc=86.7) sim_rate=91761 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 23:05:04 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1052500  inst.: 91192903 (ipc=86.6) sim_rate=91743 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 23:05:05 2018
GPGPU-Sim uArch: cycles simulated: 1053500  inst.: 91255685 (ipc=86.6) sim_rate=91714 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 23:05:06 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1055000  inst.: 91351861 (ipc=86.6) sim_rate=91718 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 23:05:07 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1056500  inst.: 91451859 (ipc=86.6) sim_rate=91727 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 23:05:08 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1057500  inst.: 91517773 (ipc=86.5) sim_rate=91701 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 23:05:09 2018
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(3,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1059000  inst.: 91628044 (ipc=86.5) sim_rate=91719 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 23:05:10 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1060000  inst.: 91688329 (ipc=86.5) sim_rate=91688 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 23:05:11 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 91783453 (ipc=86.5) sim_rate=91691 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 23:05:12 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1063000  inst.: 91879067 (ipc=86.4) sim_rate=91695 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 23:05:13 2018
GPGPU-Sim uArch: cycles simulated: 1064000  inst.: 91940975 (ipc=86.4) sim_rate=91665 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 23:05:14 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1065500  inst.: 92039615 (ipc=86.4) sim_rate=91672 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 23:05:15 2018
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1067000  inst.: 92152845 (ipc=86.4) sim_rate=91694 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 23:05:16 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(3,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1068500  inst.: 92238626 (ipc=86.3) sim_rate=91688 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 23:05:17 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(7,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1069500  inst.: 92296600 (ipc=86.3) sim_rate=91655 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 23:05:18 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1071000  inst.: 92390915 (ipc=86.3) sim_rate=91657 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 23:05:19 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1072500  inst.: 92491326 (ipc=86.2) sim_rate=91666 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 23:05:20 2018
GPGPU-Sim uArch: cycles simulated: 1073500  inst.: 92556103 (ipc=86.2) sim_rate=91639 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 23:05:21 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1075000  inst.: 92655016 (ipc=86.2) sim_rate=91646 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 23:05:22 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1076500  inst.: 92744607 (ipc=86.2) sim_rate=91644 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 23:05:23 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(6,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1077500  inst.: 92808252 (ipc=86.1) sim_rate=91617 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 23:05:24 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1079000  inst.: 92913847 (ipc=86.1) sim_rate=91631 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 23:05:25 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1080500  inst.: 93027889 (ipc=86.1) sim_rate=91653 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 23:05:26 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(4,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1081500  inst.: 93100482 (ipc=86.1) sim_rate=91634 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 23:05:27 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(2,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1083000  inst.: 93193374 (ipc=86.1) sim_rate=91635 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 23:05:28 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 93255986 (ipc=86.0) sim_rate=91607 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 23:05:29 2018
GPGPU-Sim uArch: cycles simulated: 1085000  inst.: 93333784 (ipc=86.0) sim_rate=91593 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 23:05:30 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1086500  inst.: 93444382 (ipc=86.0) sim_rate=91612 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 23:05:31 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(4,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1088000  inst.: 93555734 (ipc=86.0) sim_rate=91631 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 23:05:32 2018
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 93609288 (ipc=86.0) sim_rate=91594 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 23:05:33 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(1,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1090500  inst.: 93710043 (ipc=85.9) sim_rate=91603 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 23:05:34 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(0,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1091500  inst.: 93770222 (ipc=85.9) sim_rate=91572 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 23:05:35 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 93877012 (ipc=85.9) sim_rate=91587 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 23:05:36 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 93961432 (ipc=85.9) sim_rate=91580 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 23:05:37 2018
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 94031117 (ipc=85.9) sim_rate=91559 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 23:05:38 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1096500  inst.: 94131498 (ipc=85.8) sim_rate=91567 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 23:05:39 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1098000  inst.: 94234108 (ipc=85.8) sim_rate=91578 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 23:05:40 2018
GPGPU-Sim uArch: cycles simulated: 1099000  inst.: 94298023 (ipc=85.8) sim_rate=91551 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 23:05:41 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(1,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1100500  inst.: 94406521 (ipc=85.8) sim_rate=91567 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 23:05:42 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1101500  inst.: 94479726 (ipc=85.8) sim_rate=91550 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 23:05:43 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(5,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1102500  inst.: 94554769 (ipc=85.8) sim_rate=91534 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 23:05:44 2018
GPGPU-Sim uArch: cycles simulated: 1103500  inst.: 94624066 (ipc=85.7) sim_rate=91512 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 23:05:45 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1105000  inst.: 94713871 (ipc=85.7) sim_rate=91510 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 23:05:46 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1106000  inst.: 94788107 (ipc=85.7) sim_rate=91494 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 23:05:47 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 94865433 (ipc=85.7) sim_rate=91480 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 23:05:48 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 94938240 (ipc=85.7) sim_rate=91462 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 23:05:49 2018
GPGPU-Sim uArch: cycles simulated: 1109000  inst.: 95009444 (ipc=85.7) sim_rate=91443 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 23:05:50 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 95120418 (ipc=85.7) sim_rate=91461 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 23:05:51 2018
GPGPU-Sim uArch: cycles simulated: 1111500  inst.: 95182793 (ipc=85.6) sim_rate=91433 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 23:05:52 2018
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(3,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1112500  inst.: 95252524 (ipc=85.6) sim_rate=91413 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 23:05:53 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1113500  inst.: 95315451 (ipc=85.6) sim_rate=91385 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 23:05:54 2018
GPGPU-Sim uArch: cycles simulated: 1114500  inst.: 95388002 (ipc=85.6) sim_rate=91367 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 23:05:55 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1116000  inst.: 95485671 (ipc=85.6) sim_rate=91373 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 23:05:56 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1117000  inst.: 95562374 (ipc=85.6) sim_rate=91359 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 23:05:57 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(8,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1118000  inst.: 95636843 (ipc=85.5) sim_rate=91343 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 23:05:58 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1119500  inst.: 95742960 (ipc=85.5) sim_rate=91357 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 23:05:59 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1120500  inst.: 95816063 (ipc=85.5) sim_rate=91340 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 23:06:00 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1122000  inst.: 95921493 (ipc=85.5) sim_rate=91353 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 23:06:01 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1123000  inst.: 96001155 (ipc=85.5) sim_rate=91342 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 23:06:02 2018
GPGPU-Sim uArch: cycles simulated: 1124000  inst.: 96068062 (ipc=85.5) sim_rate=91319 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 23:06:03 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1125500  inst.: 96177366 (ipc=85.5) sim_rate=91336 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 23:06:04 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(7,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1126500  inst.: 96247213 (ipc=85.4) sim_rate=91316 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 23:06:05 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 96350714 (ipc=85.4) sim_rate=91327 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 23:06:06 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1129000  inst.: 96421528 (ipc=85.4) sim_rate=91308 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 23:06:07 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1130500  inst.: 96523025 (ipc=85.4) sim_rate=91317 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 23:06:08 2018
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1131500  inst.: 96605913 (ipc=85.4) sim_rate=91309 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 23:06:09 2018
GPGPU-Sim uArch: cycles simulated: 1132500  inst.: 96671011 (ipc=85.4) sim_rate=91285 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 23:06:10 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1134000  inst.: 96783057 (ipc=85.3) sim_rate=91304 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 23:06:11 2018
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1135000  inst.: 96850582 (ipc=85.3) sim_rate=91282 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 23:06:12 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 96954693 (ipc=85.3) sim_rate=91294 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 23:06:13 2018
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1137500  inst.: 97025160 (ipc=85.3) sim_rate=91274 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 23:06:14 2018
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1139000  inst.: 97133808 (ipc=85.3) sim_rate=91291 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 23:06:15 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1140000  inst.: 97209059 (ipc=85.3) sim_rate=91276 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 23:06:16 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(5,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1141500  inst.: 97316943 (ipc=85.3) sim_rate=91291 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 23:06:17 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(4,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1142500  inst.: 97395522 (ipc=85.2) sim_rate=91279 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 23:06:18 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1144000  inst.: 97506168 (ipc=85.2) sim_rate=91297 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 23:06:19 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(2,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1145000  inst.: 97586714 (ipc=85.2) sim_rate=91287 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 23:06:20 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(5,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1146500  inst.: 97693556 (ipc=85.2) sim_rate=91302 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 23:06:21 2018
GPGPU-Sim uArch: cycles simulated: 1147500  inst.: 97762609 (ipc=85.2) sim_rate=91281 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 23:06:22 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1149000  inst.: 97874872 (ipc=85.2) sim_rate=91301 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 23:06:23 2018
GPGPU-Sim uArch: cycles simulated: 1150000  inst.: 97952944 (ipc=85.2) sim_rate=91288 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 23:06:24 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(4,1,0) tid=(6,6,0)
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1151500  inst.: 98068784 (ipc=85.2) sim_rate=91311 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 23:06:25 2018
GPGPU-Sim uArch: cycles simulated: 1152500  inst.: 98144275 (ipc=85.2) sim_rate=91297 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 23:06:26 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(5,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1154000  inst.: 98258796 (ipc=85.1) sim_rate=91318 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 23:06:27 2018
GPGPU-Sim uArch: cycles simulated: 1155000  inst.: 98330470 (ipc=85.1) sim_rate=91300 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 23:06:28 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(2,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1156500  inst.: 98432935 (ipc=85.1) sim_rate=91310 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 23:06:29 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(1,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1158000  inst.: 98544683 (ipc=85.1) sim_rate=91329 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 23:06:30 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(1,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1159000  inst.: 98607897 (ipc=85.1) sim_rate=91303 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 23:06:31 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(4,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1160000  inst.: 98680782 (ipc=85.1) sim_rate=91286 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 23:06:32 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1161500  inst.: 98784892 (ipc=85.0) sim_rate=91298 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 23:06:33 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1162500  inst.: 98860741 (ipc=85.0) sim_rate=91284 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 23:06:34 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(3,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1164000  inst.: 98968469 (ipc=85.0) sim_rate=91299 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 23:06:35 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(0,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1165500  inst.: 99079671 (ipc=85.0) sim_rate=91317 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 23:06:36 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(3,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1166500  inst.: 99150726 (ipc=85.0) sim_rate=91299 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 23:06:37 2018
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(0,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1168000  inst.: 99254072 (ipc=85.0) sim_rate=91310 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 23:06:38 2018
GPGPU-Sim uArch: cycles simulated: 1169000  inst.: 99328728 (ipc=85.0) sim_rate=91294 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 23:06:39 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(1,5,0) tid=(6,7,0)
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1170500  inst.: 99435826 (ipc=85.0) sim_rate=91309 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 23:06:40 2018
GPGPU-Sim uArch: cycles simulated: 1171500  inst.: 99505993 (ipc=84.9) sim_rate=91289 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 23:06:41 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1172500  inst.: 99578331 (ipc=84.9) sim_rate=91272 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 23:06:42 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1174000  inst.: 99689447 (ipc=84.9) sim_rate=91290 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 23:06:43 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1175000  inst.: 99761154 (ipc=84.9) sim_rate=91272 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 23:06:44 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(2,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1176500  inst.: 99860312 (ipc=84.9) sim_rate=91279 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 23:06:45 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(5,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1177500  inst.: 99940127 (ipc=84.9) sim_rate=91269 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 23:06:46 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1179000  inst.: 100041560 (ipc=84.9) sim_rate=91278 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 23:06:47 2018
GPGPU-Sim uArch: cycles simulated: 1180000  inst.: 100107637 (ipc=84.8) sim_rate=91255 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 23:06:48 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1181500  inst.: 100207353 (ipc=84.8) sim_rate=91263 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 23:06:49 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(0,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1182500  inst.: 100277152 (ipc=84.8) sim_rate=91243 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 23:06:50 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(5,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1184000  inst.: 100383047 (ipc=84.8) sim_rate=91257 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 23:06:51 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(2,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1185000  inst.: 100450139 (ipc=84.8) sim_rate=91235 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 23:06:52 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1186500  inst.: 100561404 (ipc=84.8) sim_rate=91253 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 23:06:53 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(1,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1187500  inst.: 100636154 (ipc=84.7) sim_rate=91238 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 23:06:54 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(5,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1189000  inst.: 100741446 (ipc=84.7) sim_rate=91251 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 23:06:55 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1190000  inst.: 100811308 (ipc=84.7) sim_rate=91231 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 23:06:56 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1191500  inst.: 100917359 (ipc=84.7) sim_rate=91245 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 23:06:57 2018
GPGPU-Sim uArch: cycles simulated: 1192500  inst.: 100990701 (ipc=84.7) sim_rate=91229 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 23:06:58 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1194000  inst.: 101101926 (ipc=84.7) sim_rate=91247 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 23:06:59 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1195000  inst.: 101170117 (ipc=84.7) sim_rate=91226 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 23:07:00 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(2,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1196500  inst.: 101279840 (ipc=84.6) sim_rate=91243 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 23:07:01 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(7,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1197500  inst.: 101347317 (ipc=84.6) sim_rate=91221 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 23:07:02 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1198500  inst.: 101416026 (ipc=84.6) sim_rate=91201 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 23:07:03 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(6,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1200000  inst.: 101515538 (ipc=84.6) sim_rate=91208 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 23:07:04 2018
GPGPU-Sim uArch: cycles simulated: 1201000  inst.: 101589782 (ipc=84.6) sim_rate=91193 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 23:07:05 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1202500  inst.: 101699922 (ipc=84.6) sim_rate=91210 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 23:07:06 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1204000  inst.: 101811591 (ipc=84.6) sim_rate=91229 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 23:07:07 2018
GPGPU-Sim uArch: cycles simulated: 1205000  inst.: 101887664 (ipc=84.6) sim_rate=91215 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 23:07:08 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(0,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1206500  inst.: 101993502 (ipc=84.5) sim_rate=91228 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 23:07:09 2018
GPGPU-Sim uArch: cycles simulated: 1207500  inst.: 102067517 (ipc=84.5) sim_rate=91213 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 23:07:10 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1209000  inst.: 102156636 (ipc=84.5) sim_rate=91211 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 23:07:11 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1210500  inst.: 102262654 (ipc=84.5) sim_rate=91224 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 23:07:12 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1211500  inst.: 102330430 (ipc=84.5) sim_rate=91203 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 23:07:13 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 102439270 (ipc=84.5) sim_rate=91219 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 23:07:14 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1214000  inst.: 102504036 (ipc=84.4) sim_rate=91195 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 23:07:15 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 102619708 (ipc=84.4) sim_rate=91217 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 23:07:16 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1216500  inst.: 102702341 (ipc=84.4) sim_rate=91209 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 23:07:17 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1218000  inst.: 102810062 (ipc=84.4) sim_rate=91224 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 23:07:18 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(2,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 102876644 (ipc=84.4) sim_rate=91202 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 23:07:19 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1220500  inst.: 102986050 (ipc=84.4) sim_rate=91218 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 23:07:20 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(5,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1222000  inst.: 103093595 (ipc=84.4) sim_rate=91233 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 23:07:21 2018
GPGPU-Sim uArch: cycles simulated: 1223000  inst.: 103161155 (ipc=84.4) sim_rate=91212 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 23:07:22 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1224500  inst.: 103272414 (ipc=84.3) sim_rate=91230 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 23:07:23 2018
GPGPU-Sim uArch: cycles simulated: 1225500  inst.: 103354058 (ipc=84.3) sim_rate=91221 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 23:07:24 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1226500  inst.: 103426018 (ipc=84.3) sim_rate=91204 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 23:07:25 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1228000  inst.: 103539526 (ipc=84.3) sim_rate=91224 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 23:07:26 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(8,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1229000  inst.: 103607273 (ipc=84.3) sim_rate=91203 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 23:07:27 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(1,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1230500  inst.: 103710721 (ipc=84.3) sim_rate=91214 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 23:07:28 2018
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1231500  inst.: 103785829 (ipc=84.3) sim_rate=91200 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 23:07:29 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(2,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 103865073 (ipc=84.3) sim_rate=91189 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 23:07:30 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1234000  inst.: 103980967 (ipc=84.3) sim_rate=91211 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 23:07:31 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 104059451 (ipc=84.3) sim_rate=91200 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 23:07:32 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1236500  inst.: 104167923 (ipc=84.2) sim_rate=91215 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 23:07:33 2018
GPGPU-Sim uArch: cycles simulated: 1237500  inst.: 104244163 (ipc=84.2) sim_rate=91202 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 23:07:34 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1238500  inst.: 104318819 (ipc=84.2) sim_rate=91187 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 23:07:35 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1240000  inst.: 104430609 (ipc=84.2) sim_rate=91205 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 23:07:36 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(6,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1241000  inst.: 104509036 (ipc=84.2) sim_rate=91194 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 23:07:37 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 104605924 (ipc=84.2) sim_rate=91199 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 23:07:38 2018
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(3,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1243500  inst.: 104682425 (ipc=84.2) sim_rate=91186 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 23:07:39 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 104802243 (ipc=84.2) sim_rate=91211 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 23:07:40 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1246000  inst.: 104871038 (ipc=84.2) sim_rate=91192 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 23:07:41 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1247000  inst.: 104948457 (ipc=84.2) sim_rate=91180 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 23:07:42 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1248500  inst.: 105062237 (ipc=84.2) sim_rate=91199 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 23:07:43 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(1,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1250000  inst.: 105178397 (ipc=84.1) sim_rate=91221 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 23:07:44 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1251000  inst.: 105249824 (ipc=84.1) sim_rate=91204 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 23:07:45 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(2,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1252500  inst.: 105360429 (ipc=84.1) sim_rate=91221 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 23:07:46 2018
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1253500  inst.: 105430153 (ipc=84.1) sim_rate=91202 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 23:07:47 2018
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(4,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1255000  inst.: 105546305 (ipc=84.1) sim_rate=91224 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 23:07:48 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(2,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1256000  inst.: 105629845 (ipc=84.1) sim_rate=91217 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 23:07:49 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1257500  inst.: 105737635 (ipc=84.1) sim_rate=91231 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 23:07:50 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(7,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1258500  inst.: 105818726 (ipc=84.1) sim_rate=91223 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 23:07:51 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1260000  inst.: 105933695 (ipc=84.1) sim_rate=91243 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 23:07:52 2018
GPGPU-Sim uArch: cycles simulated: 1261000  inst.: 106005924 (ipc=84.1) sim_rate=91227 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 23:07:53 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(5,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1262500  inst.: 106111960 (ipc=84.0) sim_rate=91239 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 23:07:54 2018
GPGPU-Sim uArch: cycles simulated: 1263500  inst.: 106185577 (ipc=84.0) sim_rate=91224 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 23:07:55 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1265000  inst.: 106298738 (ipc=84.0) sim_rate=91243 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 23:07:56 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(5,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1266500  inst.: 106400729 (ipc=84.0) sim_rate=91252 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 23:07:57 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1267500  inst.: 106471266 (ipc=84.0) sim_rate=91235 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 23:07:58 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(7,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1269000  inst.: 106578958 (ipc=84.0) sim_rate=91249 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 23:07:59 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1270500  inst.: 106685857 (ipc=84.0) sim_rate=91262 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 23:08:00 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(5,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1271500  inst.: 106763092 (ipc=84.0) sim_rate=91250 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 23:08:01 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1273000  inst.: 106868818 (ipc=84.0) sim_rate=91262 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 23:08:02 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1274000  inst.: 106943445 (ipc=83.9) sim_rate=91248 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 23:08:03 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(5,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1275500  inst.: 107052928 (ipc=83.9) sim_rate=91264 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 23:08:04 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1276500  inst.: 107118383 (ipc=83.9) sim_rate=91242 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 23:08:05 2018
GPGPU-Sim uArch: cycles simulated: 1277500  inst.: 107180268 (ipc=83.9) sim_rate=91217 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 23:08:06 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(5,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1278500  inst.: 107258504 (ipc=83.9) sim_rate=91206 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 23:08:07 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1280000  inst.: 107377422 (ipc=83.9) sim_rate=91229 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 23:08:08 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1281000  inst.: 107447390 (ipc=83.9) sim_rate=91211 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 23:08:09 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1282500  inst.: 107555080 (ipc=83.9) sim_rate=91225 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 23:08:10 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1283500  inst.: 107640232 (ipc=83.9) sim_rate=91220 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 23:08:11 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(1,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1285000  inst.: 107747868 (ipc=83.9) sim_rate=91234 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 23:08:12 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1286000  inst.: 107816046 (ipc=83.8) sim_rate=91214 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 23:08:13 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(4,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1287500  inst.: 107927319 (ipc=83.8) sim_rate=91231 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 23:08:14 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(3,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1288500  inst.: 108007682 (ipc=83.8) sim_rate=91222 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 23:08:15 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(6,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1290000  inst.: 108115857 (ipc=83.8) sim_rate=91237 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 23:08:16 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1291500  inst.: 108234043 (ipc=83.8) sim_rate=91259 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 23:08:17 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1292500  inst.: 108310937 (ipc=83.8) sim_rate=91247 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 23:08:18 2018
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1293500  inst.: 108385165 (ipc=83.8) sim_rate=91233 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 23:08:19 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1295000  inst.: 108500777 (ipc=83.8) sim_rate=91253 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 23:08:20 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(1,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1296500  inst.: 108614217 (ipc=83.8) sim_rate=91272 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 23:08:21 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1297500  inst.: 108687769 (ipc=83.8) sim_rate=91257 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 23:08:22 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1299000  inst.: 108798585 (ipc=83.8) sim_rate=91273 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 23:08:23 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(8,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1300000  inst.: 108862760 (ipc=83.7) sim_rate=91251 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 23:08:24 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1301500  inst.: 108973487 (ipc=83.7) sim_rate=91267 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 23:08:25 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(3,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1302500  inst.: 109046047 (ipc=83.7) sim_rate=91251 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 23:08:26 2018
GPGPU-Sim uArch: cycles simulated: 1303500  inst.: 109123644 (ipc=83.7) sim_rate=91240 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 23:08:27 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1305000  inst.: 109233892 (ipc=83.7) sim_rate=91256 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 23:08:28 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(6,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1306000  inst.: 109305036 (ipc=83.7) sim_rate=91239 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 23:08:29 2018
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1307500  inst.: 109407257 (ipc=83.7) sim_rate=91248 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 23:08:30 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1308500  inst.: 109491738 (ipc=83.7) sim_rate=91243 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 23:08:31 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1310000  inst.: 109598738 (ipc=83.7) sim_rate=91256 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 23:08:32 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(0,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1311500  inst.: 109711301 (ipc=83.7) sim_rate=91273 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 23:08:33 2018
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1312500  inst.: 109789652 (ipc=83.6) sim_rate=91263 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 23:08:34 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1314000  inst.: 109903260 (ipc=83.6) sim_rate=91281 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 23:08:35 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1315000  inst.: 109984438 (ipc=83.6) sim_rate=91273 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 23:08:36 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(0,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1316500  inst.: 110088468 (ipc=83.6) sim_rate=91283 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 23:08:37 2018
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(5,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1317500  inst.: 110168142 (ipc=83.6) sim_rate=91274 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 23:08:38 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(7,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1319000  inst.: 110280797 (ipc=83.6) sim_rate=91292 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 23:08:39 2018
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1320000  inst.: 110362164 (ipc=83.6) sim_rate=91283 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 23:08:40 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1321500  inst.: 110475942 (ipc=83.6) sim_rate=91302 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 23:08:41 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1322500  inst.: 110565115 (ipc=83.6) sim_rate=91300 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 23:08:42 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(6,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1324000  inst.: 110670528 (ipc=83.6) sim_rate=91312 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 23:08:43 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1325000  inst.: 110741428 (ipc=83.6) sim_rate=91295 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 23:08:44 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1326500  inst.: 110869586 (ipc=83.6) sim_rate=91325 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 23:08:45 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1327500  inst.: 110946809 (ipc=83.6) sim_rate=91314 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 23:08:46 2018
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1329000  inst.: 111062706 (ipc=83.6) sim_rate=91334 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 23:08:47 2018
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1330000  inst.: 111143718 (ipc=83.6) sim_rate=91325 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 23:08:48 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1331500  inst.: 111271264 (ipc=83.6) sim_rate=91355 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 23:08:49 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1332500  inst.: 111347317 (ipc=83.6) sim_rate=91343 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 23:08:50 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1334000  inst.: 111460585 (ipc=83.6) sim_rate=91361 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 23:08:51 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(3,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1335000  inst.: 111528986 (ipc=83.5) sim_rate=91342 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 23:08:52 2018
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1336500  inst.: 111649624 (ipc=83.5) sim_rate=91366 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 23:08:53 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(3,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1337500  inst.: 111721436 (ipc=83.5) sim_rate=91350 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 23:08:54 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1339000  inst.: 111837240 (ipc=83.5) sim_rate=91370 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 23:08:55 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(5,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1340000  inst.: 111904050 (ipc=83.5) sim_rate=91350 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 23:08:56 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(2,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1341500  inst.: 112003725 (ipc=83.5) sim_rate=91357 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 23:08:57 2018
GPGPU-Sim uArch: cycles simulated: 1342500  inst.: 112075145 (ipc=83.5) sim_rate=91340 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 23:08:58 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1344000  inst.: 112186850 (ipc=83.5) sim_rate=91357 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 23:08:59 2018
GPGPU-Sim uArch: cycles simulated: 1345000  inst.: 112267730 (ipc=83.5) sim_rate=91348 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 23:09:00 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1346000  inst.: 112344802 (ipc=83.5) sim_rate=91337 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 23:09:01 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(8,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1347500  inst.: 112459584 (ipc=83.5) sim_rate=91356 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 23:09:02 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1348500  inst.: 112542253 (ipc=83.5) sim_rate=91349 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 23:09:03 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(6,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1350000  inst.: 112660854 (ipc=83.5) sim_rate=91371 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 23:09:04 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1351000  inst.: 112733138 (ipc=83.4) sim_rate=91355 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 23:09:05 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(0,3,0) tid=(2,4,0)
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(2,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1352500  inst.: 112870320 (ipc=83.5) sim_rate=91392 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 23:09:06 2018
GPGPU-Sim uArch: cycles simulated: 1353500  inst.: 112952016 (ipc=83.5) sim_rate=91385 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 23:09:07 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(5,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1355000  inst.: 113072336 (ipc=83.4) sim_rate=91408 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 23:09:08 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1356500  inst.: 113195267 (ipc=83.4) sim_rate=91433 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 23:09:09 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(0,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1357500  inst.: 113264049 (ipc=83.4) sim_rate=91415 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 23:09:10 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1359000  inst.: 113375014 (ipc=83.4) sim_rate=91431 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 23:09:11 2018
GPGPU-Sim uArch: cycles simulated: 1360000  inst.: 113450985 (ipc=83.4) sim_rate=91419 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 23:09:12 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(2,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(0,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1361500  inst.: 113575865 (ipc=83.4) sim_rate=91445 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 23:09:13 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(1,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1362500  inst.: 113660034 (ipc=83.4) sim_rate=91440 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 23:09:14 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1364000  inst.: 113778774 (ipc=83.4) sim_rate=91462 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 23:09:15 2018
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1365000  inst.: 113857972 (ipc=83.4) sim_rate=91452 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 23:09:16 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(6,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1366500  inst.: 113973104 (ipc=83.4) sim_rate=91471 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 23:09:17 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1368000  inst.: 114082299 (ipc=83.4) sim_rate=91485 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 23:09:18 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1369000  inst.: 114162364 (ipc=83.4) sim_rate=91476 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 23:09:19 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(6,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1370500  inst.: 114281509 (ipc=83.4) sim_rate=91498 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 23:09:20 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1371500  inst.: 114367524 (ipc=83.4) sim_rate=91494 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 23:09:21 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1373000  inst.: 114488778 (ipc=83.4) sim_rate=91517 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 23:09:22 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1374500  inst.: 114600711 (ipc=83.4) sim_rate=91534 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 23:09:23 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1376000  inst.: 114710576 (ipc=83.4) sim_rate=91548 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 23:09:24 2018
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1377000  inst.: 114795096 (ipc=83.4) sim_rate=91543 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 23:09:25 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1378500  inst.: 114924145 (ipc=83.4) sim_rate=91573 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 23:09:26 2018
GPGPU-Sim uArch: cycles simulated: 1379500  inst.: 115001113 (ipc=83.4) sim_rate=91561 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 23:09:27 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1380500  inst.: 115083180 (ipc=83.4) sim_rate=91553 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 23:09:28 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1382000  inst.: 115205823 (ipc=83.4) sim_rate=91578 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 23:09:29 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(5,6,0) tid=(0,4,0)
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(0,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1383500  inst.: 115325066 (ipc=83.4) sim_rate=91600 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 23:09:30 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1384500  inst.: 115408904 (ipc=83.4) sim_rate=91594 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 23:09:31 2018
GPGPU-Sim uArch: cycles simulated: 1385500  inst.: 115489664 (ipc=83.4) sim_rate=91585 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 23:09:32 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(6,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1387000  inst.: 115614144 (ipc=83.4) sim_rate=91611 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 23:09:33 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(3,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1388000  inst.: 115703196 (ipc=83.4) sim_rate=91609 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 23:09:34 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1389500  inst.: 115826747 (ipc=83.4) sim_rate=91635 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 23:09:35 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(5,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1390500  inst.: 115917311 (ipc=83.4) sim_rate=91634 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 23:09:36 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1392000  inst.: 116050632 (ipc=83.4) sim_rate=91667 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 23:09:37 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1393000  inst.: 116129042 (ipc=83.4) sim_rate=91656 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 23:09:38 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(1,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1394000  inst.: 116202783 (ipc=83.4) sim_rate=91642 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 23:09:39 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1395500  inst.: 116324904 (ipc=83.4) sim_rate=91666 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 23:09:40 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(6,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1396500  inst.: 116423012 (ipc=83.4) sim_rate=91671 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 23:09:41 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(6,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1397500  inst.: 116502811 (ipc=83.4) sim_rate=91662 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 23:09:42 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(2,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1399000  inst.: 116621300 (ipc=83.4) sim_rate=91683 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 23:09:43 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1400000  inst.: 116707790 (ipc=83.4) sim_rate=91679 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 23:09:44 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1401500  inst.: 116826489 (ipc=83.4) sim_rate=91700 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 23:09:45 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1402500  inst.: 116902843 (ipc=83.4) sim_rate=91688 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 23:09:46 2018
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1404000  inst.: 117024919 (ipc=83.4) sim_rate=91712 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 23:09:47 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1405000  inst.: 117110123 (ipc=83.4) sim_rate=91707 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 23:09:48 2018
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1406500  inst.: 117232722 (ipc=83.4) sim_rate=91731 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 23:09:49 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(8,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1407500  inst.: 117322529 (ipc=83.4) sim_rate=91729 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 23:09:50 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(5,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1409000  inst.: 117450314 (ipc=83.4) sim_rate=91758 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 23:09:51 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(1,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1410000  inst.: 117528180 (ipc=83.4) sim_rate=91747 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 23:09:52 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(3,1,0) tid=(2,4,0)
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1411500  inst.: 117660879 (ipc=83.4) sim_rate=91779 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 23:09:53 2018
GPGPU-Sim uArch: cycles simulated: 1412500  inst.: 117743190 (ipc=83.4) sim_rate=91771 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 23:09:54 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1414000  inst.: 117865625 (ipc=83.4) sim_rate=91795 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 23:09:55 2018
GPGPU-Sim uArch: cycles simulated: 1415000  inst.: 117943422 (ipc=83.4) sim_rate=91784 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 23:09:56 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(7,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1416000  inst.: 118025162 (ipc=83.4) sim_rate=91776 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 23:09:57 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(4,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1417500  inst.: 118160395 (ipc=83.4) sim_rate=91810 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 23:09:58 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(5,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1419000  inst.: 118270953 (ipc=83.3) sim_rate=91825 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 23:09:59 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1420000  inst.: 118360931 (ipc=83.4) sim_rate=91823 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 23:10:00 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1421500  inst.: 118481324 (ipc=83.3) sim_rate=91845 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 23:10:01 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(6,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1422500  inst.: 118560188 (ipc=83.3) sim_rate=91835 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 23:10:02 2018
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1423500  inst.: 118647396 (ipc=83.3) sim_rate=91832 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 23:10:03 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1425000  inst.: 118762135 (ipc=83.3) sim_rate=91850 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 23:10:04 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1426000  inst.: 118839205 (ipc=83.3) sim_rate=91838 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 23:10:05 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(2,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1427500  inst.: 118968588 (ipc=83.3) sim_rate=91867 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 23:10:06 2018
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(7,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1428500  inst.: 119066661 (ipc=83.4) sim_rate=91872 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 23:10:07 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(1,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1429500  inst.: 119159309 (ipc=83.4) sim_rate=91873 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 23:10:08 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(7,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1431000  inst.: 119292544 (ipc=83.4) sim_rate=91904 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 23:10:09 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(1,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1432000  inst.: 119362361 (ipc=83.4) sim_rate=91887 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 23:10:10 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1433500  inst.: 119493072 (ipc=83.4) sim_rate=91917 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 23:10:11 2018
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1434500  inst.: 119570886 (ipc=83.4) sim_rate=91906 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 23:10:12 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1436000  inst.: 119700065 (ipc=83.4) sim_rate=91935 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 23:10:13 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1437000  inst.: 119789545 (ipc=83.4) sim_rate=91933 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 23:10:14 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(4,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1438000  inst.: 119873465 (ipc=83.4) sim_rate=91927 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 23:10:15 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(4,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1439500  inst.: 119987647 (ipc=83.4) sim_rate=91944 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 23:10:16 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1440500  inst.: 120062319 (ipc=83.3) sim_rate=91931 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 23:10:17 2018
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1442000  inst.: 120176263 (ipc=83.3) sim_rate=91948 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 23:10:18 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1443000  inst.: 120267590 (ipc=83.3) sim_rate=91947 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 23:10:19 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1444500  inst.: 120396328 (ipc=83.3) sim_rate=91975 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 23:10:20 2018
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(3,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1445500  inst.: 120472641 (ipc=83.3) sim_rate=91963 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 23:10:21 2018
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(5,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1447000  inst.: 120584231 (ipc=83.3) sim_rate=91978 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 23:10:22 2018
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1448500  inst.: 120720134 (ipc=83.3) sim_rate=92012 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 23:10:23 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1449500  inst.: 120797581 (ipc=83.3) sim_rate=92001 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 23:10:24 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1451000  inst.: 120919410 (ipc=83.3) sim_rate=92023 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 23:10:25 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1452000  inst.: 120997676 (ipc=83.3) sim_rate=92013 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 23:10:26 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(8,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1453500  inst.: 121119734 (ipc=83.3) sim_rate=92036 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 23:10:27 2018
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1454500  inst.: 121210213 (ipc=83.3) sim_rate=92035 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 23:10:28 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1456000  inst.: 121334716 (ipc=83.3) sim_rate=92059 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 23:10:29 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(5,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1457000  inst.: 121404427 (ipc=83.3) sim_rate=92042 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 23:10:30 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(2,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1458500  inst.: 121543952 (ipc=83.3) sim_rate=92078 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 23:10:31 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1460000  inst.: 121665743 (ipc=83.3) sim_rate=92101 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 23:10:32 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1461000  inst.: 121745614 (ipc=83.3) sim_rate=92091 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 23:10:33 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1462500  inst.: 121867971 (ipc=83.3) sim_rate=92114 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 23:10:34 2018
GPGPU-Sim uArch: cycles simulated: 1463500  inst.: 121944274 (ipc=83.3) sim_rate=92102 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 23:10:35 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(6,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1465000  inst.: 122061345 (ipc=83.3) sim_rate=92121 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 23:10:36 2018
GPGPU-Sim uArch: cycles simulated: 1466000  inst.: 122147272 (ipc=83.3) sim_rate=92117 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 23:10:37 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1467500  inst.: 122260924 (ipc=83.3) sim_rate=92133 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 23:10:38 2018
GPGPU-Sim uArch: cycles simulated: 1468500  inst.: 122344496 (ipc=83.3) sim_rate=92126 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 23:10:39 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(5,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1470000  inst.: 122462485 (ipc=83.3) sim_rate=92146 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 23:10:40 2018
GPGPU-Sim uArch: cycles simulated: 1471000  inst.: 122540539 (ipc=83.3) sim_rate=92135 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 23:10:41 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(3,4,0) tid=(0,3,0)
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1472500  inst.: 122667981 (ipc=83.3) sim_rate=92162 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 23:10:42 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(0,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1473500  inst.: 122748988 (ipc=83.3) sim_rate=92153 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 23:10:43 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1475000  inst.: 122863924 (ipc=83.3) sim_rate=92170 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 23:10:44 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1476500  inst.: 122981245 (ipc=83.3) sim_rate=92189 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 23:10:45 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1477500  inst.: 123061741 (ipc=83.3) sim_rate=92181 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 23:10:46 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1479000  inst.: 123191198 (ipc=83.3) sim_rate=92208 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 23:10:47 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(5,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1480000  inst.: 123275821 (ipc=83.3) sim_rate=92203 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 23:10:48 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1481500  inst.: 123398684 (ipc=83.3) sim_rate=92226 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 23:10:49 2018
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 123481915 (ipc=83.3) sim_rate=92219 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 23:10:50 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1483500  inst.: 123562057 (ipc=83.3) sim_rate=92210 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 23:10:51 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1484500  inst.: 123653235 (ipc=83.3) sim_rate=92209 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 23:10:52 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 123779963 (ipc=83.3) sim_rate=92235 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 23:10:53 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(1,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1487000  inst.: 123864433 (ipc=83.3) sim_rate=92229 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 23:10:54 2018
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1488500  inst.: 123990263 (ipc=83.3) sim_rate=92254 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 23:10:55 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(6,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1490000  inst.: 124101820 (ipc=83.3) sim_rate=92269 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 23:10:56 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(2,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1491000  inst.: 124189275 (ipc=83.3) sim_rate=92265 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 23:10:57 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1492500  inst.: 124317103 (ipc=83.3) sim_rate=92291 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 23:10:58 2018
GPGPU-Sim uArch: cycles simulated: 1493500  inst.: 124397912 (ipc=83.3) sim_rate=92283 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 23:10:59 2018
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(8,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1495000  inst.: 124532205 (ipc=83.3) sim_rate=92314 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 23:11:00 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1496000  inst.: 124616030 (ipc=83.3) sim_rate=92308 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 23:11:01 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1497000  inst.: 124706730 (ipc=83.3) sim_rate=92306 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 23:11:02 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1498500  inst.: 124827323 (ipc=83.3) sim_rate=92327 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 23:11:03 2018
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1499500  inst.: 124902835 (ipc=83.3) sim_rate=92315 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 23:11:04 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1501000  inst.: 125026558 (ipc=83.3) sim_rate=92338 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 23:11:05 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1502000  inst.: 125109000 (ipc=83.3) sim_rate=92331 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 23:11:06 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(5,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1503500  inst.: 125221872 (ipc=83.3) sim_rate=92346 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 23:11:07 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1504500  inst.: 125303845 (ipc=83.3) sim_rate=92338 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 23:11:08 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1505500  inst.: 125398275 (ipc=83.3) sim_rate=92340 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 23:11:09 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1507000  inst.: 125522210 (ipc=83.3) sim_rate=92363 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 23:11:10 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1508000  inst.: 125611373 (ipc=83.3) sim_rate=92361 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 23:11:11 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(0,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1509000  inst.: 125694669 (ipc=83.3) sim_rate=92354 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 23:11:12 2018
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(0,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1510500  inst.: 125821582 (ipc=83.3) sim_rate=92380 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 23:11:13 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1511500  inst.: 125906626 (ipc=83.3) sim_rate=92374 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 23:11:14 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1512500  inst.: 125992014 (ipc=83.3) sim_rate=92369 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 23:11:15 2018
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1514000  inst.: 126128231 (ipc=83.3) sim_rate=92401 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 23:11:16 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1515000  inst.: 126213612 (ipc=83.3) sim_rate=92396 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 23:11:17 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1516000  inst.: 126301541 (ipc=83.3) sim_rate=92393 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 23:11:18 2018
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1517500  inst.: 126426675 (ipc=83.3) sim_rate=92417 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 23:11:19 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(3,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1518500  inst.: 126519110 (ipc=83.3) sim_rate=92417 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 23:11:20 2018
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(5,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1519500  inst.: 126596769 (ipc=83.3) sim_rate=92406 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 23:11:21 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1521000  inst.: 126729380 (ipc=83.3) sim_rate=92435 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 23:11:22 2018
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1522000  inst.: 126807524 (ipc=83.3) sim_rate=92425 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 23:11:23 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1523000  inst.: 126890923 (ipc=83.3) sim_rate=92418 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 23:11:24 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1524000  inst.: 126979987 (ipc=83.3) sim_rate=92416 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 23:11:25 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(4,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1525500  inst.: 127114730 (ipc=83.3) sim_rate=92447 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 23:11:26 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(8,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1526500  inst.: 127202168 (ipc=83.3) sim_rate=92443 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 23:11:27 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1527500  inst.: 127296477 (ipc=83.3) sim_rate=92444 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 23:11:28 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1528500  inst.: 127386216 (ipc=83.3) sim_rate=92442 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 23:11:29 2018
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1530000  inst.: 127518025 (ipc=83.3) sim_rate=92471 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 23:11:30 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1531000  inst.: 127594718 (ipc=83.3) sim_rate=92459 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 23:11:31 2018
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(3,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1532000  inst.: 127681381 (ipc=83.3) sim_rate=92455 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 23:11:32 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(3,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1533500  inst.: 127800619 (ipc=83.3) sim_rate=92475 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 23:11:33 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1534500  inst.: 127886854 (ipc=83.3) sim_rate=92470 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 23:11:34 2018
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1536000  inst.: 128010478 (ipc=83.3) sim_rate=92493 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 23:11:35 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1537000  inst.: 128101246 (ipc=83.3) sim_rate=92491 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 23:11:36 2018
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1538500  inst.: 128239715 (ipc=83.4) sim_rate=92525 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 23:11:37 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1539500  inst.: 128325315 (ipc=83.4) sim_rate=92520 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 23:11:38 2018
GPGPU-Sim uArch: cycles simulated: 1540500  inst.: 128397485 (ipc=83.3) sim_rate=92505 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 23:11:39 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(0,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1542000  inst.: 128532567 (ipc=83.4) sim_rate=92536 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 23:11:40 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1543000  inst.: 128626902 (ipc=83.4) sim_rate=92537 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 23:11:41 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1544000  inst.: 128712919 (ipc=83.4) sim_rate=92532 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 23:11:42 2018
GPGPU-Sim uArch: cycles simulated: 1545000  inst.: 128788990 (ipc=83.4) sim_rate=92520 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 23:11:43 2018
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1546500  inst.: 128918117 (ipc=83.4) sim_rate=92547 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 23:11:44 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1547500  inst.: 129002194 (ipc=83.4) sim_rate=92541 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 23:11:45 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1549000  inst.: 129128668 (ipc=83.4) sim_rate=92565 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 23:11:46 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1550000  inst.: 129220463 (ipc=83.4) sim_rate=92564 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 23:11:47 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1551000  inst.: 129314871 (ipc=83.4) sim_rate=92566 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 23:11:48 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(7,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1552500  inst.: 129451303 (ipc=83.4) sim_rate=92597 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 23:11:49 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(4,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1553500  inst.: 129542464 (ipc=83.4) sim_rate=92596 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 23:11:50 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(5,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1554500  inst.: 129621150 (ipc=83.4) sim_rate=92586 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 23:11:51 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(1,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1556000  inst.: 129755666 (ipc=83.4) sim_rate=92616 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 23:11:52 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1557000  inst.: 129834270 (ipc=83.4) sim_rate=92606 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 23:11:53 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1558000  inst.: 129921548 (ipc=83.4) sim_rate=92602 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 23:11:54 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1559500  inst.: 130066599 (ipc=83.4) sim_rate=92640 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 23:11:55 2018
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1560500  inst.: 130155086 (ipc=83.4) sim_rate=92637 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 23:11:56 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1561500  inst.: 130246180 (ipc=83.4) sim_rate=92635 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 23:11:57 2018
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1562500  inst.: 130317700 (ipc=83.4) sim_rate=92620 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 23:11:58 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1564000  inst.: 130441372 (ipc=83.4) sim_rate=92643 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 23:11:59 2018
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(0,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1565000  inst.: 130524245 (ipc=83.4) sim_rate=92636 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 23:12:00 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1566000  inst.: 130607849 (ipc=83.4) sim_rate=92629 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 23:12:01 2018
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1567000  inst.: 130697113 (ipc=83.4) sim_rate=92627 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 23:12:02 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1568500  inst.: 130823725 (ipc=83.4) sim_rate=92651 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 23:12:03 2018
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1569500  inst.: 130915647 (ipc=83.4) sim_rate=92650 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 23:12:04 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1570500  inst.: 131006551 (ipc=83.4) sim_rate=92649 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 23:12:05 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1571500  inst.: 131092913 (ipc=83.4) sim_rate=92645 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 23:12:06 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(0,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1573000  inst.: 131209802 (ipc=83.4) sim_rate=92662 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 23:12:07 2018
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(0,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1574000  inst.: 131290522 (ipc=83.4) sim_rate=92653 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 23:12:08 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1575000  inst.: 131377817 (ipc=83.4) sim_rate=92650 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 23:12:09 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1576000  inst.: 131461274 (ipc=83.4) sim_rate=92643 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 23:12:10 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(5,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1577500  inst.: 131588748 (ipc=83.4) sim_rate=92668 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 23:12:11 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1578500  inst.: 131668109 (ipc=83.4) sim_rate=92658 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 23:12:12 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(7,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1580000  inst.: 131798583 (ipc=83.4) sim_rate=92685 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 23:12:13 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1581000  inst.: 131885096 (ipc=83.4) sim_rate=92681 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 23:12:14 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(5,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1582500  inst.: 132014341 (ipc=83.4) sim_rate=92706 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 23:12:15 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1583500  inst.: 132101666 (ipc=83.4) sim_rate=92702 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 23:12:16 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 132188593 (ipc=83.4) sim_rate=92698 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 23:12:17 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1586000  inst.: 132314166 (ipc=83.4) sim_rate=92721 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 23:12:18 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 132408432 (ipc=83.4) sim_rate=92722 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 23:12:19 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(0,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1588000  inst.: 132498331 (ipc=83.4) sim_rate=92721 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 23:12:20 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1589500  inst.: 132633698 (ipc=83.4) sim_rate=92750 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 23:12:21 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1590500  inst.: 132724746 (ipc=83.4) sim_rate=92749 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 23:12:22 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(7,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1591500  inst.: 132817743 (ipc=83.5) sim_rate=92749 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 23:12:23 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(7,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1592500  inst.: 132905628 (ipc=83.5) sim_rate=92746 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 23:12:24 2018
GPGPU-Sim uArch: cycles simulated: 1593500  inst.: 132994533 (ipc=83.5) sim_rate=92743 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 23:12:25 2018
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(0,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1595000  inst.: 133121250 (ipc=83.5) sim_rate=92767 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 23:12:26 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1596000  inst.: 133197363 (ipc=83.5) sim_rate=92755 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 23:12:27 2018
GPGPU-Sim uArch: cycles simulated: 1597000  inst.: 133290758 (ipc=83.5) sim_rate=92756 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 23:12:28 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1598000  inst.: 133379211 (ipc=83.5) sim_rate=92753 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 23:12:29 2018
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1599000  inst.: 133478181 (ipc=83.5) sim_rate=92757 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 23:12:30 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(0,5,0) tid=(0,4,0)
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(7,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1600500  inst.: 133622736 (ipc=83.5) sim_rate=92793 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 23:12:31 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(0,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1601500  inst.: 133711580 (ipc=83.5) sim_rate=92790 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 23:12:32 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(6,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1602500  inst.: 133802721 (ipc=83.5) sim_rate=92789 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 23:12:33 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1604000  inst.: 133922465 (ipc=83.5) sim_rate=92808 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 23:12:34 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(6,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1605000  inst.: 134012376 (ipc=83.5) sim_rate=92806 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 23:12:35 2018
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1606500  inst.: 134149907 (ipc=83.5) sim_rate=92837 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 23:12:36 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1607500  inst.: 134246882 (ipc=83.5) sim_rate=92840 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 23:12:37 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1608500  inst.: 134344003 (ipc=83.5) sim_rate=92843 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 23:12:38 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1609500  inst.: 134432751 (ipc=83.5) sim_rate=92840 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 23:12:39 2018
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1610500  inst.: 134508130 (ipc=83.5) sim_rate=92828 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 23:12:40 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(2,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1612000  inst.: 134648666 (ipc=83.5) sim_rate=92861 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 23:12:41 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1613000  inst.: 134745720 (ipc=83.5) sim_rate=92864 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 23:12:42 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1614000  inst.: 134836522 (ipc=83.5) sim_rate=92862 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 23:12:43 2018
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1615000  inst.: 134922668 (ipc=83.5) sim_rate=92857 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 23:12:44 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1616000  inst.: 135013478 (ipc=83.5) sim_rate=92856 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 23:12:45 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1617000  inst.: 135109080 (ipc=83.6) sim_rate=92858 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 23:12:46 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(3,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1618500  inst.: 135236636 (ipc=83.6) sim_rate=92882 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 23:12:47 2018
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(5,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1619500  inst.: 135314205 (ipc=83.6) sim_rate=92871 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 23:12:48 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1620500  inst.: 135420877 (ipc=83.6) sim_rate=92881 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 23:12:49 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1621500  inst.: 135515545 (ipc=83.6) sim_rate=92882 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 23:12:50 2018
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1622500  inst.: 135610319 (ipc=83.6) sim_rate=92883 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 23:12:51 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1624000  inst.: 135750980 (ipc=83.6) sim_rate=92916 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 23:12:52 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1625000  inst.: 135841068 (ipc=83.6) sim_rate=92914 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 23:12:53 2018
GPGPU-Sim uArch: cycles simulated: 1626000  inst.: 135917615 (ipc=83.6) sim_rate=92903 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 23:12:54 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1627000  inst.: 136009599 (ipc=83.6) sim_rate=92902 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 23:12:55 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1628000  inst.: 136103332 (ipc=83.6) sim_rate=92903 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 23:12:56 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(7,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1629500  inst.: 136233876 (ipc=83.6) sim_rate=92928 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 23:12:57 2018
GPGPU-Sim uArch: cycles simulated: 1630500  inst.: 136315709 (ipc=83.6) sim_rate=92921 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 23:12:58 2018
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(4,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1631500  inst.: 136412748 (ipc=83.6) sim_rate=92924 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 23:12:59 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1632500  inst.: 136497081 (ipc=83.6) sim_rate=92918 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 23:13:00 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1634000  inst.: 136633310 (ipc=83.6) sim_rate=92947 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 23:13:01 2018
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1635000  inst.: 136720121 (ipc=83.6) sim_rate=92943 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 23:13:02 2018
GPGPU-Sim uArch: cycles simulated: 1636000  inst.: 136800096 (ipc=83.6) sim_rate=92934 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 23:13:03 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1637000  inst.: 136898061 (ipc=83.6) sim_rate=92938 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 23:13:04 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1638500  inst.: 137040316 (ipc=83.6) sim_rate=92971 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 23:13:05 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1639500  inst.: 137131133 (ipc=83.6) sim_rate=92970 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 23:13:06 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1641000  inst.: 137264426 (ipc=83.6) sim_rate=92997 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 23:13:07 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1642000  inst.: 137355994 (ipc=83.7) sim_rate=92996 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 23:13:08 2018
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1643000  inst.: 137443468 (ipc=83.7) sim_rate=92992 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 23:13:09 2018
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1644500  inst.: 137585748 (ipc=83.7) sim_rate=93026 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 23:13:10 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1645500  inst.: 137671842 (ipc=83.7) sim_rate=93021 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 23:13:11 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(3,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1646500  inst.: 137761217 (ipc=83.7) sim_rate=93019 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 23:13:12 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(6,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1648000  inst.: 137894478 (ipc=83.7) sim_rate=93046 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 23:13:13 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(6,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1649000  inst.: 137992659 (ipc=83.7) sim_rate=93049 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 23:13:14 2018
GPGPU-Sim uArch: cycles simulated: 1650000  inst.: 138078815 (ipc=83.7) sim_rate=93045 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 23:13:15 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1651500  inst.: 138218947 (ipc=83.7) sim_rate=93076 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 23:13:16 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(5,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1652500  inst.: 138320083 (ipc=83.7) sim_rate=93082 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 23:13:17 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(1,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1653500  inst.: 138413114 (ipc=83.7) sim_rate=93082 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 23:13:18 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1655000  inst.: 138540571 (ipc=83.7) sim_rate=93105 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 23:13:19 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1656000  inst.: 138623085 (ipc=83.7) sim_rate=93098 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 23:13:20 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1657000  inst.: 138709424 (ipc=83.7) sim_rate=93093 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 23:13:21 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(1,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1658500  inst.: 138858202 (ipc=83.7) sim_rate=93130 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 23:13:22 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1659500  inst.: 138940393 (ipc=83.7) sim_rate=93123 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 23:13:23 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(5,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1660500  inst.: 139040514 (ipc=83.7) sim_rate=93128 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 23:13:24 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1661500  inst.: 139142869 (ipc=83.7) sim_rate=93134 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 23:13:25 2018
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(7,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1662500  inst.: 139244058 (ipc=83.8) sim_rate=93139 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 23:13:26 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(6,0,0) tid=(6,5,0)
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(1,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1664000  inst.: 139371410 (ipc=83.8) sim_rate=93162 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 23:13:27 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1665000  inst.: 139460094 (ipc=83.8) sim_rate=93159 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 23:13:28 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(5,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1666500  inst.: 139588257 (ipc=83.8) sim_rate=93183 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 23:13:29 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1667500  inst.: 139681547 (ipc=83.8) sim_rate=93183 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 23:13:30 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(5,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1668500  inst.: 139774684 (ipc=83.8) sim_rate=93183 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 23:13:31 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1669500  inst.: 139862394 (ipc=83.8) sim_rate=93179 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 23:13:32 2018
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1671000  inst.: 139999962 (ipc=83.8) sim_rate=93209 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 23:13:33 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1672000  inst.: 140080321 (ipc=83.8) sim_rate=93200 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 23:13:34 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1673000  inst.: 140173442 (ipc=83.8) sim_rate=93200 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 23:13:35 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(5,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1674500  inst.: 140303695 (ipc=83.8) sim_rate=93225 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 23:13:36 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1675500  inst.: 140393141 (ipc=83.8) sim_rate=93222 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 23:13:37 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1676500  inst.: 140491119 (ipc=83.8) sim_rate=93225 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 23:13:38 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1677500  inst.: 140583486 (ipc=83.8) sim_rate=93225 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 23:13:39 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(1,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1679000  inst.: 140722960 (ipc=83.8) sim_rate=93255 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 23:13:40 2018
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(2,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1680000  inst.: 140808881 (ipc=83.8) sim_rate=93250 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 23:13:41 2018
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1681500  inst.: 140951049 (ipc=83.8) sim_rate=93283 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 23:13:42 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1682500  inst.: 141035038 (ipc=83.8) sim_rate=93277 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 23:13:43 2018
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1683500  inst.: 141132829 (ipc=83.8) sim_rate=93280 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 23:13:44 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(1,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1685000  inst.: 141266749 (ipc=83.8) sim_rate=93306 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 23:13:45 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1686000  inst.: 141352293 (ipc=83.8) sim_rate=93301 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 23:13:46 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1687500  inst.: 141477659 (ipc=83.8) sim_rate=93322 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 23:13:47 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(3,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1688500  inst.: 141562405 (ipc=83.8) sim_rate=93317 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 23:13:48 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1689500  inst.: 141656195 (ipc=83.8) sim_rate=93317 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 23:13:49 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(6,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1691000  inst.: 141786578 (ipc=83.8) sim_rate=93342 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 23:13:50 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(1,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1692500  inst.: 141933334 (ipc=83.9) sim_rate=93377 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 23:13:51 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1693500  inst.: 142034677 (ipc=83.9) sim_rate=93382 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 23:13:52 2018
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1694500  inst.: 142120735 (ipc=83.9) sim_rate=93377 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 23:13:53 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1696000  inst.: 142247772 (ipc=83.9) sim_rate=93399 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 23:13:54 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(3,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1697000  inst.: 142337855 (ipc=83.9) sim_rate=93397 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 23:13:55 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1698000  inst.: 142421150 (ipc=83.9) sim_rate=93390 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 23:13:56 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1699000  inst.: 142520193 (ipc=83.9) sim_rate=93394 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 23:13:57 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1700500  inst.: 142651663 (ipc=83.9) sim_rate=93419 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 23:13:58 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(8,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1701500  inst.: 142743200 (ipc=83.9) sim_rate=93418 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 23:13:59 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1703000  inst.: 142882993 (ipc=83.9) sim_rate=93448 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 23:14:00 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1704000  inst.: 142976370 (ipc=83.9) sim_rate=93448 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 23:14:01 2018
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1705000  inst.: 143074967 (ipc=83.9) sim_rate=93451 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 23:14:02 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(2,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1706000  inst.: 143158975 (ipc=83.9) sim_rate=93445 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 23:14:03 2018
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(3,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1707500  inst.: 143293996 (ipc=83.9) sim_rate=93472 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 23:14:04 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1708500  inst.: 143380825 (ipc=83.9) sim_rate=93468 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 23:14:05 2018
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(2,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1709500  inst.: 143481860 (ipc=83.9) sim_rate=93473 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 23:14:06 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1710500  inst.: 143584598 (ipc=83.9) sim_rate=93479 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 23:14:07 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1712000  inst.: 143726197 (ipc=84.0) sim_rate=93510 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 23:14:08 2018
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1713000  inst.: 143817251 (ipc=84.0) sim_rate=93509 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 23:14:09 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1714500  inst.: 143947161 (ipc=84.0) sim_rate=93532 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 23:14:10 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(0,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1715500  inst.: 144037231 (ipc=84.0) sim_rate=93530 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 23:14:11 2018
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1716500  inst.: 144130139 (ipc=84.0) sim_rate=93530 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 23:14:12 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1718000  inst.: 144269065 (ipc=84.0) sim_rate=93559 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 23:14:13 2018
GPGPU-Sim uArch: cycles simulated: 1719000  inst.: 144357664 (ipc=84.0) sim_rate=93556 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 23:14:14 2018
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(5,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1720000  inst.: 144446903 (ipc=84.0) sim_rate=93553 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 23:14:15 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(6,6,0) tid=(0,7,0)
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1721500  inst.: 144576490 (ipc=84.0) sim_rate=93577 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 23:14:16 2018
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1722500  inst.: 144660043 (ipc=84.0) sim_rate=93570 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 23:14:17 2018
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(3,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1724000  inst.: 144795412 (ipc=84.0) sim_rate=93597 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 23:14:18 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1725500  inst.: 144931641 (ipc=84.0) sim_rate=93625 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 23:14:19 2018
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(5,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1726500  inst.: 145023606 (ipc=84.0) sim_rate=93624 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 23:14:20 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(0,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1727500  inst.: 145116063 (ipc=84.0) sim_rate=93623 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 23:14:21 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(1,3,0) tid=(2,6,0)
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1729000  inst.: 145261511 (ipc=84.0) sim_rate=93656 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 23:14:22 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1730000  inst.: 145349943 (ipc=84.0) sim_rate=93653 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 23:14:23 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(2,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1731000  inst.: 145444279 (ipc=84.0) sim_rate=93653 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 23:14:24 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1732500  inst.: 145576922 (ipc=84.0) sim_rate=93678 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 23:14:25 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1733500  inst.: 145678607 (ipc=84.0) sim_rate=93683 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 23:14:26 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1734500  inst.: 145779281 (ipc=84.0) sim_rate=93688 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 23:14:27 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(3,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1736000  inst.: 145907330 (ipc=84.0) sim_rate=93710 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 23:14:28 2018
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1737000  inst.: 146003641 (ipc=84.1) sim_rate=93712 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 23:14:29 2018
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1738000  inst.: 146090777 (ipc=84.1) sim_rate=93708 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 23:14:30 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1739000  inst.: 146174972 (ipc=84.1) sim_rate=93701 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 23:14:31 2018
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1740500  inst.: 146313379 (ipc=84.1) sim_rate=93730 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 23:14:32 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(5,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1741500  inst.: 146410883 (ipc=84.1) sim_rate=93732 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 23:14:33 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1742500  inst.: 146511446 (ipc=84.1) sim_rate=93737 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 23:14:34 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1744000  inst.: 146660108 (ipc=84.1) sim_rate=93772 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 23:14:35 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1745000  inst.: 146753947 (ipc=84.1) sim_rate=93772 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 23:14:36 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1746000  inst.: 146841494 (ipc=84.1) sim_rate=93768 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 23:14:37 2018
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1747000  inst.: 146939032 (ipc=84.1) sim_rate=93770 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 23:14:38 2018
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(2,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1748500  inst.: 147075089 (ipc=84.1) sim_rate=93797 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 23:14:39 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(0,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1749500  inst.: 147170415 (ipc=84.1) sim_rate=93798 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 23:14:40 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1750500  inst.: 147272030 (ipc=84.1) sim_rate=93803 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 23:14:41 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(5,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(5,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1752000  inst.: 147420084 (ipc=84.1) sim_rate=93838 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 23:14:42 2018
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1753000  inst.: 147521807 (ipc=84.2) sim_rate=93843 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 23:14:43 2018
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1754000  inst.: 147612340 (ipc=84.2) sim_rate=93841 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 23:14:44 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1755000  inst.: 147705835 (ipc=84.2) sim_rate=93841 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 23:14:45 2018
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1756500  inst.: 147836162 (ipc=84.2) sim_rate=93864 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 23:14:46 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1757500  inst.: 147928431 (ipc=84.2) sim_rate=93863 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 23:14:47 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1758500  inst.: 148021306 (ipc=84.2) sim_rate=93862 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 23:14:48 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1759500  inst.: 148114507 (ipc=84.2) sim_rate=93862 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 23:14:49 2018
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1761000  inst.: 148246444 (ipc=84.2) sim_rate=93886 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 23:14:50 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 148339345 (ipc=84.2) sim_rate=93885 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 23:14:51 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1763500  inst.: 148484375 (ipc=84.2) sim_rate=93918 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 23:14:52 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1764500  inst.: 148570820 (ipc=84.2) sim_rate=93913 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 23:14:53 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(4,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1766000  inst.: 148702313 (ipc=84.2) sim_rate=93937 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 23:14:54 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1767000  inst.: 148788823 (ipc=84.2) sim_rate=93932 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 23:14:55 2018
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1768500  inst.: 148926530 (ipc=84.2) sim_rate=93959 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 23:14:56 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1769500  inst.: 149025465 (ipc=84.2) sim_rate=93963 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 23:14:57 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(3,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1770500  inst.: 149125207 (ipc=84.2) sim_rate=93966 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 23:14:58 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1772000  inst.: 149250882 (ipc=84.2) sim_rate=93986 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 23:14:59 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(4,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 149350778 (ipc=84.2) sim_rate=93990 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 23:15:00 2018
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1774000  inst.: 149446683 (ipc=84.2) sim_rate=93991 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 23:15:01 2018
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1775500  inst.: 149586286 (ipc=84.3) sim_rate=94020 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 23:15:02 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1776500  inst.: 149684383 (ipc=84.3) sim_rate=94022 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 23:15:03 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1778000  inst.: 149815291 (ipc=84.3) sim_rate=94046 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 23:15:04 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1779000  inst.: 149903447 (ipc=84.3) sim_rate=94042 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 23:15:05 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1780000  inst.: 149990440 (ipc=84.3) sim_rate=94037 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 23:15:06 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1781000  inst.: 150087563 (ipc=84.3) sim_rate=94039 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 23:15:07 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(7,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1782000  inst.: 150183251 (ipc=84.3) sim_rate=94040 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 23:15:08 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1783000  inst.: 150277445 (ipc=84.3) sim_rate=94040 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 23:15:09 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1784500  inst.: 150416999 (ipc=84.3) sim_rate=94069 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 23:15:10 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(8,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1785500  inst.: 150499606 (ipc=84.3) sim_rate=94062 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 23:15:11 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(0,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1786500  inst.: 150595801 (ipc=84.3) sim_rate=94063 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 23:15:12 2018
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1788000  inst.: 150732196 (ipc=84.3) sim_rate=94090 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 23:15:13 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(4,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1789000  inst.: 150823877 (ipc=84.3) sim_rate=94088 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 23:15:14 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1790000  inst.: 150923654 (ipc=84.3) sim_rate=94092 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 23:15:15 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1791000  inst.: 151021566 (ipc=84.3) sim_rate=94094 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 23:15:16 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(3,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1792500  inst.: 151161893 (ipc=84.3) sim_rate=94123 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 23:15:17 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1793500  inst.: 151258813 (ipc=84.3) sim_rate=94124 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 23:15:18 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1794500  inst.: 151353498 (ipc=84.3) sim_rate=94125 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 23:15:19 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1796000  inst.: 151485782 (ipc=84.3) sim_rate=94149 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 23:15:20 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1797000  inst.: 151588269 (ipc=84.4) sim_rate=94154 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 23:15:21 2018
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1798000  inst.: 151680750 (ipc=84.4) sim_rate=94153 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 23:15:22 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(6,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1799000  inst.: 151782282 (ipc=84.4) sim_rate=94157 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 23:15:23 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(1,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1800500  inst.: 151924248 (ipc=84.4) sim_rate=94187 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 23:15:24 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1801000  inst.: 151970311 (ipc=84.4) sim_rate=94157 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 23:15:25 2018
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(8,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1802500  inst.: 152119751 (ipc=84.4) sim_rate=94191 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 23:15:26 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1803500  inst.: 152206884 (ipc=84.4) sim_rate=94187 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 23:15:27 2018
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(7,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1804500  inst.: 152302371 (ipc=84.4) sim_rate=94188 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 23:15:28 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1805500  inst.: 152388356 (ipc=84.4) sim_rate=94183 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 23:15:29 2018
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1807000  inst.: 152524854 (ipc=84.4) sim_rate=94209 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 23:15:30 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(6,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1808000  inst.: 152632713 (ipc=84.4) sim_rate=94217 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 23:15:31 2018
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1809000  inst.: 152735292 (ipc=84.4) sim_rate=94222 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 23:15:32 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(8,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1810000  inst.: 152838800 (ipc=84.4) sim_rate=94228 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 23:15:33 2018
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(7,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1811000  inst.: 152925265 (ipc=84.4) sim_rate=94223 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 23:15:34 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1812500  inst.: 153061437 (ipc=84.4) sim_rate=94249 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 23:15:35 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1813500  inst.: 153162569 (ipc=84.5) sim_rate=94253 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 23:15:36 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1814500  inst.: 153262014 (ipc=84.5) sim_rate=94257 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 23:15:37 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1816000  inst.: 153411820 (ipc=84.5) sim_rate=94291 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 23:15:38 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1817000  inst.: 153509348 (ipc=84.5) sim_rate=94293 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 23:15:39 2018
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1818000  inst.: 153593029 (ipc=84.5) sim_rate=94286 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 23:15:40 2018
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(4,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1819500  inst.: 153729115 (ipc=84.5) sim_rate=94312 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 23:15:41 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(8,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1820500  inst.: 153823249 (ipc=84.5) sim_rate=94312 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 23:15:42 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1821500  inst.: 153936995 (ipc=84.5) sim_rate=94324 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 23:15:43 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(4,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1823000  inst.: 154083014 (ipc=84.5) sim_rate=94355 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 23:15:44 2018
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1824000  inst.: 154184252 (ipc=84.5) sim_rate=94360 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 23:15:45 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1825000  inst.: 154281028 (ipc=84.5) sim_rate=94361 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 23:15:46 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1826500  inst.: 154435006 (ipc=84.6) sim_rate=94397 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 23:15:47 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1827500  inst.: 154529936 (ipc=84.6) sim_rate=94398 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 23:15:48 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1828500  inst.: 154620310 (ipc=84.6) sim_rate=94395 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 23:15:49 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(4,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1829500  inst.: 154717330 (ipc=84.6) sim_rate=94397 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 23:15:50 2018
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1830500  inst.: 154834742 (ipc=84.6) sim_rate=94411 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 23:15:51 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1831500  inst.: 154930799 (ipc=84.6) sim_rate=94412 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 23:15:52 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1833000  inst.: 155063259 (ipc=84.6) sim_rate=94435 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 23:15:53 2018
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1834000  inst.: 155152291 (ipc=84.6) sim_rate=94432 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 23:15:54 2018
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(0,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1835500  inst.: 155296015 (ipc=84.6) sim_rate=94462 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 23:15:55 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1836500  inst.: 155395852 (ipc=84.6) sim_rate=94465 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 23:15:56 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1837500  inst.: 155495527 (ipc=84.6) sim_rate=94468 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 23:15:57 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1838500  inst.: 155589775 (ipc=84.6) sim_rate=94468 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 23:15:58 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1840000  inst.: 155733340 (ipc=84.6) sim_rate=94498 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 23:15:59 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1841000  inst.: 155818666 (ipc=84.6) sim_rate=94492 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 23:16:00 2018
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1842000  inst.: 155911284 (ipc=84.6) sim_rate=94491 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 23:16:01 2018
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1843500  inst.: 156055798 (ipc=84.7) sim_rate=94521 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 23:16:02 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1844500  inst.: 156148092 (ipc=84.7) sim_rate=94520 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 23:16:03 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1845500  inst.: 156248619 (ipc=84.7) sim_rate=94524 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 23:16:04 2018
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(6,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1846500  inst.: 156354116 (ipc=84.7) sim_rate=94530 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 23:16:05 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(5,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1848000  inst.: 156499444 (ipc=84.7) sim_rate=94561 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 23:16:06 2018
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(7,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1849000  inst.: 156593954 (ipc=84.7) sim_rate=94561 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 23:16:07 2018
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1850000  inst.: 156677180 (ipc=84.7) sim_rate=94554 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 23:16:08 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1851500  inst.: 156826552 (ipc=84.7) sim_rate=94587 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 23:16:09 2018
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1852500  inst.: 156923621 (ipc=84.7) sim_rate=94589 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 23:16:10 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(8,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1854000  inst.: 157051980 (ipc=84.7) sim_rate=94609 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 23:16:11 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(0,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1855000  inst.: 157154429 (ipc=84.7) sim_rate=94614 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 23:16:12 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1856000  inst.: 157245025 (ipc=84.7) sim_rate=94611 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 23:16:13 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(1,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1857000  inst.: 157347014 (ipc=84.7) sim_rate=94616 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 23:16:14 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1858500  inst.: 157494365 (ipc=84.7) sim_rate=94648 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 23:16:15 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(0,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1859500  inst.: 157594402 (ipc=84.8) sim_rate=94651 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 23:16:16 2018
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1860500  inst.: 157697227 (ipc=84.8) sim_rate=94656 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 23:16:17 2018
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(6,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1861500  inst.: 157778338 (ipc=84.8) sim_rate=94648 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 23:16:18 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1862500  inst.: 157871414 (ipc=84.8) sim_rate=94647 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 23:16:19 2018
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(4,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1863500  inst.: 157977295 (ipc=84.8) sim_rate=94653 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 23:16:20 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(1,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1865000  inst.: 158108934 (ipc=84.8) sim_rate=94676 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 23:16:21 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1866000  inst.: 158206466 (ipc=84.8) sim_rate=94677 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 23:16:22 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1867000  inst.: 158296196 (ipc=84.8) sim_rate=94674 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 23:16:23 2018
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1868000  inst.: 158396580 (ipc=84.8) sim_rate=94678 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 23:16:24 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1869000  inst.: 158509757 (ipc=84.8) sim_rate=94689 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 23:16:25 2018
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1870000  inst.: 158597233 (ipc=84.8) sim_rate=94684 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 23:16:26 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1871500  inst.: 158722318 (ipc=84.8) sim_rate=94703 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 23:16:27 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1872500  inst.: 158804772 (ipc=84.8) sim_rate=94695 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 23:16:28 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1874000  inst.: 158952763 (ipc=84.8) sim_rate=94727 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 23:16:29 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(4,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1875000  inst.: 159056213 (ipc=84.8) sim_rate=94732 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 23:16:30 2018
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1876000  inst.: 159164037 (ipc=84.8) sim_rate=94740 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 23:16:31 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1877000  inst.: 159268959 (ipc=84.9) sim_rate=94746 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 23:16:32 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1878000  inst.: 159372102 (ipc=84.9) sim_rate=94751 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 23:16:33 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(7,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1879000  inst.: 159468653 (ipc=84.9) sim_rate=94752 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 23:16:34 2018
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(8,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1880000  inst.: 159561895 (ipc=84.9) sim_rate=94751 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 23:16:35 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1881000  inst.: 159661554 (ipc=84.9) sim_rate=94754 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 23:16:36 2018
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1882500  inst.: 159796317 (ipc=84.9) sim_rate=94778 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 23:16:37 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(4,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1883500  inst.: 159892473 (ipc=84.9) sim_rate=94779 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 23:16:38 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1884500  inst.: 159988890 (ipc=84.9) sim_rate=94780 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 23:16:39 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1885500  inst.: 160088448 (ipc=84.9) sim_rate=94782 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 23:16:40 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1886500  inst.: 160188786 (ipc=84.9) sim_rate=94786 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 23:16:41 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1887500  inst.: 160283245 (ipc=84.9) sim_rate=94786 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 23:16:42 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(2,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1889000  inst.: 160431395 (ipc=84.9) sim_rate=94817 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 23:16:43 2018
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 160486203 (ipc=84.9) sim_rate=94793 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 23:16:44 2018
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(3,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1891000  inst.: 160641001 (ipc=85.0) sim_rate=94829 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 23:16:45 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1892000  inst.: 160738210 (ipc=85.0) sim_rate=94830 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 23:16:46 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(8,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1893000  inst.: 160825244 (ipc=85.0) sim_rate=94826 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 23:16:47 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1894000  inst.: 160927625 (ipc=85.0) sim_rate=94830 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 23:16:48 2018
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(4,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1895000  inst.: 161020053 (ipc=85.0) sim_rate=94829 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 23:16:49 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1896000  inst.: 161115962 (ipc=85.0) sim_rate=94829 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 23:16:50 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(6,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1897000  inst.: 161223627 (ipc=85.0) sim_rate=94837 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 23:16:51 2018
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1898000  inst.: 161322684 (ipc=85.0) sim_rate=94839 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 23:16:52 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(2,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1899000  inst.: 161410688 (ipc=85.0) sim_rate=94835 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 23:16:53 2018
GPGPU-Sim uArch: cycles simulated: 1900000  inst.: 161509032 (ipc=85.0) sim_rate=94837 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 23:16:54 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1901500  inst.: 161638159 (ipc=85.0) sim_rate=94858 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 23:16:55 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1902500  inst.: 161728785 (ipc=85.0) sim_rate=94855 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 23:16:56 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1904000  inst.: 161872754 (ipc=85.0) sim_rate=94884 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 23:16:57 2018
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(8,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1905000  inst.: 161979036 (ipc=85.0) sim_rate=94891 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 23:16:58 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1906000  inst.: 162084815 (ipc=85.0) sim_rate=94897 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 23:16:59 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(2,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1907000  inst.: 162164895 (ipc=85.0) sim_rate=94888 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 23:17:00 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1908000  inst.: 162273627 (ipc=85.0) sim_rate=94896 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 23:17:01 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1909000  inst.: 162367439 (ipc=85.1) sim_rate=94896 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 23:17:02 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1910500  inst.: 162519572 (ipc=85.1) sim_rate=94929 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 23:17:03 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1911500  inst.: 162626831 (ipc=85.1) sim_rate=94936 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 23:17:04 2018
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(4,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1912500  inst.: 162709379 (ipc=85.1) sim_rate=94929 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 23:17:05 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(0,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1913500  inst.: 162800071 (ipc=85.1) sim_rate=94927 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 23:17:06 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1915000  inst.: 162934706 (ipc=85.1) sim_rate=94950 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 23:17:07 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1916000  inst.: 163022051 (ipc=85.1) sim_rate=94945 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 23:17:08 2018
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1917000  inst.: 163111799 (ipc=85.1) sim_rate=94942 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 23:17:09 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(5,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1918500  inst.: 163245075 (ipc=85.1) sim_rate=94965 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 23:17:10 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1919500  inst.: 163341150 (ipc=85.1) sim_rate=94965 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 23:17:11 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1920500  inst.: 163430572 (ipc=85.1) sim_rate=94962 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 23:17:12 2018
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1921500  inst.: 163519539 (ipc=85.1) sim_rate=94959 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 23:17:13 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1922500  inst.: 163618453 (ipc=85.1) sim_rate=94961 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 23:17:14 2018
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1924000  inst.: 163759409 (ipc=85.1) sim_rate=94988 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 23:17:15 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1925000  inst.: 163859097 (ipc=85.1) sim_rate=94990 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 23:17:16 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1926500  inst.: 163995094 (ipc=85.1) sim_rate=95014 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 23:17:17 2018
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1927500  inst.: 164086583 (ipc=85.1) sim_rate=95012 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 23:17:18 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1928500  inst.: 164187606 (ipc=85.1) sim_rate=95015 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 23:17:19 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(1,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1929500  inst.: 164275507 (ipc=85.1) sim_rate=95011 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 23:17:20 2018
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1931000  inst.: 164402109 (ipc=85.1) sim_rate=95030 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 23:17:21 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1932000  inst.: 164487448 (ipc=85.1) sim_rate=95024 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 23:17:22 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1933000  inst.: 164580617 (ipc=85.1) sim_rate=95023 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 23:17:23 2018
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1934000  inst.: 164669560 (ipc=85.1) sim_rate=95019 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 23:17:24 2018
GPGPU-Sim uArch: cycles simulated: 1935000  inst.: 164762032 (ipc=85.1) sim_rate=95018 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 23:17:25 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1936500  inst.: 164900659 (ipc=85.2) sim_rate=95043 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 23:17:26 2018
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1937500  inst.: 164986334 (ipc=85.2) sim_rate=95038 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 23:17:27 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1939000  inst.: 165117887 (ipc=85.2) sim_rate=95059 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 23:17:28 2018
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1940000  inst.: 165210451 (ipc=85.2) sim_rate=95057 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 23:17:29 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1941000  inst.: 165294351 (ipc=85.2) sim_rate=95051 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 23:17:30 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1942000  inst.: 165400331 (ipc=85.2) sim_rate=95057 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 23:17:31 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(6,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1943000  inst.: 165494157 (ipc=85.2) sim_rate=95056 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 23:17:32 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(5,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1944000  inst.: 165589914 (ipc=85.2) sim_rate=95057 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 23:17:33 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(1,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1945500  inst.: 165726966 (ipc=85.2) sim_rate=95081 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 23:17:34 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(3,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1946500  inst.: 165811079 (ipc=85.2) sim_rate=95075 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 23:17:35 2018
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1948000  inst.: 165943885 (ipc=85.2) sim_rate=95096 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 23:17:36 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1949000  inst.: 166036384 (ipc=85.2) sim_rate=95095 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 23:17:37 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1950000  inst.: 166120497 (ipc=85.2) sim_rate=95089 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 23:17:38 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(2,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1951000  inst.: 166224198 (ipc=85.2) sim_rate=95093 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 23:17:39 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(0,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1952500  inst.: 166369754 (ipc=85.2) sim_rate=95122 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 23:17:40 2018
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1953500  inst.: 166455647 (ipc=85.2) sim_rate=95117 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 23:17:41 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1955000  inst.: 166573531 (ipc=85.2) sim_rate=95130 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 23:17:42 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(5,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1956000  inst.: 166657745 (ipc=85.2) sim_rate=95124 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 23:17:43 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1957500  inst.: 166808642 (ipc=85.2) sim_rate=95156 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 23:17:44 2018
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1958000  inst.: 166865166 (ipc=85.2) sim_rate=95134 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 23:17:45 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1959500  inst.: 167007042 (ipc=85.2) sim_rate=95160 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 23:17:46 2018
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(6,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1960500  inst.: 167100382 (ipc=85.2) sim_rate=95159 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 23:17:47 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1961500  inst.: 167196835 (ipc=85.2) sim_rate=95160 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 23:17:48 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(0,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1962500  inst.: 167280420 (ipc=85.2) sim_rate=95153 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 23:17:49 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1963500  inst.: 167371310 (ipc=85.2) sim_rate=95151 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 23:17:50 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1964500  inst.: 167461315 (ipc=85.2) sim_rate=95148 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 23:17:51 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1965500  inst.: 167560992 (ipc=85.3) sim_rate=95151 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 23:17:52 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1967000  inst.: 167708031 (ipc=85.3) sim_rate=95180 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 23:17:53 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 167789904 (ipc=85.3) sim_rate=95172 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 23:17:54 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(3,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1969000  inst.: 167887532 (ipc=85.3) sim_rate=95174 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 23:17:55 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(7,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1970000  inst.: 167983956 (ipc=85.3) sim_rate=95175 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 23:17:56 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(1,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1971000  inst.: 168072006 (ipc=85.3) sim_rate=95171 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 23:17:57 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1972000  inst.: 168151164 (ipc=85.3) sim_rate=95161 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 23:17:58 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1973000  inst.: 168237469 (ipc=85.3) sim_rate=95156 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 23:17:59 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1974000  inst.: 168335328 (ipc=85.3) sim_rate=95158 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 23:18:00 2018
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1975500  inst.: 168481205 (ipc=85.3) sim_rate=95187 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 23:18:01 2018
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1976500  inst.: 168566696 (ipc=85.3) sim_rate=95181 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 23:18:02 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1977500  inst.: 168656819 (ipc=85.3) sim_rate=95178 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 23:18:03 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(0,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1978500  inst.: 168738935 (ipc=85.3) sim_rate=95171 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 23:18:04 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1980000  inst.: 168867092 (ipc=85.3) sim_rate=95190 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 23:18:05 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1981000  inst.: 168962351 (ipc=85.3) sim_rate=95190 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 23:18:06 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(4,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1982000  inst.: 169054531 (ipc=85.3) sim_rate=95188 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 23:18:07 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(2,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1983000  inst.: 169139923 (ipc=85.3) sim_rate=95182 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 23:18:08 2018
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(2,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 169222138 (ipc=85.3) sim_rate=95175 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 23:18:09 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(4,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1985000  inst.: 169308040 (ipc=85.3) sim_rate=95170 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 23:18:10 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1986500  inst.: 169430675 (ipc=85.3) sim_rate=95185 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 23:18:11 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(0,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1987500  inst.: 169526014 (ipc=85.3) sim_rate=95185 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 23:18:12 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1988500  inst.: 169621078 (ipc=85.3) sim_rate=95185 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 23:18:13 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1989500  inst.: 169715630 (ipc=85.3) sim_rate=95185 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 23:18:14 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1990500  inst.: 169806082 (ipc=85.3) sim_rate=95182 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 23:18:15 2018
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1992000  inst.: 169920094 (ipc=85.3) sim_rate=95193 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 23:18:16 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(6,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1993000  inst.: 170012424 (ipc=85.3) sim_rate=95191 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 23:18:17 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1994000  inst.: 170099847 (ipc=85.3) sim_rate=95187 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 23:18:18 2018
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1995500  inst.: 170228034 (ipc=85.3) sim_rate=95205 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 23:18:19 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1996500  inst.: 170317260 (ipc=85.3) sim_rate=95202 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 23:18:20 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(2,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1997500  inst.: 170405277 (ipc=85.3) sim_rate=95198 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 23:18:21 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1998500  inst.: 170498831 (ipc=85.3) sim_rate=95197 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 23:18:22 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(8,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2000000  inst.: 170613421 (ipc=85.3) sim_rate=95208 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 23:18:23 2018
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2001000  inst.: 170696879 (ipc=85.3) sim_rate=95201 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 23:18:24 2018
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2002000  inst.: 170785206 (ipc=85.3) sim_rate=95197 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 23:18:25 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(5,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2003500  inst.: 170916462 (ipc=85.3) sim_rate=95218 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 23:18:26 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(0,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2004500  inst.: 171009076 (ipc=85.3) sim_rate=95216 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 23:18:27 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2005500  inst.: 171101169 (ipc=85.3) sim_rate=95214 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 23:18:28 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2007000  inst.: 171231994 (ipc=85.3) sim_rate=95234 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 23:18:29 2018
GPGPU-Sim uArch: cycles simulated: 2007500  inst.: 171267962 (ipc=85.3) sim_rate=95201 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 23:18:30 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2009000  inst.: 171393308 (ipc=85.3) sim_rate=95218 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 23:18:31 2018
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2010000  inst.: 171482950 (ipc=85.3) sim_rate=95215 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 23:18:32 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2011000  inst.: 171577036 (ipc=85.3) sim_rate=95214 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 23:18:33 2018
GPGPU-Sim uArch: cycles simulated: 2012000  inst.: 171657635 (ipc=85.3) sim_rate=95206 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 23:18:34 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(2,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2013000  inst.: 171747743 (ipc=85.3) sim_rate=95203 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 23:18:35 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2014000  inst.: 171834490 (ipc=85.3) sim_rate=95199 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 23:18:36 2018
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(0,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2015500  inst.: 171962217 (ipc=85.3) sim_rate=95217 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 23:18:37 2018
GPGPU-Sim uArch: cycles simulated: 2016000  inst.: 172014648 (ipc=85.3) sim_rate=95193 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 23:18:38 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2017000  inst.: 172105733 (ipc=85.3) sim_rate=95191 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 23:18:39 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2018000  inst.: 172193933 (ipc=85.3) sim_rate=95187 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 23:18:40 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(8,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2019500  inst.: 172309413 (ipc=85.3) sim_rate=95198 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 23:18:41 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(2,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2020500  inst.: 172383246 (ipc=85.3) sim_rate=95186 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 23:18:42 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2021500  inst.: 172468112 (ipc=85.3) sim_rate=95181 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 23:18:43 2018
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(7,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2022500  inst.: 172553967 (ipc=85.3) sim_rate=95175 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 23:18:44 2018
GPGPU-Sim uArch: cycles simulated: 2023500  inst.: 172649295 (ipc=85.3) sim_rate=95176 (inst/sec) elapsed = 0:0:30:14 / Thu Apr 12 23:18:45 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2024500  inst.: 172745046 (ipc=85.3) sim_rate=95176 (inst/sec) elapsed = 0:0:30:15 / Thu Apr 12 23:18:46 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2025500  inst.: 172839631 (ipc=85.3) sim_rate=95176 (inst/sec) elapsed = 0:0:30:16 / Thu Apr 12 23:18:47 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2026500  inst.: 172924957 (ipc=85.3) sim_rate=95170 (inst/sec) elapsed = 0:0:30:17 / Thu Apr 12 23:18:48 2018
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2027500  inst.: 173002717 (ipc=85.3) sim_rate=95161 (inst/sec) elapsed = 0:0:30:18 / Thu Apr 12 23:18:49 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2029000  inst.: 173118777 (ipc=85.3) sim_rate=95172 (inst/sec) elapsed = 0:0:30:19 / Thu Apr 12 23:18:50 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2030000  inst.: 173211702 (ipc=85.3) sim_rate=95171 (inst/sec) elapsed = 0:0:30:20 / Thu Apr 12 23:18:51 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2030500  inst.: 173259758 (ipc=85.3) sim_rate=95145 (inst/sec) elapsed = 0:0:30:21 / Thu Apr 12 23:18:52 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2031500  inst.: 173351409 (ipc=85.3) sim_rate=95143 (inst/sec) elapsed = 0:0:30:22 / Thu Apr 12 23:18:53 2018
GPGPU-Sim uArch: cycles simulated: 2032500  inst.: 173438324 (ipc=85.3) sim_rate=95138 (inst/sec) elapsed = 0:0:30:23 / Thu Apr 12 23:18:54 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2034000  inst.: 173562190 (ipc=85.3) sim_rate=95154 (inst/sec) elapsed = 0:0:30:24 / Thu Apr 12 23:18:55 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2035000  inst.: 173646179 (ipc=85.3) sim_rate=95148 (inst/sec) elapsed = 0:0:30:25 / Thu Apr 12 23:18:56 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(6,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2036000  inst.: 173737441 (ipc=85.3) sim_rate=95146 (inst/sec) elapsed = 0:0:30:26 / Thu Apr 12 23:18:57 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(6,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2037500  inst.: 173868183 (ipc=85.3) sim_rate=95165 (inst/sec) elapsed = 0:0:30:27 / Thu Apr 12 23:18:58 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(0,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2038500  inst.: 173964781 (ipc=85.3) sim_rate=95166 (inst/sec) elapsed = 0:0:30:28 / Thu Apr 12 23:18:59 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2039500  inst.: 174055988 (ipc=85.3) sim_rate=95164 (inst/sec) elapsed = 0:0:30:29 / Thu Apr 12 23:19:00 2018
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2040500  inst.: 174133979 (ipc=85.3) sim_rate=95155 (inst/sec) elapsed = 0:0:30:30 / Thu Apr 12 23:19:01 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2042000  inst.: 174249312 (ipc=85.3) sim_rate=95166 (inst/sec) elapsed = 0:0:30:31 / Thu Apr 12 23:19:02 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2043000  inst.: 174334441 (ipc=85.3) sim_rate=95160 (inst/sec) elapsed = 0:0:30:32 / Thu Apr 12 23:19:03 2018
GPGPU-Sim uArch: cycles simulated: 2043500  inst.: 174376620 (ipc=85.3) sim_rate=95131 (inst/sec) elapsed = 0:0:30:33 / Thu Apr 12 23:19:04 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2045000  inst.: 174520066 (ipc=85.3) sim_rate=95158 (inst/sec) elapsed = 0:0:30:34 / Thu Apr 12 23:19:05 2018
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(1,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2046000  inst.: 174622866 (ipc=85.3) sim_rate=95162 (inst/sec) elapsed = 0:0:30:35 / Thu Apr 12 23:19:06 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2047000  inst.: 174706028 (ipc=85.3) sim_rate=95155 (inst/sec) elapsed = 0:0:30:36 / Thu Apr 12 23:19:07 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2048000  inst.: 174788061 (ipc=85.3) sim_rate=95148 (inst/sec) elapsed = 0:0:30:37 / Thu Apr 12 23:19:08 2018
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2049000  inst.: 174869041 (ipc=85.3) sim_rate=95140 (inst/sec) elapsed = 0:0:30:38 / Thu Apr 12 23:19:09 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2050000  inst.: 174956567 (ipc=85.3) sim_rate=95136 (inst/sec) elapsed = 0:0:30:39 / Thu Apr 12 23:19:10 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(6,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2051000  inst.: 175035023 (ipc=85.3) sim_rate=95127 (inst/sec) elapsed = 0:0:30:40 / Thu Apr 12 23:19:11 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(2,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2052000  inst.: 175131259 (ipc=85.3) sim_rate=95128 (inst/sec) elapsed = 0:0:30:41 / Thu Apr 12 23:19:12 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2053000  inst.: 175239423 (ipc=85.4) sim_rate=95135 (inst/sec) elapsed = 0:0:30:42 / Thu Apr 12 23:19:13 2018
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2054000  inst.: 175332202 (ipc=85.4) sim_rate=95134 (inst/sec) elapsed = 0:0:30:43 / Thu Apr 12 23:19:14 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(8,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2055000  inst.: 175422692 (ipc=85.4) sim_rate=95131 (inst/sec) elapsed = 0:0:30:44 / Thu Apr 12 23:19:15 2018
GPGPU-Sim uArch: cycles simulated: 2056000  inst.: 175504449 (ipc=85.4) sim_rate=95124 (inst/sec) elapsed = 0:0:30:45 / Thu Apr 12 23:19:16 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2057000  inst.: 175587613 (ipc=85.4) sim_rate=95117 (inst/sec) elapsed = 0:0:30:46 / Thu Apr 12 23:19:17 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2058000  inst.: 175666467 (ipc=85.4) sim_rate=95109 (inst/sec) elapsed = 0:0:30:47 / Thu Apr 12 23:19:18 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2059000  inst.: 175756227 (ipc=85.4) sim_rate=95106 (inst/sec) elapsed = 0:0:30:48 / Thu Apr 12 23:19:19 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2060500  inst.: 175888102 (ipc=85.4) sim_rate=95126 (inst/sec) elapsed = 0:0:30:49 / Thu Apr 12 23:19:20 2018
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(1,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2061500  inst.: 175972150 (ipc=85.4) sim_rate=95120 (inst/sec) elapsed = 0:0:30:50 / Thu Apr 12 23:19:21 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(7,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2062500  inst.: 176060220 (ipc=85.4) sim_rate=95116 (inst/sec) elapsed = 0:0:30:51 / Thu Apr 12 23:19:22 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2063500  inst.: 176148815 (ipc=85.4) sim_rate=95112 (inst/sec) elapsed = 0:0:30:52 / Thu Apr 12 23:19:23 2018
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(5,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2064500  inst.: 176218158 (ipc=85.4) sim_rate=95098 (inst/sec) elapsed = 0:0:30:53 / Thu Apr 12 23:19:24 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2066000  inst.: 176341939 (ipc=85.4) sim_rate=95114 (inst/sec) elapsed = 0:0:30:54 / Thu Apr 12 23:19:25 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2067000  inst.: 176428142 (ipc=85.4) sim_rate=95109 (inst/sec) elapsed = 0:0:30:55 / Thu Apr 12 23:19:26 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2068500  inst.: 176558909 (ipc=85.4) sim_rate=95128 (inst/sec) elapsed = 0:0:30:56 / Thu Apr 12 23:19:27 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2069500  inst.: 176650998 (ipc=85.4) sim_rate=95127 (inst/sec) elapsed = 0:0:30:57 / Thu Apr 12 23:19:28 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2070500  inst.: 176729017 (ipc=85.4) sim_rate=95117 (inst/sec) elapsed = 0:0:30:58 / Thu Apr 12 23:19:29 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(0,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2071500  inst.: 176822961 (ipc=85.4) sim_rate=95117 (inst/sec) elapsed = 0:0:30:59 / Thu Apr 12 23:19:30 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(2,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2073000  inst.: 176941008 (ipc=85.4) sim_rate=95129 (inst/sec) elapsed = 0:0:31:00 / Thu Apr 12 23:19:31 2018
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2074000  inst.: 177023009 (ipc=85.4) sim_rate=95122 (inst/sec) elapsed = 0:0:31:01 / Thu Apr 12 23:19:32 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2075000  inst.: 177108475 (ipc=85.4) sim_rate=95117 (inst/sec) elapsed = 0:0:31:02 / Thu Apr 12 23:19:33 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(0,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2076000  inst.: 177200317 (ipc=85.4) sim_rate=95115 (inst/sec) elapsed = 0:0:31:03 / Thu Apr 12 23:19:34 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(7,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2077500  inst.: 177318624 (ipc=85.4) sim_rate=95128 (inst/sec) elapsed = 0:0:31:04 / Thu Apr 12 23:19:35 2018
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(0,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2078500  inst.: 177402155 (ipc=85.4) sim_rate=95121 (inst/sec) elapsed = 0:0:31:05 / Thu Apr 12 23:19:36 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2079500  inst.: 177485718 (ipc=85.4) sim_rate=95115 (inst/sec) elapsed = 0:0:31:06 / Thu Apr 12 23:19:37 2018
GPGPU-Sim uArch: cycles simulated: 2080500  inst.: 177564263 (ipc=85.3) sim_rate=95106 (inst/sec) elapsed = 0:0:31:07 / Thu Apr 12 23:19:38 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2081500  inst.: 177656251 (ipc=85.4) sim_rate=95105 (inst/sec) elapsed = 0:0:31:08 / Thu Apr 12 23:19:39 2018
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(2,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2083000  inst.: 177782169 (ipc=85.3) sim_rate=95121 (inst/sec) elapsed = 0:0:31:09 / Thu Apr 12 23:19:40 2018
GPGPU-Sim uArch: cycles simulated: 2084000  inst.: 177861493 (ipc=85.3) sim_rate=95113 (inst/sec) elapsed = 0:0:31:10 / Thu Apr 12 23:19:41 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2085000  inst.: 177942730 (ipc=85.3) sim_rate=95105 (inst/sec) elapsed = 0:0:31:11 / Thu Apr 12 23:19:42 2018
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2086500  inst.: 178061806 (ipc=85.3) sim_rate=95118 (inst/sec) elapsed = 0:0:31:12 / Thu Apr 12 23:19:43 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2087500  inst.: 178147977 (ipc=85.3) sim_rate=95113 (inst/sec) elapsed = 0:0:31:13 / Thu Apr 12 23:19:44 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2088500  inst.: 178221536 (ipc=85.3) sim_rate=95102 (inst/sec) elapsed = 0:0:31:14 / Thu Apr 12 23:19:45 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2089500  inst.: 178302791 (ipc=85.3) sim_rate=95094 (inst/sec) elapsed = 0:0:31:15 / Thu Apr 12 23:19:46 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2091000  inst.: 178418164 (ipc=85.3) sim_rate=95105 (inst/sec) elapsed = 0:0:31:16 / Thu Apr 12 23:19:47 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2092000  inst.: 178493987 (ipc=85.3) sim_rate=95095 (inst/sec) elapsed = 0:0:31:17 / Thu Apr 12 23:19:48 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2093000  inst.: 178580979 (ipc=85.3) sim_rate=95091 (inst/sec) elapsed = 0:0:31:18 / Thu Apr 12 23:19:49 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2094000  inst.: 178668416 (ipc=85.3) sim_rate=95086 (inst/sec) elapsed = 0:0:31:19 / Thu Apr 12 23:19:50 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2095500  inst.: 178791389 (ipc=85.3) sim_rate=95101 (inst/sec) elapsed = 0:0:31:20 / Thu Apr 12 23:19:51 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2096500  inst.: 178875134 (ipc=85.3) sim_rate=95095 (inst/sec) elapsed = 0:0:31:21 / Thu Apr 12 23:19:52 2018
GPGPU-Sim uArch: cycles simulated: 2097500  inst.: 178950033 (ipc=85.3) sim_rate=95085 (inst/sec) elapsed = 0:0:31:22 / Thu Apr 12 23:19:53 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2098500  inst.: 179029571 (ipc=85.3) sim_rate=95076 (inst/sec) elapsed = 0:0:31:23 / Thu Apr 12 23:19:54 2018
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(2,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2099500  inst.: 179112246 (ipc=85.3) sim_rate=95070 (inst/sec) elapsed = 0:0:31:24 / Thu Apr 12 23:19:55 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(4,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2100500  inst.: 179192597 (ipc=85.3) sim_rate=95062 (inst/sec) elapsed = 0:0:31:25 / Thu Apr 12 23:19:56 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2102000  inst.: 179315691 (ipc=85.3) sim_rate=95077 (inst/sec) elapsed = 0:0:31:26 / Thu Apr 12 23:19:57 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2103000  inst.: 179398313 (ipc=85.3) sim_rate=95070 (inst/sec) elapsed = 0:0:31:27 / Thu Apr 12 23:19:58 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2104000  inst.: 179477007 (ipc=85.3) sim_rate=95061 (inst/sec) elapsed = 0:0:31:28 / Thu Apr 12 23:19:59 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(3,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2105500  inst.: 179601003 (ipc=85.3) sim_rate=95077 (inst/sec) elapsed = 0:0:31:29 / Thu Apr 12 23:20:00 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2106500  inst.: 179682568 (ipc=85.3) sim_rate=95070 (inst/sec) elapsed = 0:0:31:30 / Thu Apr 12 23:20:01 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(3,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2107500  inst.: 179762454 (ipc=85.3) sim_rate=95062 (inst/sec) elapsed = 0:0:31:31 / Thu Apr 12 23:20:02 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(7,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2109000  inst.: 179882211 (ipc=85.3) sim_rate=95075 (inst/sec) elapsed = 0:0:31:32 / Thu Apr 12 23:20:03 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2110000  inst.: 179971964 (ipc=85.3) sim_rate=95072 (inst/sec) elapsed = 0:0:31:33 / Thu Apr 12 23:20:04 2018
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2111500  inst.: 180100198 (ipc=85.3) sim_rate=95089 (inst/sec) elapsed = 0:0:31:34 / Thu Apr 12 23:20:05 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(4,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2112500  inst.: 180181212 (ipc=85.3) sim_rate=95082 (inst/sec) elapsed = 0:0:31:35 / Thu Apr 12 23:20:06 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2113500  inst.: 180260160 (ipc=85.3) sim_rate=95073 (inst/sec) elapsed = 0:0:31:36 / Thu Apr 12 23:20:07 2018
GPGPU-Sim uArch: cycles simulated: 2114500  inst.: 180339110 (ipc=85.3) sim_rate=95065 (inst/sec) elapsed = 0:0:31:37 / Thu Apr 12 23:20:08 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(5,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(4,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2116000  inst.: 180464992 (ipc=85.3) sim_rate=95081 (inst/sec) elapsed = 0:0:31:38 / Thu Apr 12 23:20:09 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2117000  inst.: 180560213 (ipc=85.3) sim_rate=95081 (inst/sec) elapsed = 0:0:31:39 / Thu Apr 12 23:20:10 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(8,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2118000  inst.: 180643134 (ipc=85.3) sim_rate=95075 (inst/sec) elapsed = 0:0:31:40 / Thu Apr 12 23:20:11 2018
GPGPU-Sim uArch: cycles simulated: 2119000  inst.: 180718883 (ipc=85.3) sim_rate=95065 (inst/sec) elapsed = 0:0:31:41 / Thu Apr 12 23:20:12 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2120500  inst.: 180850744 (ipc=85.3) sim_rate=95084 (inst/sec) elapsed = 0:0:31:42 / Thu Apr 12 23:20:13 2018
GPGPU-Sim uArch: cycles simulated: 2121500  inst.: 180927227 (ipc=85.3) sim_rate=95074 (inst/sec) elapsed = 0:0:31:43 / Thu Apr 12 23:20:14 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2122500  inst.: 181004015 (ipc=85.3) sim_rate=95065 (inst/sec) elapsed = 0:0:31:44 / Thu Apr 12 23:20:15 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2123500  inst.: 181090660 (ipc=85.3) sim_rate=95060 (inst/sec) elapsed = 0:0:31:45 / Thu Apr 12 23:20:16 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2124500  inst.: 181167620 (ipc=85.3) sim_rate=95051 (inst/sec) elapsed = 0:0:31:46 / Thu Apr 12 23:20:17 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2126000  inst.: 181292617 (ipc=85.3) sim_rate=95066 (inst/sec) elapsed = 0:0:31:47 / Thu Apr 12 23:20:18 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2127000  inst.: 181367837 (ipc=85.3) sim_rate=95056 (inst/sec) elapsed = 0:0:31:48 / Thu Apr 12 23:20:19 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2128000  inst.: 181445225 (ipc=85.3) sim_rate=95047 (inst/sec) elapsed = 0:0:31:49 / Thu Apr 12 23:20:20 2018
GPGPU-Sim uArch: cycles simulated: 2129000  inst.: 181518424 (ipc=85.3) sim_rate=95035 (inst/sec) elapsed = 0:0:31:50 / Thu Apr 12 23:20:21 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2130000  inst.: 181596964 (ipc=85.3) sim_rate=95027 (inst/sec) elapsed = 0:0:31:51 / Thu Apr 12 23:20:22 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(8,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2131000  inst.: 181672706 (ipc=85.3) sim_rate=95017 (inst/sec) elapsed = 0:0:31:52 / Thu Apr 12 23:20:23 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(6,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2132500  inst.: 181799582 (ipc=85.3) sim_rate=95033 (inst/sec) elapsed = 0:0:31:53 / Thu Apr 12 23:20:24 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2133500  inst.: 181880013 (ipc=85.2) sim_rate=95026 (inst/sec) elapsed = 0:0:31:54 / Thu Apr 12 23:20:25 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(2,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2135000  inst.: 181996870 (ipc=85.2) sim_rate=95037 (inst/sec) elapsed = 0:0:31:55 / Thu Apr 12 23:20:26 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2136000  inst.: 182079941 (ipc=85.2) sim_rate=95031 (inst/sec) elapsed = 0:0:31:56 / Thu Apr 12 23:20:27 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2137000  inst.: 182164047 (ipc=85.2) sim_rate=95025 (inst/sec) elapsed = 0:0:31:57 / Thu Apr 12 23:20:28 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(7,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2138500  inst.: 182298458 (ipc=85.2) sim_rate=95046 (inst/sec) elapsed = 0:0:31:58 / Thu Apr 12 23:20:29 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(1,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2139500  inst.: 182382742 (ipc=85.2) sim_rate=95040 (inst/sec) elapsed = 0:0:31:59 / Thu Apr 12 23:20:30 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2140500  inst.: 182466761 (ipc=85.2) sim_rate=95034 (inst/sec) elapsed = 0:0:32:00 / Thu Apr 12 23:20:31 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2141500  inst.: 182558923 (ipc=85.2) sim_rate=95033 (inst/sec) elapsed = 0:0:32:01 / Thu Apr 12 23:20:32 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2143000  inst.: 182672685 (ipc=85.2) sim_rate=95043 (inst/sec) elapsed = 0:0:32:02 / Thu Apr 12 23:20:33 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2144000  inst.: 182762540 (ipc=85.2) sim_rate=95040 (inst/sec) elapsed = 0:0:32:03 / Thu Apr 12 23:20:34 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(5,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2145000  inst.: 182847917 (ipc=85.2) sim_rate=95035 (inst/sec) elapsed = 0:0:32:04 / Thu Apr 12 23:20:35 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2146000  inst.: 182935983 (ipc=85.2) sim_rate=95031 (inst/sec) elapsed = 0:0:32:05 / Thu Apr 12 23:20:36 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2147000  inst.: 183016137 (ipc=85.2) sim_rate=95023 (inst/sec) elapsed = 0:0:32:06 / Thu Apr 12 23:20:37 2018
GPGPU-Sim uArch: cycles simulated: 2148000  inst.: 183089822 (ipc=85.2) sim_rate=95012 (inst/sec) elapsed = 0:0:32:07 / Thu Apr 12 23:20:38 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2149500  inst.: 183221970 (ipc=85.2) sim_rate=95032 (inst/sec) elapsed = 0:0:32:08 / Thu Apr 12 23:20:39 2018
GPGPU-Sim uArch: cycles simulated: 2150500  inst.: 183301862 (ipc=85.2) sim_rate=95024 (inst/sec) elapsed = 0:0:32:09 / Thu Apr 12 23:20:40 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2151500  inst.: 183381145 (ipc=85.2) sim_rate=95016 (inst/sec) elapsed = 0:0:32:10 / Thu Apr 12 23:20:41 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(4,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2153000  inst.: 183497842 (ipc=85.2) sim_rate=95027 (inst/sec) elapsed = 0:0:32:11 / Thu Apr 12 23:20:42 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(5,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2154000  inst.: 183583472 (ipc=85.2) sim_rate=95022 (inst/sec) elapsed = 0:0:32:12 / Thu Apr 12 23:20:43 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(6,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2155000  inst.: 183669734 (ipc=85.2) sim_rate=95017 (inst/sec) elapsed = 0:0:32:13 / Thu Apr 12 23:20:44 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(5,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2156500  inst.: 183784230 (ipc=85.2) sim_rate=95028 (inst/sec) elapsed = 0:0:32:14 / Thu Apr 12 23:20:45 2018
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2157500  inst.: 183862466 (ipc=85.2) sim_rate=95019 (inst/sec) elapsed = 0:0:32:15 / Thu Apr 12 23:20:46 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(4,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2158500  inst.: 183943699 (ipc=85.2) sim_rate=95012 (inst/sec) elapsed = 0:0:32:16 / Thu Apr 12 23:20:47 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(1,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2160000  inst.: 184056105 (ipc=85.2) sim_rate=95021 (inst/sec) elapsed = 0:0:32:17 / Thu Apr 12 23:20:48 2018
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2161000  inst.: 184137330 (ipc=85.2) sim_rate=95014 (inst/sec) elapsed = 0:0:32:18 / Thu Apr 12 23:20:49 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(4,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2162000  inst.: 184220583 (ipc=85.2) sim_rate=95008 (inst/sec) elapsed = 0:0:32:19 / Thu Apr 12 23:20:50 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(4,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2163500  inst.: 184345783 (ipc=85.2) sim_rate=95023 (inst/sec) elapsed = 0:0:32:20 / Thu Apr 12 23:20:51 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(5,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2164500  inst.: 184421978 (ipc=85.2) sim_rate=95013 (inst/sec) elapsed = 0:0:32:21 / Thu Apr 12 23:20:52 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2165500  inst.: 184498521 (ipc=85.2) sim_rate=95004 (inst/sec) elapsed = 0:0:32:22 / Thu Apr 12 23:20:53 2018
GPGPU-Sim uArch: cycles simulated: 2166500  inst.: 184575501 (ipc=85.2) sim_rate=94995 (inst/sec) elapsed = 0:0:32:23 / Thu Apr 12 23:20:54 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(4,6,0) tid=(0,1,0)
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(1,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2168000  inst.: 184696801 (ipc=85.2) sim_rate=95008 (inst/sec) elapsed = 0:0:32:24 / Thu Apr 12 23:20:55 2018
GPGPU-Sim uArch: cycles simulated: 2169000  inst.: 184771400 (ipc=85.2) sim_rate=94998 (inst/sec) elapsed = 0:0:32:25 / Thu Apr 12 23:20:56 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2170000  inst.: 184857564 (ipc=85.2) sim_rate=94993 (inst/sec) elapsed = 0:0:32:26 / Thu Apr 12 23:20:57 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2171500  inst.: 184975584 (ipc=85.2) sim_rate=95005 (inst/sec) elapsed = 0:0:32:27 / Thu Apr 12 23:20:58 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2172500  inst.: 185055945 (ipc=85.2) sim_rate=94997 (inst/sec) elapsed = 0:0:32:28 / Thu Apr 12 23:20:59 2018
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(8,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2173500  inst.: 185135323 (ipc=85.2) sim_rate=94989 (inst/sec) elapsed = 0:0:32:29 / Thu Apr 12 23:21:00 2018
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(2,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2175000  inst.: 185246392 (ipc=85.2) sim_rate=94998 (inst/sec) elapsed = 0:0:32:30 / Thu Apr 12 23:21:01 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(7,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2176000  inst.: 185318848 (ipc=85.2) sim_rate=94986 (inst/sec) elapsed = 0:0:32:31 / Thu Apr 12 23:21:02 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(7,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2177000  inst.: 185398506 (ipc=85.2) sim_rate=94978 (inst/sec) elapsed = 0:0:32:32 / Thu Apr 12 23:21:03 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(8,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2178500  inst.: 185507064 (ipc=85.2) sim_rate=94985 (inst/sec) elapsed = 0:0:32:33 / Thu Apr 12 23:21:04 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2179500  inst.: 185587198 (ipc=85.2) sim_rate=94978 (inst/sec) elapsed = 0:0:32:34 / Thu Apr 12 23:21:05 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(7,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2180500  inst.: 185674739 (ipc=85.2) sim_rate=94974 (inst/sec) elapsed = 0:0:32:35 / Thu Apr 12 23:21:06 2018
GPGPU-Sim uArch: cycles simulated: 2181500  inst.: 185752371 (ipc=85.1) sim_rate=94965 (inst/sec) elapsed = 0:0:32:36 / Thu Apr 12 23:21:07 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(5,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(8,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2183000  inst.: 185890170 (ipc=85.2) sim_rate=94987 (inst/sec) elapsed = 0:0:32:37 / Thu Apr 12 23:21:08 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(3,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2184000  inst.: 185972705 (ipc=85.2) sim_rate=94980 (inst/sec) elapsed = 0:0:32:38 / Thu Apr 12 23:21:09 2018
GPGPU-Sim uArch: cycles simulated: 2185000  inst.: 186053677 (ipc=85.2) sim_rate=94973 (inst/sec) elapsed = 0:0:32:39 / Thu Apr 12 23:21:10 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2186000  inst.: 186136442 (ipc=85.1) sim_rate=94967 (inst/sec) elapsed = 0:0:32:40 / Thu Apr 12 23:21:11 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2187500  inst.: 186249355 (ipc=85.1) sim_rate=94976 (inst/sec) elapsed = 0:0:32:41 / Thu Apr 12 23:21:12 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2188500  inst.: 186335146 (ipc=85.1) sim_rate=94972 (inst/sec) elapsed = 0:0:32:42 / Thu Apr 12 23:21:13 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2189500  inst.: 186419791 (ipc=85.1) sim_rate=94966 (inst/sec) elapsed = 0:0:32:43 / Thu Apr 12 23:21:14 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(7,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2190500  inst.: 186494702 (ipc=85.1) sim_rate=94956 (inst/sec) elapsed = 0:0:32:44 / Thu Apr 12 23:21:15 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2192000  inst.: 186616361 (ipc=85.1) sim_rate=94970 (inst/sec) elapsed = 0:0:32:45 / Thu Apr 12 23:21:16 2018
GPGPU-Sim uArch: cycles simulated: 2192500  inst.: 186655699 (ipc=85.1) sim_rate=94941 (inst/sec) elapsed = 0:0:32:46 / Thu Apr 12 23:21:17 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2193500  inst.: 186738792 (ipc=85.1) sim_rate=94935 (inst/sec) elapsed = 0:0:32:47 / Thu Apr 12 23:21:18 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2195000  inst.: 186866754 (ipc=85.1) sim_rate=94952 (inst/sec) elapsed = 0:0:32:48 / Thu Apr 12 23:21:19 2018
GPGPU-Sim uArch: cycles simulated: 2196000  inst.: 186949200 (ipc=85.1) sim_rate=94946 (inst/sec) elapsed = 0:0:32:49 / Thu Apr 12 23:21:20 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2197000  inst.: 187029580 (ipc=85.1) sim_rate=94938 (inst/sec) elapsed = 0:0:32:50 / Thu Apr 12 23:21:21 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(8,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2198500  inst.: 187144471 (ipc=85.1) sim_rate=94948 (inst/sec) elapsed = 0:0:32:51 / Thu Apr 12 23:21:22 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2199500  inst.: 187218400 (ipc=85.1) sim_rate=94938 (inst/sec) elapsed = 0:0:32:52 / Thu Apr 12 23:21:23 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2200500  inst.: 187296005 (ipc=85.1) sim_rate=94929 (inst/sec) elapsed = 0:0:32:53 / Thu Apr 12 23:21:24 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2201500  inst.: 187375242 (ipc=85.1) sim_rate=94921 (inst/sec) elapsed = 0:0:32:54 / Thu Apr 12 23:21:25 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2203000  inst.: 187484505 (ipc=85.1) sim_rate=94928 (inst/sec) elapsed = 0:0:32:55 / Thu Apr 12 23:21:26 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2204000  inst.: 187560747 (ipc=85.1) sim_rate=94919 (inst/sec) elapsed = 0:0:32:56 / Thu Apr 12 23:21:27 2018
GPGPU-Sim uArch: cycles simulated: 2205000  inst.: 187641568 (ipc=85.1) sim_rate=94912 (inst/sec) elapsed = 0:0:32:57 / Thu Apr 12 23:21:28 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2206000  inst.: 187709027 (ipc=85.1) sim_rate=94898 (inst/sec) elapsed = 0:0:32:58 / Thu Apr 12 23:21:29 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2207500  inst.: 187812024 (ipc=85.1) sim_rate=94902 (inst/sec) elapsed = 0:0:32:59 / Thu Apr 12 23:21:30 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2208500  inst.: 187883747 (ipc=85.1) sim_rate=94890 (inst/sec) elapsed = 0:0:33:00 / Thu Apr 12 23:21:31 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2210000  inst.: 188001415 (ipc=85.1) sim_rate=94902 (inst/sec) elapsed = 0:0:33:01 / Thu Apr 12 23:21:32 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2211000  inst.: 188077368 (ipc=85.1) sim_rate=94892 (inst/sec) elapsed = 0:0:33:02 / Thu Apr 12 23:21:33 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2212000  inst.: 188156598 (ipc=85.1) sim_rate=94884 (inst/sec) elapsed = 0:0:33:03 / Thu Apr 12 23:21:34 2018
GPGPU-Sim uArch: cycles simulated: 2213000  inst.: 188231083 (ipc=85.1) sim_rate=94874 (inst/sec) elapsed = 0:0:33:04 / Thu Apr 12 23:21:35 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(8,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2214000  inst.: 188303252 (ipc=85.1) sim_rate=94863 (inst/sec) elapsed = 0:0:33:05 / Thu Apr 12 23:21:36 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(4,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2215000  inst.: 188377241 (ipc=85.0) sim_rate=94852 (inst/sec) elapsed = 0:0:33:06 / Thu Apr 12 23:21:37 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(7,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2216000  inst.: 188452458 (ipc=85.0) sim_rate=94842 (inst/sec) elapsed = 0:0:33:07 / Thu Apr 12 23:21:38 2018
GPGPU-Sim uArch: cycles simulated: 2217000  inst.: 188525114 (ipc=85.0) sim_rate=94831 (inst/sec) elapsed = 0:0:33:08 / Thu Apr 12 23:21:39 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(2,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2218500  inst.: 188645544 (ipc=85.0) sim_rate=94844 (inst/sec) elapsed = 0:0:33:09 / Thu Apr 12 23:21:40 2018
GPGPU-Sim uArch: cycles simulated: 2219500  inst.: 188723629 (ipc=85.0) sim_rate=94835 (inst/sec) elapsed = 0:0:33:10 / Thu Apr 12 23:21:41 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2220500  inst.: 188796326 (ipc=85.0) sim_rate=94824 (inst/sec) elapsed = 0:0:33:11 / Thu Apr 12 23:21:42 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2222000  inst.: 188917713 (ipc=85.0) sim_rate=94838 (inst/sec) elapsed = 0:0:33:12 / Thu Apr 12 23:21:43 2018
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2223000  inst.: 188990989 (ipc=85.0) sim_rate=94827 (inst/sec) elapsed = 0:0:33:13 / Thu Apr 12 23:21:44 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2224000  inst.: 189066708 (ipc=85.0) sim_rate=94817 (inst/sec) elapsed = 0:0:33:14 / Thu Apr 12 23:21:45 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2225000  inst.: 189141700 (ipc=85.0) sim_rate=94807 (inst/sec) elapsed = 0:0:33:15 / Thu Apr 12 23:21:46 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(8,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2226500  inst.: 189258674 (ipc=85.0) sim_rate=94818 (inst/sec) elapsed = 0:0:33:16 / Thu Apr 12 23:21:47 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2227500  inst.: 189331940 (ipc=85.0) sim_rate=94808 (inst/sec) elapsed = 0:0:33:17 / Thu Apr 12 23:21:48 2018
GPGPU-Sim uArch: cycles simulated: 2228500  inst.: 189404561 (ipc=85.0) sim_rate=94797 (inst/sec) elapsed = 0:0:33:18 / Thu Apr 12 23:21:49 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2229500  inst.: 189486505 (ipc=85.0) sim_rate=94790 (inst/sec) elapsed = 0:0:33:19 / Thu Apr 12 23:21:50 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2231000  inst.: 189592325 (ipc=85.0) sim_rate=94796 (inst/sec) elapsed = 0:0:33:20 / Thu Apr 12 23:21:51 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2232000  inst.: 189668314 (ipc=85.0) sim_rate=94786 (inst/sec) elapsed = 0:0:33:21 / Thu Apr 12 23:21:52 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(1,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2233000  inst.: 189742078 (ipc=85.0) sim_rate=94776 (inst/sec) elapsed = 0:0:33:22 / Thu Apr 12 23:21:53 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2234500  inst.: 189854926 (ipc=85.0) sim_rate=94785 (inst/sec) elapsed = 0:0:33:23 / Thu Apr 12 23:21:54 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2235500  inst.: 189931422 (ipc=85.0) sim_rate=94776 (inst/sec) elapsed = 0:0:33:24 / Thu Apr 12 23:21:55 2018
GPGPU-Sim uArch: cycles simulated: 2236500  inst.: 190006500 (ipc=85.0) sim_rate=94766 (inst/sec) elapsed = 0:0:33:25 / Thu Apr 12 23:21:56 2018
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(5,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2237500  inst.: 190081848 (ipc=85.0) sim_rate=94756 (inst/sec) elapsed = 0:0:33:26 / Thu Apr 12 23:21:57 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(2,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2238500  inst.: 190154199 (ipc=84.9) sim_rate=94745 (inst/sec) elapsed = 0:0:33:27 / Thu Apr 12 23:21:58 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2240000  inst.: 190269101 (ipc=84.9) sim_rate=94755 (inst/sec) elapsed = 0:0:33:28 / Thu Apr 12 23:21:59 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(6,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2241000  inst.: 190349397 (ipc=84.9) sim_rate=94748 (inst/sec) elapsed = 0:0:33:29 / Thu Apr 12 23:22:00 2018
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2242000  inst.: 190422519 (ipc=84.9) sim_rate=94737 (inst/sec) elapsed = 0:0:33:30 / Thu Apr 12 23:22:01 2018
GPGPU-Sim uArch: cycles simulated: 2243000  inst.: 190493653 (ipc=84.9) sim_rate=94725 (inst/sec) elapsed = 0:0:33:31 / Thu Apr 12 23:22:02 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(6,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2244500  inst.: 190604906 (ipc=84.9) sim_rate=94734 (inst/sec) elapsed = 0:0:33:32 / Thu Apr 12 23:22:03 2018
GPGPU-Sim uArch: cycles simulated: 2245000  inst.: 190641829 (ipc=84.9) sim_rate=94705 (inst/sec) elapsed = 0:0:33:33 / Thu Apr 12 23:22:04 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(4,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2246500  inst.: 190752963 (ipc=84.9) sim_rate=94713 (inst/sec) elapsed = 0:0:33:34 / Thu Apr 12 23:22:05 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2247500  inst.: 190825264 (ipc=84.9) sim_rate=94702 (inst/sec) elapsed = 0:0:33:35 / Thu Apr 12 23:22:06 2018
GPGPU-Sim uArch: cycles simulated: 2248500  inst.: 190897078 (ipc=84.9) sim_rate=94691 (inst/sec) elapsed = 0:0:33:36 / Thu Apr 12 23:22:07 2018
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2249500  inst.: 190978442 (ipc=84.9) sim_rate=94684 (inst/sec) elapsed = 0:0:33:37 / Thu Apr 12 23:22:08 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2250500  inst.: 191060160 (ipc=84.9) sim_rate=94677 (inst/sec) elapsed = 0:0:33:38 / Thu Apr 12 23:22:09 2018
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(3,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2251500  inst.: 191141143 (ipc=84.9) sim_rate=94671 (inst/sec) elapsed = 0:0:33:39 / Thu Apr 12 23:22:10 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2252500  inst.: 191217829 (ipc=84.9) sim_rate=94662 (inst/sec) elapsed = 0:0:33:40 / Thu Apr 12 23:22:11 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2254000  inst.: 191327130 (ipc=84.9) sim_rate=94669 (inst/sec) elapsed = 0:0:33:41 / Thu Apr 12 23:22:12 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2255000  inst.: 191406197 (ipc=84.9) sim_rate=94661 (inst/sec) elapsed = 0:0:33:42 / Thu Apr 12 23:22:13 2018
GPGPU-Sim uArch: cycles simulated: 2256000  inst.: 191483948 (ipc=84.9) sim_rate=94653 (inst/sec) elapsed = 0:0:33:43 / Thu Apr 12 23:22:14 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2257500  inst.: 191609879 (ipc=84.9) sim_rate=94668 (inst/sec) elapsed = 0:0:33:44 / Thu Apr 12 23:22:15 2018
GPGPU-Sim uArch: cycles simulated: 2258500  inst.: 191688532 (ipc=84.9) sim_rate=94661 (inst/sec) elapsed = 0:0:33:45 / Thu Apr 12 23:22:16 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2259500  inst.: 191768617 (ipc=84.9) sim_rate=94653 (inst/sec) elapsed = 0:0:33:46 / Thu Apr 12 23:22:17 2018
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(3,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2260500  inst.: 191846502 (ipc=84.9) sim_rate=94645 (inst/sec) elapsed = 0:0:33:47 / Thu Apr 12 23:22:18 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2261500  inst.: 191914985 (ipc=84.9) sim_rate=94632 (inst/sec) elapsed = 0:0:33:48 / Thu Apr 12 23:22:19 2018
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2263000  inst.: 192028036 (ipc=84.9) sim_rate=94641 (inst/sec) elapsed = 0:0:33:49 / Thu Apr 12 23:22:20 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(7,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2264000  inst.: 192100991 (ipc=84.9) sim_rate=94631 (inst/sec) elapsed = 0:0:33:50 / Thu Apr 12 23:22:21 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2265000  inst.: 192183634 (ipc=84.8) sim_rate=94625 (inst/sec) elapsed = 0:0:33:51 / Thu Apr 12 23:22:22 2018
GPGPU-Sim uArch: cycles simulated: 2266000  inst.: 192254715 (ipc=84.8) sim_rate=94613 (inst/sec) elapsed = 0:0:33:52 / Thu Apr 12 23:22:23 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2267500  inst.: 192370086 (ipc=84.8) sim_rate=94623 (inst/sec) elapsed = 0:0:33:53 / Thu Apr 12 23:22:24 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(6,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2268500  inst.: 192445369 (ipc=84.8) sim_rate=94614 (inst/sec) elapsed = 0:0:33:54 / Thu Apr 12 23:22:25 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(6,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2270000  inst.: 192561415 (ipc=84.8) sim_rate=94624 (inst/sec) elapsed = 0:0:33:55 / Thu Apr 12 23:22:26 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2271000  inst.: 192639024 (ipc=84.8) sim_rate=94616 (inst/sec) elapsed = 0:0:33:56 / Thu Apr 12 23:22:27 2018
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2272000  inst.: 192715721 (ipc=84.8) sim_rate=94607 (inst/sec) elapsed = 0:0:33:57 / Thu Apr 12 23:22:28 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2273500  inst.: 192830118 (ipc=84.8) sim_rate=94617 (inst/sec) elapsed = 0:0:33:58 / Thu Apr 12 23:22:29 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2274500  inst.: 192904244 (ipc=84.8) sim_rate=94607 (inst/sec) elapsed = 0:0:33:59 / Thu Apr 12 23:22:30 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(3,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2276000  inst.: 193024006 (ipc=84.8) sim_rate=94619 (inst/sec) elapsed = 0:0:34:00 / Thu Apr 12 23:22:31 2018
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(6,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2277000  inst.: 193106692 (ipc=84.8) sim_rate=94613 (inst/sec) elapsed = 0:0:34:01 / Thu Apr 12 23:22:32 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2278000  inst.: 193179273 (ipc=84.8) sim_rate=94602 (inst/sec) elapsed = 0:0:34:02 / Thu Apr 12 23:22:33 2018
GPGPU-Sim uArch: cycles simulated: 2279000  inst.: 193259705 (ipc=84.8) sim_rate=94596 (inst/sec) elapsed = 0:0:34:03 / Thu Apr 12 23:22:34 2018
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(0,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2280500  inst.: 193376758 (ipc=84.8) sim_rate=94607 (inst/sec) elapsed = 0:0:34:04 / Thu Apr 12 23:22:35 2018
GPGPU-Sim uArch: cycles simulated: 2281500  inst.: 193457833 (ipc=84.8) sim_rate=94600 (inst/sec) elapsed = 0:0:34:05 / Thu Apr 12 23:22:36 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2282500  inst.: 193537615 (ipc=84.8) sim_rate=94593 (inst/sec) elapsed = 0:0:34:06 / Thu Apr 12 23:22:37 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2283500  inst.: 193617587 (ipc=84.8) sim_rate=94586 (inst/sec) elapsed = 0:0:34:07 / Thu Apr 12 23:22:38 2018
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2284500  inst.: 193699254 (ipc=84.8) sim_rate=94579 (inst/sec) elapsed = 0:0:34:08 / Thu Apr 12 23:22:39 2018
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2286000  inst.: 193811300 (ipc=84.8) sim_rate=94588 (inst/sec) elapsed = 0:0:34:09 / Thu Apr 12 23:22:40 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(5,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2287000  inst.: 193892714 (ipc=84.8) sim_rate=94581 (inst/sec) elapsed = 0:0:34:10 / Thu Apr 12 23:22:41 2018
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2288000  inst.: 193975781 (ipc=84.8) sim_rate=94576 (inst/sec) elapsed = 0:0:34:11 / Thu Apr 12 23:22:42 2018
GPGPU-Sim uArch: cycles simulated: 2289000  inst.: 194049454 (ipc=84.8) sim_rate=94566 (inst/sec) elapsed = 0:0:34:12 / Thu Apr 12 23:22:43 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(8,5,0) tid=(1,1,0)
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2290500  inst.: 194160094 (ipc=84.8) sim_rate=94573 (inst/sec) elapsed = 0:0:34:13 / Thu Apr 12 23:22:44 2018
GPGPU-Sim uArch: cycles simulated: 2291500  inst.: 194229668 (ipc=84.8) sim_rate=94561 (inst/sec) elapsed = 0:0:34:14 / Thu Apr 12 23:22:45 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2292500  inst.: 194303127 (ipc=84.8) sim_rate=94551 (inst/sec) elapsed = 0:0:34:15 / Thu Apr 12 23:22:46 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2293500  inst.: 194379088 (ipc=84.8) sim_rate=94542 (inst/sec) elapsed = 0:0:34:16 / Thu Apr 12 23:22:47 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2295000  inst.: 194487251 (ipc=84.7) sim_rate=94548 (inst/sec) elapsed = 0:0:34:17 / Thu Apr 12 23:22:48 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(1,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2296000  inst.: 194561542 (ipc=84.7) sim_rate=94539 (inst/sec) elapsed = 0:0:34:18 / Thu Apr 12 23:22:49 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(8,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2297500  inst.: 194668049 (ipc=84.7) sim_rate=94544 (inst/sec) elapsed = 0:0:34:19 / Thu Apr 12 23:22:50 2018
GPGPU-Sim uArch: cycles simulated: 2298500  inst.: 194740792 (ipc=84.7) sim_rate=94534 (inst/sec) elapsed = 0:0:34:20 / Thu Apr 12 23:22:51 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2299500  inst.: 194817686 (ipc=84.7) sim_rate=94525 (inst/sec) elapsed = 0:0:34:21 / Thu Apr 12 23:22:52 2018
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2301000  inst.: 194931700 (ipc=84.7) sim_rate=94535 (inst/sec) elapsed = 0:0:34:22 / Thu Apr 12 23:22:53 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2302000  inst.: 195004777 (ipc=84.7) sim_rate=94524 (inst/sec) elapsed = 0:0:34:23 / Thu Apr 12 23:22:54 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2303000  inst.: 195084819 (ipc=84.7) sim_rate=94517 (inst/sec) elapsed = 0:0:34:24 / Thu Apr 12 23:22:55 2018
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2304000  inst.: 195154133 (ipc=84.7) sim_rate=94505 (inst/sec) elapsed = 0:0:34:25 / Thu Apr 12 23:22:56 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2305500  inst.: 195267358 (ipc=84.7) sim_rate=94514 (inst/sec) elapsed = 0:0:34:26 / Thu Apr 12 23:22:57 2018
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(1,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2306500  inst.: 195340040 (ipc=84.7) sim_rate=94504 (inst/sec) elapsed = 0:0:34:27 / Thu Apr 12 23:22:58 2018
GPGPU-Sim uArch: cycles simulated: 2307500  inst.: 195411419 (ipc=84.7) sim_rate=94492 (inst/sec) elapsed = 0:0:34:28 / Thu Apr 12 23:22:59 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2308500  inst.: 195483909 (ipc=84.7) sim_rate=94482 (inst/sec) elapsed = 0:0:34:29 / Thu Apr 12 23:23:00 2018
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2309500  inst.: 195558549 (ipc=84.7) sim_rate=94472 (inst/sec) elapsed = 0:0:34:30 / Thu Apr 12 23:23:01 2018
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(7,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2311000  inst.: 195670642 (ipc=84.7) sim_rate=94481 (inst/sec) elapsed = 0:0:34:31 / Thu Apr 12 23:23:02 2018
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2312000  inst.: 195736704 (ipc=84.7) sim_rate=94467 (inst/sec) elapsed = 0:0:34:32 / Thu Apr 12 23:23:03 2018
GPGPU-Sim uArch: cycles simulated: 2313000  inst.: 195818040 (ipc=84.7) sim_rate=94461 (inst/sec) elapsed = 0:0:34:33 / Thu Apr 12 23:23:04 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2314000  inst.: 195904684 (ipc=84.7) sim_rate=94457 (inst/sec) elapsed = 0:0:34:34 / Thu Apr 12 23:23:05 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2315500  inst.: 196008419 (ipc=84.7) sim_rate=94461 (inst/sec) elapsed = 0:0:34:35 / Thu Apr 12 23:23:06 2018
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2316500  inst.: 196091962 (ipc=84.7) sim_rate=94456 (inst/sec) elapsed = 0:0:34:36 / Thu Apr 12 23:23:07 2018
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2318000  inst.: 196205628 (ipc=84.6) sim_rate=94465 (inst/sec) elapsed = 0:0:34:37 / Thu Apr 12 23:23:08 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2319000  inst.: 196276415 (ipc=84.6) sim_rate=94454 (inst/sec) elapsed = 0:0:34:38 / Thu Apr 12 23:23:09 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2320000  inst.: 196354395 (ipc=84.6) sim_rate=94446 (inst/sec) elapsed = 0:0:34:39 / Thu Apr 12 23:23:10 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(0,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2321500  inst.: 196467741 (ipc=84.6) sim_rate=94455 (inst/sec) elapsed = 0:0:34:40 / Thu Apr 12 23:23:11 2018
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(1,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2322500  inst.: 196542904 (ipc=84.6) sim_rate=94446 (inst/sec) elapsed = 0:0:34:41 / Thu Apr 12 23:23:12 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2324000  inst.: 196639850 (ipc=84.6) sim_rate=94447 (inst/sec) elapsed = 0:0:34:42 / Thu Apr 12 23:23:13 2018
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2325000  inst.: 196715693 (ipc=84.6) sim_rate=94438 (inst/sec) elapsed = 0:0:34:43 / Thu Apr 12 23:23:14 2018
GPGPU-Sim uArch: cycles simulated: 2326000  inst.: 196789885 (ipc=84.6) sim_rate=94428 (inst/sec) elapsed = 0:0:34:44 / Thu Apr 12 23:23:15 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2327500  inst.: 196912739 (ipc=84.6) sim_rate=94442 (inst/sec) elapsed = 0:0:34:45 / Thu Apr 12 23:23:16 2018
GPGPU-Sim uArch: cycles simulated: 2328500  inst.: 196993018 (ipc=84.6) sim_rate=94435 (inst/sec) elapsed = 0:0:34:46 / Thu Apr 12 23:23:17 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2330000  inst.: 197103543 (ipc=84.6) sim_rate=94443 (inst/sec) elapsed = 0:0:34:47 / Thu Apr 12 23:23:18 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(2,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2331000  inst.: 197175428 (ipc=84.6) sim_rate=94432 (inst/sec) elapsed = 0:0:34:48 / Thu Apr 12 23:23:19 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2332000  inst.: 197242452 (ipc=84.6) sim_rate=94419 (inst/sec) elapsed = 0:0:34:49 / Thu Apr 12 23:23:20 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2333000  inst.: 197319691 (ipc=84.6) sim_rate=94411 (inst/sec) elapsed = 0:0:34:50 / Thu Apr 12 23:23:21 2018
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2334500  inst.: 197427343 (ipc=84.6) sim_rate=94417 (inst/sec) elapsed = 0:0:34:51 / Thu Apr 12 23:23:22 2018
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(6,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2335500  inst.: 197510494 (ipc=84.6) sim_rate=94412 (inst/sec) elapsed = 0:0:34:52 / Thu Apr 12 23:23:23 2018
GPGPU-Sim uArch: cycles simulated: 2336500  inst.: 197581607 (ipc=84.6) sim_rate=94401 (inst/sec) elapsed = 0:0:34:53 / Thu Apr 12 23:23:24 2018
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2337500  inst.: 197654741 (ipc=84.6) sim_rate=94390 (inst/sec) elapsed = 0:0:34:54 / Thu Apr 12 23:23:25 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2338500  inst.: 197732970 (ipc=84.6) sim_rate=94383 (inst/sec) elapsed = 0:0:34:55 / Thu Apr 12 23:23:26 2018
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(5,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2339500  inst.: 197811304 (ipc=84.6) sim_rate=94375 (inst/sec) elapsed = 0:0:34:56 / Thu Apr 12 23:23:27 2018
GPGPU-Sim uArch: cycles simulated: 2340500  inst.: 197881576 (ipc=84.5) sim_rate=94364 (inst/sec) elapsed = 0:0:34:57 / Thu Apr 12 23:23:28 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(5,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2342000  inst.: 197998575 (ipc=84.5) sim_rate=94374 (inst/sec) elapsed = 0:0:34:58 / Thu Apr 12 23:23:29 2018
GPGPU-Sim uArch: cycles simulated: 2343000  inst.: 198077558 (ipc=84.5) sim_rate=94367 (inst/sec) elapsed = 0:0:34:59 / Thu Apr 12 23:23:30 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2344000  inst.: 198151961 (ipc=84.5) sim_rate=94358 (inst/sec) elapsed = 0:0:35:00 / Thu Apr 12 23:23:31 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(4,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2345500  inst.: 198264152 (ipc=84.5) sim_rate=94366 (inst/sec) elapsed = 0:0:35:01 / Thu Apr 12 23:23:32 2018
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2346500  inst.: 198326544 (ipc=84.5) sim_rate=94351 (inst/sec) elapsed = 0:0:35:02 / Thu Apr 12 23:23:33 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2347500  inst.: 198401343 (ipc=84.5) sim_rate=94342 (inst/sec) elapsed = 0:0:35:03 / Thu Apr 12 23:23:34 2018
GPGPU-Sim uArch: cycles simulated: 2348500  inst.: 198476885 (ipc=84.5) sim_rate=94333 (inst/sec) elapsed = 0:0:35:04 / Thu Apr 12 23:23:35 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2349500  inst.: 198558080 (ipc=84.5) sim_rate=94326 (inst/sec) elapsed = 0:0:35:05 / Thu Apr 12 23:23:36 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2351000  inst.: 198673194 (ipc=84.5) sim_rate=94336 (inst/sec) elapsed = 0:0:35:06 / Thu Apr 12 23:23:37 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2352000  inst.: 198747504 (ipc=84.5) sim_rate=94327 (inst/sec) elapsed = 0:0:35:07 / Thu Apr 12 23:23:38 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2353000  inst.: 198830140 (ipc=84.5) sim_rate=94321 (inst/sec) elapsed = 0:0:35:08 / Thu Apr 12 23:23:39 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2354500  inst.: 198946540 (ipc=84.5) sim_rate=94332 (inst/sec) elapsed = 0:0:35:09 / Thu Apr 12 23:23:40 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(0,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2355500  inst.: 199021807 (ipc=84.5) sim_rate=94323 (inst/sec) elapsed = 0:0:35:10 / Thu Apr 12 23:23:41 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2357000  inst.: 199131747 (ipc=84.5) sim_rate=94330 (inst/sec) elapsed = 0:0:35:11 / Thu Apr 12 23:23:42 2018
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2358000  inst.: 199210374 (ipc=84.5) sim_rate=94323 (inst/sec) elapsed = 0:0:35:12 / Thu Apr 12 23:23:43 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2359000  inst.: 199280808 (ipc=84.5) sim_rate=94311 (inst/sec) elapsed = 0:0:35:13 / Thu Apr 12 23:23:44 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2360500  inst.: 199387809 (ipc=84.5) sim_rate=94317 (inst/sec) elapsed = 0:0:35:14 / Thu Apr 12 23:23:45 2018
GPGPU-Sim uArch: cycles simulated: 2361500  inst.: 199458411 (ipc=84.5) sim_rate=94306 (inst/sec) elapsed = 0:0:35:15 / Thu Apr 12 23:23:46 2018
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2363000  inst.: 199565618 (ipc=84.5) sim_rate=94312 (inst/sec) elapsed = 0:0:35:16 / Thu Apr 12 23:23:47 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2364000  inst.: 199634255 (ipc=84.4) sim_rate=94300 (inst/sec) elapsed = 0:0:35:17 / Thu Apr 12 23:23:48 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2365500  inst.: 199741159 (ipc=84.4) sim_rate=94306 (inst/sec) elapsed = 0:0:35:18 / Thu Apr 12 23:23:49 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2366500  inst.: 199814964 (ipc=84.4) sim_rate=94296 (inst/sec) elapsed = 0:0:35:19 / Thu Apr 12 23:23:50 2018
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2368000  inst.: 199915704 (ipc=84.4) sim_rate=94299 (inst/sec) elapsed = 0:0:35:20 / Thu Apr 12 23:23:51 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2369000  inst.: 199982140 (ipc=84.4) sim_rate=94286 (inst/sec) elapsed = 0:0:35:21 / Thu Apr 12 23:23:52 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2370500  inst.: 200085571 (ipc=84.4) sim_rate=94291 (inst/sec) elapsed = 0:0:35:22 / Thu Apr 12 23:23:53 2018
GPGPU-Sim uArch: cycles simulated: 2371500  inst.: 200153905 (ipc=84.4) sim_rate=94278 (inst/sec) elapsed = 0:0:35:23 / Thu Apr 12 23:23:54 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(7,1,0) tid=(4,6,0)
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2373000  inst.: 200264648 (ipc=84.4) sim_rate=94286 (inst/sec) elapsed = 0:0:35:24 / Thu Apr 12 23:23:55 2018
GPGPU-Sim uArch: cycles simulated: 2374000  inst.: 200343141 (ipc=84.4) sim_rate=94279 (inst/sec) elapsed = 0:0:35:25 / Thu Apr 12 23:23:56 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(7,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2375000  inst.: 200419031 (ipc=84.4) sim_rate=94270 (inst/sec) elapsed = 0:0:35:26 / Thu Apr 12 23:23:57 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2376500  inst.: 200534063 (ipc=84.4) sim_rate=94280 (inst/sec) elapsed = 0:0:35:27 / Thu Apr 12 23:23:58 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2377500  inst.: 200607288 (ipc=84.4) sim_rate=94270 (inst/sec) elapsed = 0:0:35:28 / Thu Apr 12 23:23:59 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(3,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2378500  inst.: 200677202 (ipc=84.4) sim_rate=94258 (inst/sec) elapsed = 0:0:35:29 / Thu Apr 12 23:24:00 2018
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2380000  inst.: 200779780 (ipc=84.4) sim_rate=94262 (inst/sec) elapsed = 0:0:35:30 / Thu Apr 12 23:24:01 2018
GPGPU-Sim uArch: cycles simulated: 2381000  inst.: 200849070 (ipc=84.4) sim_rate=94251 (inst/sec) elapsed = 0:0:35:31 / Thu Apr 12 23:24:02 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2382500  inst.: 200948660 (ipc=84.3) sim_rate=94253 (inst/sec) elapsed = 0:0:35:32 / Thu Apr 12 23:24:03 2018
GPGPU-Sim uArch: cycles simulated: 2383500  inst.: 201017960 (ipc=84.3) sim_rate=94241 (inst/sec) elapsed = 0:0:35:33 / Thu Apr 12 23:24:04 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2384500  inst.: 201090307 (ipc=84.3) sim_rate=94231 (inst/sec) elapsed = 0:0:35:34 / Thu Apr 12 23:24:05 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2386000  inst.: 201197810 (ipc=84.3) sim_rate=94237 (inst/sec) elapsed = 0:0:35:35 / Thu Apr 12 23:24:06 2018
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(7,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2387000  inst.: 201264972 (ipc=84.3) sim_rate=94225 (inst/sec) elapsed = 0:0:35:36 / Thu Apr 12 23:24:07 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2388500  inst.: 201365338 (ipc=84.3) sim_rate=94228 (inst/sec) elapsed = 0:0:35:37 / Thu Apr 12 23:24:08 2018
GPGPU-Sim uArch: cycles simulated: 2389500  inst.: 201431659 (ipc=84.3) sim_rate=94214 (inst/sec) elapsed = 0:0:35:38 / Thu Apr 12 23:24:09 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2390500  inst.: 201506268 (ipc=84.3) sim_rate=94205 (inst/sec) elapsed = 0:0:35:39 / Thu Apr 12 23:24:10 2018
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2392000  inst.: 201624302 (ipc=84.3) sim_rate=94216 (inst/sec) elapsed = 0:0:35:40 / Thu Apr 12 23:24:11 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(0,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2393000  inst.: 201692693 (ipc=84.3) sim_rate=94204 (inst/sec) elapsed = 0:0:35:41 / Thu Apr 12 23:24:12 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(8,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2394500  inst.: 201804625 (ipc=84.3) sim_rate=94213 (inst/sec) elapsed = 0:0:35:42 / Thu Apr 12 23:24:13 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2395500  inst.: 201875075 (ipc=84.3) sim_rate=94202 (inst/sec) elapsed = 0:0:35:43 / Thu Apr 12 23:24:14 2018
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2396500  inst.: 201944796 (ipc=84.3) sim_rate=94190 (inst/sec) elapsed = 0:0:35:44 / Thu Apr 12 23:24:15 2018
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(5,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2398000  inst.: 202049919 (ipc=84.3) sim_rate=94195 (inst/sec) elapsed = 0:0:35:45 / Thu Apr 12 23:24:16 2018
GPGPU-Sim uArch: cycles simulated: 2399000  inst.: 202117497 (ipc=84.3) sim_rate=94183 (inst/sec) elapsed = 0:0:35:46 / Thu Apr 12 23:24:17 2018
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2400000  inst.: 202195125 (ipc=84.2) sim_rate=94175 (inst/sec) elapsed = 0:0:35:47 / Thu Apr 12 23:24:18 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(8,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2401500  inst.: 202317762 (ipc=84.2) sim_rate=94188 (inst/sec) elapsed = 0:0:35:48 / Thu Apr 12 23:24:19 2018
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2402500  inst.: 202399805 (ipc=84.2) sim_rate=94183 (inst/sec) elapsed = 0:0:35:49 / Thu Apr 12 23:24:20 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2403500  inst.: 202470907 (ipc=84.2) sim_rate=94172 (inst/sec) elapsed = 0:0:35:50 / Thu Apr 12 23:24:21 2018
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2405000  inst.: 202584984 (ipc=84.2) sim_rate=94181 (inst/sec) elapsed = 0:0:35:51 / Thu Apr 12 23:24:22 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(7,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2406000  inst.: 202657885 (ipc=84.2) sim_rate=94171 (inst/sec) elapsed = 0:0:35:52 / Thu Apr 12 23:24:23 2018
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2407500  inst.: 202759231 (ipc=84.2) sim_rate=94175 (inst/sec) elapsed = 0:0:35:53 / Thu Apr 12 23:24:24 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(6,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2408500  inst.: 202827945 (ipc=84.2) sim_rate=94163 (inst/sec) elapsed = 0:0:35:54 / Thu Apr 12 23:24:25 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(5,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2410000  inst.: 202946160 (ipc=84.2) sim_rate=94174 (inst/sec) elapsed = 0:0:35:55 / Thu Apr 12 23:24:26 2018
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2411000  inst.: 203019993 (ipc=84.2) sim_rate=94165 (inst/sec) elapsed = 0:0:35:56 / Thu Apr 12 23:24:27 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(7,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2412500  inst.: 203141808 (ipc=84.2) sim_rate=94177 (inst/sec) elapsed = 0:0:35:57 / Thu Apr 12 23:24:28 2018
GPGPU-Sim uArch: cycles simulated: 2413500  inst.: 203206026 (ipc=84.2) sim_rate=94164 (inst/sec) elapsed = 0:0:35:58 / Thu Apr 12 23:24:29 2018
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2414500  inst.: 203278829 (ipc=84.2) sim_rate=94154 (inst/sec) elapsed = 0:0:35:59 / Thu Apr 12 23:24:30 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2416000  inst.: 203402046 (ipc=84.2) sim_rate=94167 (inst/sec) elapsed = 0:0:36:00 / Thu Apr 12 23:24:31 2018
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(1,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2417000  inst.: 203474697 (ipc=84.2) sim_rate=94157 (inst/sec) elapsed = 0:0:36:01 / Thu Apr 12 23:24:32 2018
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2418000  inst.: 203542776 (ipc=84.2) sim_rate=94145 (inst/sec) elapsed = 0:0:36:02 / Thu Apr 12 23:24:33 2018
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2419500  inst.: 203650708 (ipc=84.2) sim_rate=94151 (inst/sec) elapsed = 0:0:36:03 / Thu Apr 12 23:24:34 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2420500  inst.: 203725874 (ipc=84.2) sim_rate=94143 (inst/sec) elapsed = 0:0:36:04 / Thu Apr 12 23:24:35 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(5,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2422000  inst.: 203848974 (ipc=84.2) sim_rate=94156 (inst/sec) elapsed = 0:0:36:05 / Thu Apr 12 23:24:36 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(0,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2423000  inst.: 203917187 (ipc=84.2) sim_rate=94144 (inst/sec) elapsed = 0:0:36:06 / Thu Apr 12 23:24:37 2018
GPGPU-Sim uArch: cycles simulated: 2424000  inst.: 203989108 (ipc=84.2) sim_rate=94134 (inst/sec) elapsed = 0:0:36:07 / Thu Apr 12 23:24:38 2018
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(7,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(2,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2425500  inst.: 204103124 (ipc=84.1) sim_rate=94143 (inst/sec) elapsed = 0:0:36:08 / Thu Apr 12 23:24:39 2018
GPGPU-Sim uArch: cycles simulated: 2426500  inst.: 204176731 (ipc=84.1) sim_rate=94134 (inst/sec) elapsed = 0:0:36:09 / Thu Apr 12 23:24:40 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2428000  inst.: 204283541 (ipc=84.1) sim_rate=94139 (inst/sec) elapsed = 0:0:36:10 / Thu Apr 12 23:24:41 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(3,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2429000  inst.: 204359484 (ipc=84.1) sim_rate=94131 (inst/sec) elapsed = 0:0:36:11 / Thu Apr 12 23:24:42 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2430000  inst.: 204426928 (ipc=84.1) sim_rate=94119 (inst/sec) elapsed = 0:0:36:12 / Thu Apr 12 23:24:43 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2431000  inst.: 204512463 (ipc=84.1) sim_rate=94115 (inst/sec) elapsed = 0:0:36:13 / Thu Apr 12 23:24:44 2018
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2432500  inst.: 204628534 (ipc=84.1) sim_rate=94125 (inst/sec) elapsed = 0:0:36:14 / Thu Apr 12 23:24:45 2018
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(2,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2433500  inst.: 204711915 (ipc=84.1) sim_rate=94120 (inst/sec) elapsed = 0:0:36:15 / Thu Apr 12 23:24:46 2018
GPGPU-Sim uArch: cycles simulated: 2434500  inst.: 204785683 (ipc=84.1) sim_rate=94111 (inst/sec) elapsed = 0:0:36:16 / Thu Apr 12 23:24:47 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2436000  inst.: 204890911 (ipc=84.1) sim_rate=94116 (inst/sec) elapsed = 0:0:36:17 / Thu Apr 12 23:24:48 2018
GPGPU-Sim uArch: cycles simulated: 2437000  inst.: 204967864 (ipc=84.1) sim_rate=94108 (inst/sec) elapsed = 0:0:36:18 / Thu Apr 12 23:24:49 2018
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2438500  inst.: 205081422 (ipc=84.1) sim_rate=94117 (inst/sec) elapsed = 0:0:36:19 / Thu Apr 12 23:24:50 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2439500  inst.: 205151236 (ipc=84.1) sim_rate=94106 (inst/sec) elapsed = 0:0:36:20 / Thu Apr 12 23:24:51 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2441000  inst.: 205272003 (ipc=84.1) sim_rate=94118 (inst/sec) elapsed = 0:0:36:21 / Thu Apr 12 23:24:52 2018
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(3,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2442000  inst.: 205344822 (ipc=84.1) sim_rate=94108 (inst/sec) elapsed = 0:0:36:22 / Thu Apr 12 23:24:53 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2443000  inst.: 205416843 (ipc=84.1) sim_rate=94098 (inst/sec) elapsed = 0:0:36:23 / Thu Apr 12 23:24:54 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2444000  inst.: 205490608 (ipc=84.1) sim_rate=94089 (inst/sec) elapsed = 0:0:36:24 / Thu Apr 12 23:24:55 2018
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2445500  inst.: 205597083 (ipc=84.1) sim_rate=94094 (inst/sec) elapsed = 0:0:36:25 / Thu Apr 12 23:24:56 2018
GPGPU-Sim uArch: cycles simulated: 2446500  inst.: 205670617 (ipc=84.1) sim_rate=94085 (inst/sec) elapsed = 0:0:36:26 / Thu Apr 12 23:24:57 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2448000  inst.: 205786660 (ipc=84.1) sim_rate=94095 (inst/sec) elapsed = 0:0:36:27 / Thu Apr 12 23:24:58 2018
GPGPU-Sim uArch: cycles simulated: 2449000  inst.: 205863866 (ipc=84.1) sim_rate=94087 (inst/sec) elapsed = 0:0:36:28 / Thu Apr 12 23:24:59 2018
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2450500  inst.: 205967627 (ipc=84.1) sim_rate=94092 (inst/sec) elapsed = 0:0:36:29 / Thu Apr 12 23:25:00 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(6,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2451500  inst.: 206038696 (ipc=84.0) sim_rate=94081 (inst/sec) elapsed = 0:0:36:30 / Thu Apr 12 23:25:01 2018
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2452500  inst.: 206115156 (ipc=84.0) sim_rate=94073 (inst/sec) elapsed = 0:0:36:31 / Thu Apr 12 23:25:02 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2454000  inst.: 206237433 (ipc=84.0) sim_rate=94086 (inst/sec) elapsed = 0:0:36:32 / Thu Apr 12 23:25:03 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(3,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2455000  inst.: 206314509 (ipc=84.0) sim_rate=94078 (inst/sec) elapsed = 0:0:36:33 / Thu Apr 12 23:25:04 2018
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2456000  inst.: 206386528 (ipc=84.0) sim_rate=94068 (inst/sec) elapsed = 0:0:36:34 / Thu Apr 12 23:25:05 2018
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(5,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2457500  inst.: 206499053 (ipc=84.0) sim_rate=94077 (inst/sec) elapsed = 0:0:36:35 / Thu Apr 12 23:25:06 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2459000  inst.: 206604609 (ipc=84.0) sim_rate=94082 (inst/sec) elapsed = 0:0:36:36 / Thu Apr 12 23:25:07 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2460000  inst.: 206678074 (ipc=84.0) sim_rate=94072 (inst/sec) elapsed = 0:0:36:37 / Thu Apr 12 23:25:08 2018
GPGPU-Sim uArch: cycles simulated: 2461000  inst.: 206751310 (ipc=84.0) sim_rate=94063 (inst/sec) elapsed = 0:0:36:38 / Thu Apr 12 23:25:09 2018
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2462500  inst.: 206859253 (ipc=84.0) sim_rate=94069 (inst/sec) elapsed = 0:0:36:39 / Thu Apr 12 23:25:10 2018
GPGPU-Sim uArch: cycles simulated: 2463500  inst.: 206934103 (ipc=84.0) sim_rate=94060 (inst/sec) elapsed = 0:0:36:40 / Thu Apr 12 23:25:11 2018
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2465000  inst.: 207035314 (ipc=84.0) sim_rate=94064 (inst/sec) elapsed = 0:0:36:41 / Thu Apr 12 23:25:12 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(2,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2466000  inst.: 207099425 (ipc=84.0) sim_rate=94050 (inst/sec) elapsed = 0:0:36:42 / Thu Apr 12 23:25:13 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2467500  inst.: 207197754 (ipc=84.0) sim_rate=94052 (inst/sec) elapsed = 0:0:36:43 / Thu Apr 12 23:25:14 2018
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2468500  inst.: 207270906 (ipc=84.0) sim_rate=94043 (inst/sec) elapsed = 0:0:36:44 / Thu Apr 12 23:25:15 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2470000  inst.: 207368643 (ipc=84.0) sim_rate=94044 (inst/sec) elapsed = 0:0:36:45 / Thu Apr 12 23:25:16 2018
GPGPU-Sim uArch: cycles simulated: 2471000  inst.: 207435481 (ipc=83.9) sim_rate=94032 (inst/sec) elapsed = 0:0:36:46 / Thu Apr 12 23:25:17 2018
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2472500  inst.: 207535762 (ipc=83.9) sim_rate=94035 (inst/sec) elapsed = 0:0:36:47 / Thu Apr 12 23:25:18 2018
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2473500  inst.: 207607976 (ipc=83.9) sim_rate=94025 (inst/sec) elapsed = 0:0:36:48 / Thu Apr 12 23:25:19 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(1,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2475000  inst.: 207703761 (ipc=83.9) sim_rate=94026 (inst/sec) elapsed = 0:0:36:49 / Thu Apr 12 23:25:20 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2476000  inst.: 207776803 (ipc=83.9) sim_rate=94016 (inst/sec) elapsed = 0:0:36:50 / Thu Apr 12 23:25:21 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2477000  inst.: 207850377 (ipc=83.9) sim_rate=94007 (inst/sec) elapsed = 0:0:36:51 / Thu Apr 12 23:25:22 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2478500  inst.: 207958882 (ipc=83.9) sim_rate=94013 (inst/sec) elapsed = 0:0:36:52 / Thu Apr 12 23:25:23 2018
GPGPU-Sim uArch: cycles simulated: 2479500  inst.: 208031220 (ipc=83.9) sim_rate=94004 (inst/sec) elapsed = 0:0:36:53 / Thu Apr 12 23:25:24 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(8,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2481000  inst.: 208135930 (ipc=83.9) sim_rate=94009 (inst/sec) elapsed = 0:0:36:54 / Thu Apr 12 23:25:25 2018
GPGPU-Sim uArch: cycles simulated: 2482000  inst.: 208201704 (ipc=83.9) sim_rate=93996 (inst/sec) elapsed = 0:0:36:55 / Thu Apr 12 23:25:26 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2483500  inst.: 208297923 (ipc=83.9) sim_rate=93997 (inst/sec) elapsed = 0:0:36:56 / Thu Apr 12 23:25:27 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(5,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2484500  inst.: 208372295 (ipc=83.9) sim_rate=93988 (inst/sec) elapsed = 0:0:36:57 / Thu Apr 12 23:25:28 2018
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(3,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2485500  inst.: 208437986 (ipc=83.9) sim_rate=93975 (inst/sec) elapsed = 0:0:36:58 / Thu Apr 12 23:25:29 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2487000  inst.: 208546892 (ipc=83.9) sim_rate=93982 (inst/sec) elapsed = 0:0:36:59 / Thu Apr 12 23:25:30 2018
GPGPU-Sim uArch: cycles simulated: 2488000  inst.: 208611033 (ipc=83.8) sim_rate=93968 (inst/sec) elapsed = 0:0:37:00 / Thu Apr 12 23:25:31 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2489500  inst.: 208718563 (ipc=83.8) sim_rate=93975 (inst/sec) elapsed = 0:0:37:01 / Thu Apr 12 23:25:32 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2490500  inst.: 208789745 (ipc=83.8) sim_rate=93964 (inst/sec) elapsed = 0:0:37:02 / Thu Apr 12 23:25:33 2018
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2492000  inst.: 208894628 (ipc=83.8) sim_rate=93969 (inst/sec) elapsed = 0:0:37:03 / Thu Apr 12 23:25:34 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2493500  inst.: 209000705 (ipc=83.8) sim_rate=93975 (inst/sec) elapsed = 0:0:37:04 / Thu Apr 12 23:25:35 2018
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(0,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2494500  inst.: 209074705 (ipc=83.8) sim_rate=93966 (inst/sec) elapsed = 0:0:37:05 / Thu Apr 12 23:25:36 2018
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(5,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2496000  inst.: 209178656 (ipc=83.8) sim_rate=93970 (inst/sec) elapsed = 0:0:37:06 / Thu Apr 12 23:25:37 2018
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(4,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2497000  inst.: 209248342 (ipc=83.8) sim_rate=93959 (inst/sec) elapsed = 0:0:37:07 / Thu Apr 12 23:25:38 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2498500  inst.: 209356393 (ipc=83.8) sim_rate=93966 (inst/sec) elapsed = 0:0:37:08 / Thu Apr 12 23:25:39 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2500000  inst.: 209454729 (ipc=83.8) sim_rate=93968 (inst/sec) elapsed = 0:0:37:09 / Thu Apr 12 23:25:40 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2501000  inst.: 209522832 (ipc=83.8) sim_rate=93956 (inst/sec) elapsed = 0:0:37:10 / Thu Apr 12 23:25:41 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2502500  inst.: 209627108 (ipc=83.8) sim_rate=93961 (inst/sec) elapsed = 0:0:37:11 / Thu Apr 12 23:25:42 2018
GPGPU-Sim uArch: cycles simulated: 2503500  inst.: 209699723 (ipc=83.8) sim_rate=93951 (inst/sec) elapsed = 0:0:37:12 / Thu Apr 12 23:25:43 2018
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2504500  inst.: 209772211 (ipc=83.8) sim_rate=93941 (inst/sec) elapsed = 0:0:37:13 / Thu Apr 12 23:25:44 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(8,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2506000  inst.: 209885254 (ipc=83.8) sim_rate=93950 (inst/sec) elapsed = 0:0:37:14 / Thu Apr 12 23:25:45 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2507000  inst.: 209954719 (ipc=83.7) sim_rate=93939 (inst/sec) elapsed = 0:0:37:15 / Thu Apr 12 23:25:46 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2508500  inst.: 210072959 (ipc=83.7) sim_rate=93950 (inst/sec) elapsed = 0:0:37:16 / Thu Apr 12 23:25:47 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2509500  inst.: 210139756 (ipc=83.7) sim_rate=93938 (inst/sec) elapsed = 0:0:37:17 / Thu Apr 12 23:25:48 2018
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2510500  inst.: 210220422 (ipc=83.7) sim_rate=93932 (inst/sec) elapsed = 0:0:37:18 / Thu Apr 12 23:25:49 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2512000  inst.: 210335650 (ipc=83.7) sim_rate=93941 (inst/sec) elapsed = 0:0:37:19 / Thu Apr 12 23:25:50 2018
GPGPU-Sim uArch: cycles simulated: 2513000  inst.: 210399535 (ipc=83.7) sim_rate=93928 (inst/sec) elapsed = 0:0:37:20 / Thu Apr 12 23:25:51 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2514000  inst.: 210479413 (ipc=83.7) sim_rate=93922 (inst/sec) elapsed = 0:0:37:21 / Thu Apr 12 23:25:52 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(6,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2515500  inst.: 210585189 (ipc=83.7) sim_rate=93927 (inst/sec) elapsed = 0:0:37:22 / Thu Apr 12 23:25:53 2018
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2517000  inst.: 210691617 (ipc=83.7) sim_rate=93932 (inst/sec) elapsed = 0:0:37:23 / Thu Apr 12 23:25:54 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(8,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2518000  inst.: 210766682 (ipc=83.7) sim_rate=93924 (inst/sec) elapsed = 0:0:37:24 / Thu Apr 12 23:25:55 2018
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2519500  inst.: 210885387 (ipc=83.7) sim_rate=93935 (inst/sec) elapsed = 0:0:37:25 / Thu Apr 12 23:25:56 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2520500  inst.: 210954031 (ipc=83.7) sim_rate=93924 (inst/sec) elapsed = 0:0:37:26 / Thu Apr 12 23:25:57 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2522000  inst.: 211064809 (ipc=83.7) sim_rate=93931 (inst/sec) elapsed = 0:0:37:27 / Thu Apr 12 23:25:58 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2523000  inst.: 211134990 (ipc=83.7) sim_rate=93921 (inst/sec) elapsed = 0:0:37:28 / Thu Apr 12 23:25:59 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(2,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2524000  inst.: 211204232 (ipc=83.7) sim_rate=93910 (inst/sec) elapsed = 0:0:37:29 / Thu Apr 12 23:26:00 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2525500  inst.: 211307702 (ipc=83.7) sim_rate=93914 (inst/sec) elapsed = 0:0:37:30 / Thu Apr 12 23:26:01 2018
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2526500  inst.: 211382867 (ipc=83.7) sim_rate=93906 (inst/sec) elapsed = 0:0:37:31 / Thu Apr 12 23:26:02 2018
GPGPU-Sim uArch: cycles simulated: 2527500  inst.: 211459738 (ipc=83.7) sim_rate=93898 (inst/sec) elapsed = 0:0:37:32 / Thu Apr 12 23:26:03 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(4,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2529000  inst.: 211573516 (ipc=83.7) sim_rate=93907 (inst/sec) elapsed = 0:0:37:33 / Thu Apr 12 23:26:04 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2530000  inst.: 211647688 (ipc=83.7) sim_rate=93898 (inst/sec) elapsed = 0:0:37:34 / Thu Apr 12 23:26:05 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(4,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2531500  inst.: 211761383 (ipc=83.7) sim_rate=93907 (inst/sec) elapsed = 0:0:37:35 / Thu Apr 12 23:26:06 2018
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(4,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2532500  inst.: 211845060 (ipc=83.7) sim_rate=93902 (inst/sec) elapsed = 0:0:37:36 / Thu Apr 12 23:26:07 2018
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2533500  inst.: 211920040 (ipc=83.6) sim_rate=93894 (inst/sec) elapsed = 0:0:37:37 / Thu Apr 12 23:26:08 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(6,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2534500  inst.: 212000300 (ipc=83.6) sim_rate=93888 (inst/sec) elapsed = 0:0:37:38 / Thu Apr 12 23:26:09 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2536000  inst.: 212113346 (ipc=83.6) sim_rate=93897 (inst/sec) elapsed = 0:0:37:39 / Thu Apr 12 23:26:10 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2537000  inst.: 212178370 (ipc=83.6) sim_rate=93884 (inst/sec) elapsed = 0:0:37:40 / Thu Apr 12 23:26:11 2018
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2538500  inst.: 212291454 (ipc=83.6) sim_rate=93892 (inst/sec) elapsed = 0:0:37:41 / Thu Apr 12 23:26:12 2018
GPGPU-Sim uArch: cycles simulated: 2539500  inst.: 212363614 (ipc=83.6) sim_rate=93883 (inst/sec) elapsed = 0:0:37:42 / Thu Apr 12 23:26:13 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2541000  inst.: 212488616 (ipc=83.6) sim_rate=93896 (inst/sec) elapsed = 0:0:37:43 / Thu Apr 12 23:26:14 2018
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2542000  inst.: 212568606 (ipc=83.6) sim_rate=93890 (inst/sec) elapsed = 0:0:37:44 / Thu Apr 12 23:26:15 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2543500  inst.: 212690880 (ipc=83.6) sim_rate=93903 (inst/sec) elapsed = 0:0:37:45 / Thu Apr 12 23:26:16 2018
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2544500  inst.: 212765006 (ipc=83.6) sim_rate=93894 (inst/sec) elapsed = 0:0:37:46 / Thu Apr 12 23:26:17 2018
GPGPU-Sim uArch: cycles simulated: 2545500  inst.: 212836589 (ipc=83.6) sim_rate=93884 (inst/sec) elapsed = 0:0:37:47 / Thu Apr 12 23:26:18 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2547000  inst.: 212940966 (ipc=83.6) sim_rate=93889 (inst/sec) elapsed = 0:0:37:48 / Thu Apr 12 23:26:19 2018
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(0,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2548000  inst.: 213023431 (ipc=83.6) sim_rate=93884 (inst/sec) elapsed = 0:0:37:49 / Thu Apr 12 23:26:20 2018
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2549500  inst.: 213142105 (ipc=83.6) sim_rate=93895 (inst/sec) elapsed = 0:0:37:50 / Thu Apr 12 23:26:21 2018
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2550500  inst.: 213222347 (ipc=83.6) sim_rate=93889 (inst/sec) elapsed = 0:0:37:51 / Thu Apr 12 23:26:22 2018
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(8,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2552000  inst.: 213339629 (ipc=83.6) sim_rate=93899 (inst/sec) elapsed = 0:0:37:52 / Thu Apr 12 23:26:23 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2553000  inst.: 213414835 (ipc=83.6) sim_rate=93891 (inst/sec) elapsed = 0:0:37:53 / Thu Apr 12 23:26:24 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2554000  inst.: 213481576 (ipc=83.6) sim_rate=93879 (inst/sec) elapsed = 0:0:37:54 / Thu Apr 12 23:26:25 2018
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2555500  inst.: 213594143 (ipc=83.6) sim_rate=93887 (inst/sec) elapsed = 0:0:37:55 / Thu Apr 12 23:26:26 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2556500  inst.: 213665687 (ipc=83.6) sim_rate=93877 (inst/sec) elapsed = 0:0:37:56 / Thu Apr 12 23:26:27 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2558000  inst.: 213792175 (ipc=83.6) sim_rate=93892 (inst/sec) elapsed = 0:0:37:57 / Thu Apr 12 23:26:28 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2559000  inst.: 213858702 (ipc=83.6) sim_rate=93880 (inst/sec) elapsed = 0:0:37:58 / Thu Apr 12 23:26:29 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2560500  inst.: 213975851 (ipc=83.6) sim_rate=93890 (inst/sec) elapsed = 0:0:37:59 / Thu Apr 12 23:26:30 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2561500  inst.: 214045536 (ipc=83.6) sim_rate=93879 (inst/sec) elapsed = 0:0:38:00 / Thu Apr 12 23:26:31 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2563000  inst.: 214146387 (ipc=83.6) sim_rate=93882 (inst/sec) elapsed = 0:0:38:01 / Thu Apr 12 23:26:32 2018
GPGPU-Sim uArch: cycles simulated: 2564000  inst.: 214209961 (ipc=83.5) sim_rate=93869 (inst/sec) elapsed = 0:0:38:02 / Thu Apr 12 23:26:33 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2565500  inst.: 214320751 (ipc=83.5) sim_rate=93876 (inst/sec) elapsed = 0:0:38:03 / Thu Apr 12 23:26:34 2018
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2566500  inst.: 214389912 (ipc=83.5) sim_rate=93865 (inst/sec) elapsed = 0:0:38:04 / Thu Apr 12 23:26:35 2018
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2568000  inst.: 214501823 (ipc=83.5) sim_rate=93873 (inst/sec) elapsed = 0:0:38:05 / Thu Apr 12 23:26:36 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(4,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2569000  inst.: 214578949 (ipc=83.5) sim_rate=93866 (inst/sec) elapsed = 0:0:38:06 / Thu Apr 12 23:26:37 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2570000  inst.: 214661700 (ipc=83.5) sim_rate=93861 (inst/sec) elapsed = 0:0:38:07 / Thu Apr 12 23:26:38 2018
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(5,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2571000  inst.: 214728362 (ipc=83.5) sim_rate=93849 (inst/sec) elapsed = 0:0:38:08 / Thu Apr 12 23:26:39 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(5,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2572500  inst.: 214839130 (ipc=83.5) sim_rate=93857 (inst/sec) elapsed = 0:0:38:09 / Thu Apr 12 23:26:40 2018
GPGPU-Sim uArch: cycles simulated: 2573500  inst.: 214912821 (ipc=83.5) sim_rate=93848 (inst/sec) elapsed = 0:0:38:10 / Thu Apr 12 23:26:41 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(7,1,0) tid=(0,1,0)
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2575000  inst.: 215024719 (ipc=83.5) sim_rate=93856 (inst/sec) elapsed = 0:0:38:11 / Thu Apr 12 23:26:42 2018
GPGPU-Sim uArch: cycles simulated: 2576000  inst.: 215103402 (ipc=83.5) sim_rate=93849 (inst/sec) elapsed = 0:0:38:12 / Thu Apr 12 23:26:43 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(2,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2577000  inst.: 215178250 (ipc=83.5) sim_rate=93841 (inst/sec) elapsed = 0:0:38:13 / Thu Apr 12 23:26:44 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2578500  inst.: 215300524 (ipc=83.5) sim_rate=93853 (inst/sec) elapsed = 0:0:38:14 / Thu Apr 12 23:26:45 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(8,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2579500  inst.: 215371858 (ipc=83.5) sim_rate=93843 (inst/sec) elapsed = 0:0:38:15 / Thu Apr 12 23:26:46 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2580500  inst.: 215435954 (ipc=83.5) sim_rate=93830 (inst/sec) elapsed = 0:0:38:16 / Thu Apr 12 23:26:47 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2582000  inst.: 215539051 (ipc=83.5) sim_rate=93835 (inst/sec) elapsed = 0:0:38:17 / Thu Apr 12 23:26:48 2018
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2583500  inst.: 215658732 (ipc=83.5) sim_rate=93846 (inst/sec) elapsed = 0:0:38:18 / Thu Apr 12 23:26:49 2018
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2584500  inst.: 215740805 (ipc=83.5) sim_rate=93841 (inst/sec) elapsed = 0:0:38:19 / Thu Apr 12 23:26:50 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2585500  inst.: 215818940 (ipc=83.5) sim_rate=93834 (inst/sec) elapsed = 0:0:38:20 / Thu Apr 12 23:26:51 2018
GPGPU-Sim uArch: cycles simulated: 2586500  inst.: 215896503 (ipc=83.5) sim_rate=93827 (inst/sec) elapsed = 0:0:38:21 / Thu Apr 12 23:26:52 2018
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(6,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2588000  inst.: 216004968 (ipc=83.5) sim_rate=93833 (inst/sec) elapsed = 0:0:38:22 / Thu Apr 12 23:26:53 2018
GPGPU-Sim uArch: cycles simulated: 2589000  inst.: 216072031 (ipc=83.5) sim_rate=93821 (inst/sec) elapsed = 0:0:38:23 / Thu Apr 12 23:26:54 2018
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2590500  inst.: 216168594 (ipc=83.4) sim_rate=93823 (inst/sec) elapsed = 0:0:38:24 / Thu Apr 12 23:26:55 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2591500  inst.: 216236480 (ipc=83.4) sim_rate=93811 (inst/sec) elapsed = 0:0:38:25 / Thu Apr 12 23:26:56 2018
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(0,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2593000  inst.: 216340973 (ipc=83.4) sim_rate=93816 (inst/sec) elapsed = 0:0:38:26 / Thu Apr 12 23:26:57 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(7,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2594500  inst.: 216446073 (ipc=83.4) sim_rate=93821 (inst/sec) elapsed = 0:0:38:27 / Thu Apr 12 23:26:58 2018
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(7,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2595500  inst.: 216518397 (ipc=83.4) sim_rate=93812 (inst/sec) elapsed = 0:0:38:28 / Thu Apr 12 23:26:59 2018
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2597000  inst.: 216631249 (ipc=83.4) sim_rate=93820 (inst/sec) elapsed = 0:0:38:29 / Thu Apr 12 23:27:00 2018
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2598000  inst.: 216701809 (ipc=83.4) sim_rate=93810 (inst/sec) elapsed = 0:0:38:30 / Thu Apr 12 23:27:01 2018
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2599500  inst.: 216802357 (ipc=83.4) sim_rate=93813 (inst/sec) elapsed = 0:0:38:31 / Thu Apr 12 23:27:02 2018
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(8,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2601000  inst.: 216913054 (ipc=83.4) sim_rate=93820 (inst/sec) elapsed = 0:0:38:32 / Thu Apr 12 23:27:03 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2602000  inst.: 216984977 (ipc=83.4) sim_rate=93811 (inst/sec) elapsed = 0:0:38:33 / Thu Apr 12 23:27:04 2018
GPGPU-Sim uArch: cycles simulated: 2603000  inst.: 217061210 (ipc=83.4) sim_rate=93803 (inst/sec) elapsed = 0:0:38:34 / Thu Apr 12 23:27:05 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(7,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2604500  inst.: 217165415 (ipc=83.4) sim_rate=93807 (inst/sec) elapsed = 0:0:38:35 / Thu Apr 12 23:27:06 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(6,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2605500  inst.: 217235252 (ipc=83.4) sim_rate=93797 (inst/sec) elapsed = 0:0:38:36 / Thu Apr 12 23:27:07 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(8,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2607000  inst.: 217344314 (ipc=83.4) sim_rate=93804 (inst/sec) elapsed = 0:0:38:37 / Thu Apr 12 23:27:08 2018
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2608500  inst.: 217448335 (ipc=83.4) sim_rate=93808 (inst/sec) elapsed = 0:0:38:38 / Thu Apr 12 23:27:09 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2609500  inst.: 217525749 (ipc=83.4) sim_rate=93801 (inst/sec) elapsed = 0:0:38:39 / Thu Apr 12 23:27:10 2018
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2611000  inst.: 217633059 (ipc=83.4) sim_rate=93807 (inst/sec) elapsed = 0:0:38:40 / Thu Apr 12 23:27:11 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(4,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2612000  inst.: 217699311 (ipc=83.3) sim_rate=93795 (inst/sec) elapsed = 0:0:38:41 / Thu Apr 12 23:27:12 2018
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2613500  inst.: 217795494 (ipc=83.3) sim_rate=93796 (inst/sec) elapsed = 0:0:38:42 / Thu Apr 12 23:27:13 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(0,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2615000  inst.: 217908401 (ipc=83.3) sim_rate=93804 (inst/sec) elapsed = 0:0:38:43 / Thu Apr 12 23:27:14 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(1,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2616000  inst.: 217975768 (ipc=83.3) sim_rate=93793 (inst/sec) elapsed = 0:0:38:44 / Thu Apr 12 23:27:15 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2617500  inst.: 218088213 (ipc=83.3) sim_rate=93801 (inst/sec) elapsed = 0:0:38:45 / Thu Apr 12 23:27:16 2018
GPGPU-Sim uArch: cycles simulated: 2618500  inst.: 218158711 (ipc=83.3) sim_rate=93791 (inst/sec) elapsed = 0:0:38:46 / Thu Apr 12 23:27:17 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2620000  inst.: 218260085 (ipc=83.3) sim_rate=93794 (inst/sec) elapsed = 0:0:38:47 / Thu Apr 12 23:27:18 2018
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(4,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2621000  inst.: 218330472 (ipc=83.3) sim_rate=93784 (inst/sec) elapsed = 0:0:38:48 / Thu Apr 12 23:27:19 2018
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2622500  inst.: 218428690 (ipc=83.3) sim_rate=93786 (inst/sec) elapsed = 0:0:38:49 / Thu Apr 12 23:27:20 2018
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(0,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2624000  inst.: 218532868 (ipc=83.3) sim_rate=93790 (inst/sec) elapsed = 0:0:38:50 / Thu Apr 12 23:27:21 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(8,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2625000  inst.: 218600400 (ipc=83.3) sim_rate=93779 (inst/sec) elapsed = 0:0:38:51 / Thu Apr 12 23:27:22 2018
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(7,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2626500  inst.: 218710371 (ipc=83.3) sim_rate=93786 (inst/sec) elapsed = 0:0:38:52 / Thu Apr 12 23:27:23 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(1,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2627500  inst.: 218790536 (ipc=83.3) sim_rate=93780 (inst/sec) elapsed = 0:0:38:53 / Thu Apr 12 23:27:24 2018
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(1,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2629000  inst.: 218896945 (ipc=83.3) sim_rate=93786 (inst/sec) elapsed = 0:0:38:54 / Thu Apr 12 23:27:25 2018
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2630500  inst.: 218998337 (ipc=83.3) sim_rate=93789 (inst/sec) elapsed = 0:0:38:55 / Thu Apr 12 23:27:26 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(7,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2631500  inst.: 219065778 (ipc=83.2) sim_rate=93778 (inst/sec) elapsed = 0:0:38:56 / Thu Apr 12 23:27:27 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2633000  inst.: 219178440 (ipc=83.2) sim_rate=93786 (inst/sec) elapsed = 0:0:38:57 / Thu Apr 12 23:27:28 2018
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2634000  inst.: 219252846 (ipc=83.2) sim_rate=93777 (inst/sec) elapsed = 0:0:38:58 / Thu Apr 12 23:27:29 2018
GPGPU-Sim uArch: cycles simulated: 2635000  inst.: 219331422 (ipc=83.2) sim_rate=93771 (inst/sec) elapsed = 0:0:38:59 / Thu Apr 12 23:27:30 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2636500  inst.: 219444886 (ipc=83.2) sim_rate=93779 (inst/sec) elapsed = 0:0:39:00 / Thu Apr 12 23:27:31 2018
GPGPU-Sim uArch: cycles simulated: 2637500  inst.: 219520031 (ipc=83.2) sim_rate=93771 (inst/sec) elapsed = 0:0:39:01 / Thu Apr 12 23:27:32 2018
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2639000  inst.: 219636744 (ipc=83.2) sim_rate=93781 (inst/sec) elapsed = 0:0:39:02 / Thu Apr 12 23:27:33 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(8,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2640000  inst.: 219702795 (ipc=83.2) sim_rate=93769 (inst/sec) elapsed = 0:0:39:03 / Thu Apr 12 23:27:34 2018
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2641500  inst.: 219814972 (ipc=83.2) sim_rate=93777 (inst/sec) elapsed = 0:0:39:04 / Thu Apr 12 23:27:35 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(2,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2642500  inst.: 219886925 (ipc=83.2) sim_rate=93768 (inst/sec) elapsed = 0:0:39:05 / Thu Apr 12 23:27:36 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2643500  inst.: 219958869 (ipc=83.2) sim_rate=93759 (inst/sec) elapsed = 0:0:39:06 / Thu Apr 12 23:27:37 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2645000  inst.: 220070073 (ipc=83.2) sim_rate=93766 (inst/sec) elapsed = 0:0:39:07 / Thu Apr 12 23:27:38 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(3,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2646000  inst.: 220149961 (ipc=83.2) sim_rate=93760 (inst/sec) elapsed = 0:0:39:08 / Thu Apr 12 23:27:39 2018
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(0,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2647500  inst.: 220253274 (ipc=83.2) sim_rate=93764 (inst/sec) elapsed = 0:0:39:09 / Thu Apr 12 23:27:40 2018
GPGPU-Sim uArch: cycles simulated: 2648500  inst.: 220327330 (ipc=83.2) sim_rate=93756 (inst/sec) elapsed = 0:0:39:10 / Thu Apr 12 23:27:41 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2649500  inst.: 220406636 (ipc=83.2) sim_rate=93750 (inst/sec) elapsed = 0:0:39:11 / Thu Apr 12 23:27:42 2018
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2651000  inst.: 220512303 (ipc=83.2) sim_rate=93755 (inst/sec) elapsed = 0:0:39:12 / Thu Apr 12 23:27:43 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2652000  inst.: 220590183 (ipc=83.2) sim_rate=93748 (inst/sec) elapsed = 0:0:39:13 / Thu Apr 12 23:27:44 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2653000  inst.: 220669233 (ipc=83.2) sim_rate=93742 (inst/sec) elapsed = 0:0:39:14 / Thu Apr 12 23:27:45 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(5,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2654000  inst.: 220756687 (ipc=83.2) sim_rate=93739 (inst/sec) elapsed = 0:0:39:15 / Thu Apr 12 23:27:46 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(0,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2655500  inst.: 220872711 (ipc=83.2) sim_rate=93749 (inst/sec) elapsed = 0:0:39:16 / Thu Apr 12 23:27:47 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2656500  inst.: 220942700 (ipc=83.2) sim_rate=93738 (inst/sec) elapsed = 0:0:39:17 / Thu Apr 12 23:27:48 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2657500  inst.: 221020125 (ipc=83.2) sim_rate=93732 (inst/sec) elapsed = 0:0:39:18 / Thu Apr 12 23:27:49 2018
GPGPU-Sim uArch: cycles simulated: 2658500  inst.: 221090865 (ipc=83.2) sim_rate=93722 (inst/sec) elapsed = 0:0:39:19 / Thu Apr 12 23:27:50 2018
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(5,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2660000  inst.: 221192551 (ipc=83.2) sim_rate=93725 (inst/sec) elapsed = 0:0:39:20 / Thu Apr 12 23:27:51 2018
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2661000  inst.: 221254176 (ipc=83.1) sim_rate=93712 (inst/sec) elapsed = 0:0:39:21 / Thu Apr 12 23:27:52 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2662000  inst.: 221330800 (ipc=83.1) sim_rate=93704 (inst/sec) elapsed = 0:0:39:22 / Thu Apr 12 23:27:53 2018
GPGPU-Sim uArch: cycles simulated: 2663000  inst.: 221404834 (ipc=83.1) sim_rate=93696 (inst/sec) elapsed = 0:0:39:23 / Thu Apr 12 23:27:54 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2664500  inst.: 221519776 (ipc=83.1) sim_rate=93705 (inst/sec) elapsed = 0:0:39:24 / Thu Apr 12 23:27:55 2018
GPGPU-Sim uArch: cycles simulated: 2665500  inst.: 221592135 (ipc=83.1) sim_rate=93696 (inst/sec) elapsed = 0:0:39:25 / Thu Apr 12 23:27:56 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(2,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2666500  inst.: 221661889 (ipc=83.1) sim_rate=93686 (inst/sec) elapsed = 0:0:39:26 / Thu Apr 12 23:27:57 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2668000  inst.: 221769071 (ipc=83.1) sim_rate=93692 (inst/sec) elapsed = 0:0:39:27 / Thu Apr 12 23:27:58 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2669000  inst.: 221831677 (ipc=83.1) sim_rate=93678 (inst/sec) elapsed = 0:0:39:28 / Thu Apr 12 23:27:59 2018
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2670000  inst.: 221904543 (ipc=83.1) sim_rate=93670 (inst/sec) elapsed = 0:0:39:29 / Thu Apr 12 23:28:00 2018
GPGPU-Sim uArch: cycles simulated: 2671000  inst.: 221981495 (ipc=83.1) sim_rate=93663 (inst/sec) elapsed = 0:0:39:30 / Thu Apr 12 23:28:01 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2672000  inst.: 222056523 (ipc=83.1) sim_rate=93655 (inst/sec) elapsed = 0:0:39:31 / Thu Apr 12 23:28:02 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(5,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2673500  inst.: 222165664 (ipc=83.1) sim_rate=93661 (inst/sec) elapsed = 0:0:39:32 / Thu Apr 12 23:28:03 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2674500  inst.: 222232367 (ipc=83.1) sim_rate=93650 (inst/sec) elapsed = 0:0:39:33 / Thu Apr 12 23:28:04 2018
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(4,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2675500  inst.: 222308576 (ipc=83.1) sim_rate=93643 (inst/sec) elapsed = 0:0:39:34 / Thu Apr 12 23:28:05 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2677000  inst.: 222421050 (ipc=83.1) sim_rate=93650 (inst/sec) elapsed = 0:0:39:35 / Thu Apr 12 23:28:06 2018
GPGPU-Sim uArch: cycles simulated: 2678000  inst.: 222487267 (ipc=83.1) sim_rate=93639 (inst/sec) elapsed = 0:0:39:36 / Thu Apr 12 23:28:07 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(4,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(8,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2679500  inst.: 222593602 (ipc=83.1) sim_rate=93644 (inst/sec) elapsed = 0:0:39:37 / Thu Apr 12 23:28:08 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(5,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2681000  inst.: 222702847 (ipc=83.1) sim_rate=93651 (inst/sec) elapsed = 0:0:39:38 / Thu Apr 12 23:28:09 2018
GPGPU-Sim uArch: cycles simulated: 2682000  inst.: 222776989 (ipc=83.1) sim_rate=93643 (inst/sec) elapsed = 0:0:39:39 / Thu Apr 12 23:28:10 2018
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(0,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2683000  inst.: 222851858 (ipc=83.1) sim_rate=93635 (inst/sec) elapsed = 0:0:39:40 / Thu Apr 12 23:28:11 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(3,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2684500  inst.: 222957833 (ipc=83.1) sim_rate=93640 (inst/sec) elapsed = 0:0:39:41 / Thu Apr 12 23:28:12 2018
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2685500  inst.: 223029693 (ipc=83.0) sim_rate=93631 (inst/sec) elapsed = 0:0:39:42 / Thu Apr 12 23:28:13 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2687000  inst.: 223133603 (ipc=83.0) sim_rate=93635 (inst/sec) elapsed = 0:0:39:43 / Thu Apr 12 23:28:14 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2688000  inst.: 223207152 (ipc=83.0) sim_rate=93627 (inst/sec) elapsed = 0:0:39:44 / Thu Apr 12 23:28:15 2018
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2689500  inst.: 223320802 (ipc=83.0) sim_rate=93635 (inst/sec) elapsed = 0:0:39:45 / Thu Apr 12 23:28:16 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2690500  inst.: 223390397 (ipc=83.0) sim_rate=93625 (inst/sec) elapsed = 0:0:39:46 / Thu Apr 12 23:28:17 2018
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2692000  inst.: 223496545 (ipc=83.0) sim_rate=93630 (inst/sec) elapsed = 0:0:39:47 / Thu Apr 12 23:28:18 2018
GPGPU-Sim uArch: cycles simulated: 2693000  inst.: 223562292 (ipc=83.0) sim_rate=93619 (inst/sec) elapsed = 0:0:39:48 / Thu Apr 12 23:28:19 2018
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(6,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2694000  inst.: 223634077 (ipc=83.0) sim_rate=93609 (inst/sec) elapsed = 0:0:39:49 / Thu Apr 12 23:28:20 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2695500  inst.: 223736505 (ipc=83.0) sim_rate=93613 (inst/sec) elapsed = 0:0:39:50 / Thu Apr 12 23:28:21 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2697000  inst.: 223847971 (ipc=83.0) sim_rate=93621 (inst/sec) elapsed = 0:0:39:51 / Thu Apr 12 23:28:22 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2698000  inst.: 223921894 (ipc=83.0) sim_rate=93612 (inst/sec) elapsed = 0:0:39:52 / Thu Apr 12 23:28:23 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2699000  inst.: 224001177 (ipc=83.0) sim_rate=93606 (inst/sec) elapsed = 0:0:39:53 / Thu Apr 12 23:28:24 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2700500  inst.: 224105473 (ipc=83.0) sim_rate=93611 (inst/sec) elapsed = 0:0:39:54 / Thu Apr 12 23:28:25 2018
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2702000  inst.: 224214659 (ipc=83.0) sim_rate=93617 (inst/sec) elapsed = 0:0:39:55 / Thu Apr 12 23:28:26 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2703000  inst.: 224288305 (ipc=83.0) sim_rate=93609 (inst/sec) elapsed = 0:0:39:56 / Thu Apr 12 23:28:27 2018
GPGPU-Sim uArch: cycles simulated: 2704000  inst.: 224355280 (ipc=83.0) sim_rate=93598 (inst/sec) elapsed = 0:0:39:57 / Thu Apr 12 23:28:28 2018
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2705500  inst.: 224456435 (ipc=83.0) sim_rate=93601 (inst/sec) elapsed = 0:0:39:58 / Thu Apr 12 23:28:29 2018
GPGPU-Sim uArch: cycles simulated: 2706500  inst.: 224523619 (ipc=83.0) sim_rate=93590 (inst/sec) elapsed = 0:0:39:59 / Thu Apr 12 23:28:30 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2708000  inst.: 224623428 (ipc=82.9) sim_rate=93593 (inst/sec) elapsed = 0:0:40:00 / Thu Apr 12 23:28:31 2018
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2709000  inst.: 224696711 (ipc=82.9) sim_rate=93584 (inst/sec) elapsed = 0:0:40:01 / Thu Apr 12 23:28:32 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(5,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2710500  inst.: 224802947 (ipc=82.9) sim_rate=93589 (inst/sec) elapsed = 0:0:40:02 / Thu Apr 12 23:28:33 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2711500  inst.: 224881880 (ipc=82.9) sim_rate=93583 (inst/sec) elapsed = 0:0:40:03 / Thu Apr 12 23:28:34 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2713000  inst.: 224996220 (ipc=82.9) sim_rate=93592 (inst/sec) elapsed = 0:0:40:04 / Thu Apr 12 23:28:35 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2714000  inst.: 225071151 (ipc=82.9) sim_rate=93584 (inst/sec) elapsed = 0:0:40:05 / Thu Apr 12 23:28:36 2018
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(2,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2715000  inst.: 225149513 (ipc=82.9) sim_rate=93578 (inst/sec) elapsed = 0:0:40:06 / Thu Apr 12 23:28:37 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2716500  inst.: 225261818 (ipc=82.9) sim_rate=93586 (inst/sec) elapsed = 0:0:40:07 / Thu Apr 12 23:28:38 2018
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(8,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2717500  inst.: 225341844 (ipc=82.9) sim_rate=93580 (inst/sec) elapsed = 0:0:40:08 / Thu Apr 12 23:28:39 2018
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(6,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2719000  inst.: 225445839 (ipc=82.9) sim_rate=93584 (inst/sec) elapsed = 0:0:40:09 / Thu Apr 12 23:28:40 2018
GPGPU-Sim uArch: cycles simulated: 2720000  inst.: 225518997 (ipc=82.9) sim_rate=93576 (inst/sec) elapsed = 0:0:40:10 / Thu Apr 12 23:28:41 2018
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2721500  inst.: 225630093 (ipc=82.9) sim_rate=93583 (inst/sec) elapsed = 0:0:40:11 / Thu Apr 12 23:28:42 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(1,5,0) tid=(0,2,0)
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2723000  inst.: 225741314 (ipc=82.9) sim_rate=93590 (inst/sec) elapsed = 0:0:40:12 / Thu Apr 12 23:28:43 2018
GPGPU-Sim uArch: cycles simulated: 2724000  inst.: 225810384 (ipc=82.9) sim_rate=93580 (inst/sec) elapsed = 0:0:40:13 / Thu Apr 12 23:28:44 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2725500  inst.: 225917759 (ipc=82.9) sim_rate=93586 (inst/sec) elapsed = 0:0:40:14 / Thu Apr 12 23:28:45 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(0,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2726500  inst.: 225985529 (ipc=82.9) sim_rate=93575 (inst/sec) elapsed = 0:0:40:15 / Thu Apr 12 23:28:46 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2728000  inst.: 226084976 (ipc=82.9) sim_rate=93578 (inst/sec) elapsed = 0:0:40:16 / Thu Apr 12 23:28:47 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2729000  inst.: 226145412 (ipc=82.9) sim_rate=93564 (inst/sec) elapsed = 0:0:40:17 / Thu Apr 12 23:28:48 2018
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2730500  inst.: 226246199 (ipc=82.9) sim_rate=93567 (inst/sec) elapsed = 0:0:40:18 / Thu Apr 12 23:28:49 2018
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2732000  inst.: 226349753 (ipc=82.9) sim_rate=93571 (inst/sec) elapsed = 0:0:40:19 / Thu Apr 12 23:28:50 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(5,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2733000  inst.: 226425803 (ipc=82.8) sim_rate=93564 (inst/sec) elapsed = 0:0:40:20 / Thu Apr 12 23:28:51 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2734500  inst.: 226529715 (ipc=82.8) sim_rate=93568 (inst/sec) elapsed = 0:0:40:21 / Thu Apr 12 23:28:52 2018
GPGPU-Sim uArch: cycles simulated: 2735500  inst.: 226598775 (ipc=82.8) sim_rate=93558 (inst/sec) elapsed = 0:0:40:22 / Thu Apr 12 23:28:53 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(5,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2736500  inst.: 226667628 (ipc=82.8) sim_rate=93548 (inst/sec) elapsed = 0:0:40:23 / Thu Apr 12 23:28:54 2018
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2738000  inst.: 226767050 (ipc=82.8) sim_rate=93550 (inst/sec) elapsed = 0:0:40:24 / Thu Apr 12 23:28:55 2018
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2739500  inst.: 226877880 (ipc=82.8) sim_rate=93557 (inst/sec) elapsed = 0:0:40:25 / Thu Apr 12 23:28:56 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(6,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2740500  inst.: 226955244 (ipc=82.8) sim_rate=93551 (inst/sec) elapsed = 0:0:40:26 / Thu Apr 12 23:28:57 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2741500  inst.: 227030538 (ipc=82.8) sim_rate=93543 (inst/sec) elapsed = 0:0:40:27 / Thu Apr 12 23:28:58 2018
GPGPU-Sim uArch: cycles simulated: 2742500  inst.: 227107166 (ipc=82.8) sim_rate=93536 (inst/sec) elapsed = 0:0:40:28 / Thu Apr 12 23:28:59 2018
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(3,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2743500  inst.: 227191563 (ipc=82.8) sim_rate=93532 (inst/sec) elapsed = 0:0:40:29 / Thu Apr 12 23:29:00 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2745000  inst.: 227295941 (ipc=82.8) sim_rate=93537 (inst/sec) elapsed = 0:0:40:30 / Thu Apr 12 23:29:01 2018
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(8,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2746000  inst.: 227367667 (ipc=82.8) sim_rate=93528 (inst/sec) elapsed = 0:0:40:31 / Thu Apr 12 23:29:02 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2747500  inst.: 227474269 (ipc=82.8) sim_rate=93533 (inst/sec) elapsed = 0:0:40:32 / Thu Apr 12 23:29:03 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2748500  inst.: 227541992 (ipc=82.8) sim_rate=93523 (inst/sec) elapsed = 0:0:40:33 / Thu Apr 12 23:29:04 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(5,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2750000  inst.: 227649352 (ipc=82.8) sim_rate=93528 (inst/sec) elapsed = 0:0:40:34 / Thu Apr 12 23:29:05 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2751000  inst.: 227716818 (ipc=82.8) sim_rate=93518 (inst/sec) elapsed = 0:0:40:35 / Thu Apr 12 23:29:06 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(1,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2752500  inst.: 227808982 (ipc=82.8) sim_rate=93517 (inst/sec) elapsed = 0:0:40:36 / Thu Apr 12 23:29:07 2018
GPGPU-Sim uArch: cycles simulated: 2753500  inst.: 227878958 (ipc=82.8) sim_rate=93507 (inst/sec) elapsed = 0:0:40:37 / Thu Apr 12 23:29:08 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2755000  inst.: 227975565 (ipc=82.7) sim_rate=93509 (inst/sec) elapsed = 0:0:40:38 / Thu Apr 12 23:29:09 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2756000  inst.: 228044266 (ipc=82.7) sim_rate=93499 (inst/sec) elapsed = 0:0:40:39 / Thu Apr 12 23:29:10 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2757000  inst.: 228111973 (ipc=82.7) sim_rate=93488 (inst/sec) elapsed = 0:0:40:40 / Thu Apr 12 23:29:11 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2758500  inst.: 228213973 (ipc=82.7) sim_rate=93492 (inst/sec) elapsed = 0:0:40:41 / Thu Apr 12 23:29:12 2018
GPGPU-Sim uArch: cycles simulated: 2759500  inst.: 228276178 (ipc=82.7) sim_rate=93479 (inst/sec) elapsed = 0:0:40:42 / Thu Apr 12 23:29:13 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2761000  inst.: 228381520 (ipc=82.7) sim_rate=93484 (inst/sec) elapsed = 0:0:40:43 / Thu Apr 12 23:29:14 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2762000  inst.: 228452642 (ipc=82.7) sim_rate=93474 (inst/sec) elapsed = 0:0:40:44 / Thu Apr 12 23:29:15 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(3,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2763500  inst.: 228559799 (ipc=82.7) sim_rate=93480 (inst/sec) elapsed = 0:0:40:45 / Thu Apr 12 23:29:16 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2765000  inst.: 228658621 (ipc=82.7) sim_rate=93482 (inst/sec) elapsed = 0:0:40:46 / Thu Apr 12 23:29:17 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2766500  inst.: 228756018 (ipc=82.7) sim_rate=93484 (inst/sec) elapsed = 0:0:40:47 / Thu Apr 12 23:29:18 2018
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(2,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2767500  inst.: 228824062 (ipc=82.7) sim_rate=93473 (inst/sec) elapsed = 0:0:40:48 / Thu Apr 12 23:29:19 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2769000  inst.: 228918307 (ipc=82.7) sim_rate=93474 (inst/sec) elapsed = 0:0:40:49 / Thu Apr 12 23:29:20 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2770500  inst.: 229023342 (ipc=82.7) sim_rate=93478 (inst/sec) elapsed = 0:0:40:50 / Thu Apr 12 23:29:21 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2771500  inst.: 229093471 (ipc=82.7) sim_rate=93469 (inst/sec) elapsed = 0:0:40:51 / Thu Apr 12 23:29:22 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2773000  inst.: 229199638 (ipc=82.7) sim_rate=93474 (inst/sec) elapsed = 0:0:40:52 / Thu Apr 12 23:29:23 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2774000  inst.: 229274653 (ipc=82.7) sim_rate=93467 (inst/sec) elapsed = 0:0:40:53 / Thu Apr 12 23:29:24 2018
GPGPU-Sim uArch: cycles simulated: 2775000  inst.: 229351570 (ipc=82.6) sim_rate=93460 (inst/sec) elapsed = 0:0:40:54 / Thu Apr 12 23:29:25 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2776500  inst.: 229453671 (ipc=82.6) sim_rate=93463 (inst/sec) elapsed = 0:0:40:55 / Thu Apr 12 23:29:26 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2778000  inst.: 229555930 (ipc=82.6) sim_rate=93467 (inst/sec) elapsed = 0:0:40:56 / Thu Apr 12 23:29:27 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2779000  inst.: 229620778 (ipc=82.6) sim_rate=93455 (inst/sec) elapsed = 0:0:40:57 / Thu Apr 12 23:29:28 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(2,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2780500  inst.: 229715535 (ipc=82.6) sim_rate=93456 (inst/sec) elapsed = 0:0:40:58 / Thu Apr 12 23:29:29 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2781500  inst.: 229791829 (ipc=82.6) sim_rate=93449 (inst/sec) elapsed = 0:0:40:59 / Thu Apr 12 23:29:30 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2783000  inst.: 229901190 (ipc=82.6) sim_rate=93455 (inst/sec) elapsed = 0:0:41:00 / Thu Apr 12 23:29:31 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(4,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2784000  inst.: 229970362 (ipc=82.6) sim_rate=93445 (inst/sec) elapsed = 0:0:41:01 / Thu Apr 12 23:29:32 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(0,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2785500  inst.: 230083435 (ipc=82.6) sim_rate=93453 (inst/sec) elapsed = 0:0:41:02 / Thu Apr 12 23:29:33 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2786500  inst.: 230157893 (ipc=82.6) sim_rate=93446 (inst/sec) elapsed = 0:0:41:03 / Thu Apr 12 23:29:34 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(4,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2788000  inst.: 230266467 (ipc=82.6) sim_rate=93452 (inst/sec) elapsed = 0:0:41:04 / Thu Apr 12 23:29:35 2018
GPGPU-Sim uArch: cycles simulated: 2789000  inst.: 230337222 (ipc=82.6) sim_rate=93443 (inst/sec) elapsed = 0:0:41:05 / Thu Apr 12 23:29:36 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(2,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2790500  inst.: 230432280 (ipc=82.6) sim_rate=93443 (inst/sec) elapsed = 0:0:41:06 / Thu Apr 12 23:29:37 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2791500  inst.: 230501901 (ipc=82.6) sim_rate=93434 (inst/sec) elapsed = 0:0:41:07 / Thu Apr 12 23:29:38 2018
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(6,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2793000  inst.: 230602819 (ipc=82.6) sim_rate=93437 (inst/sec) elapsed = 0:0:41:08 / Thu Apr 12 23:29:39 2018
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2794000  inst.: 230675560 (ipc=82.6) sim_rate=93428 (inst/sec) elapsed = 0:0:41:09 / Thu Apr 12 23:29:40 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2795500  inst.: 230780855 (ipc=82.6) sim_rate=93433 (inst/sec) elapsed = 0:0:41:10 / Thu Apr 12 23:29:41 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(6,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2796500  inst.: 230855742 (ipc=82.6) sim_rate=93426 (inst/sec) elapsed = 0:0:41:11 / Thu Apr 12 23:29:42 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(6,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2798000  inst.: 230960114 (ipc=82.5) sim_rate=93430 (inst/sec) elapsed = 0:0:41:12 / Thu Apr 12 23:29:43 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(3,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2799500  inst.: 231069922 (ipc=82.5) sim_rate=93437 (inst/sec) elapsed = 0:0:41:13 / Thu Apr 12 23:29:44 2018
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2800500  inst.: 231138038 (ipc=82.5) sim_rate=93426 (inst/sec) elapsed = 0:0:41:14 / Thu Apr 12 23:29:45 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2802000  inst.: 231244662 (ipc=82.5) sim_rate=93432 (inst/sec) elapsed = 0:0:41:15 / Thu Apr 12 23:29:46 2018
GPGPU-Sim uArch: cycles simulated: 2803000  inst.: 231308246 (ipc=82.5) sim_rate=93420 (inst/sec) elapsed = 0:0:41:16 / Thu Apr 12 23:29:47 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2804000  inst.: 231371864 (ipc=82.5) sim_rate=93408 (inst/sec) elapsed = 0:0:41:17 / Thu Apr 12 23:29:48 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2805500  inst.: 231477201 (ipc=82.5) sim_rate=93412 (inst/sec) elapsed = 0:0:41:18 / Thu Apr 12 23:29:49 2018
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(8,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2806500  inst.: 231549806 (ipc=82.5) sim_rate=93404 (inst/sec) elapsed = 0:0:41:19 / Thu Apr 12 23:29:50 2018
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2808000  inst.: 231650131 (ipc=82.5) sim_rate=93407 (inst/sec) elapsed = 0:0:41:20 / Thu Apr 12 23:29:51 2018
GPGPU-Sim uArch: cycles simulated: 2809000  inst.: 231714554 (ipc=82.5) sim_rate=93395 (inst/sec) elapsed = 0:0:41:21 / Thu Apr 12 23:29:52 2018
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(3,6,0) tid=(0,6,0)
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2810500  inst.: 231828901 (ipc=82.5) sim_rate=93404 (inst/sec) elapsed = 0:0:41:22 / Thu Apr 12 23:29:53 2018
GPGPU-Sim uArch: cycles simulated: 2811500  inst.: 231896576 (ipc=82.5) sim_rate=93393 (inst/sec) elapsed = 0:0:41:23 / Thu Apr 12 23:29:54 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2813000  inst.: 231992387 (ipc=82.5) sim_rate=93394 (inst/sec) elapsed = 0:0:41:24 / Thu Apr 12 23:29:55 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(5,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2814000  inst.: 232065607 (ipc=82.5) sim_rate=93386 (inst/sec) elapsed = 0:0:41:25 / Thu Apr 12 23:29:56 2018
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(6,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2815500  inst.: 232178082 (ipc=82.5) sim_rate=93394 (inst/sec) elapsed = 0:0:41:26 / Thu Apr 12 23:29:57 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2816500  inst.: 232250469 (ipc=82.5) sim_rate=93385 (inst/sec) elapsed = 0:0:41:27 / Thu Apr 12 23:29:58 2018
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2817500  inst.: 232314809 (ipc=82.5) sim_rate=93374 (inst/sec) elapsed = 0:0:41:28 / Thu Apr 12 23:29:59 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2819000  inst.: 232415666 (ipc=82.4) sim_rate=93377 (inst/sec) elapsed = 0:0:41:29 / Thu Apr 12 23:30:00 2018
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2820500  inst.: 232531970 (ipc=82.4) sim_rate=93386 (inst/sec) elapsed = 0:0:41:30 / Thu Apr 12 23:30:01 2018
GPGPU-Sim uArch: cycles simulated: 2821500  inst.: 232600596 (ipc=82.4) sim_rate=93376 (inst/sec) elapsed = 0:0:41:31 / Thu Apr 12 23:30:02 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(4,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2822500  inst.: 232675789 (ipc=82.4) sim_rate=93369 (inst/sec) elapsed = 0:0:41:32 / Thu Apr 12 23:30:03 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(1,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2823500  inst.: 232751258 (ipc=82.4) sim_rate=93361 (inst/sec) elapsed = 0:0:41:33 / Thu Apr 12 23:30:04 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2825000  inst.: 232851575 (ipc=82.4) sim_rate=93364 (inst/sec) elapsed = 0:0:41:34 / Thu Apr 12 23:30:05 2018
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(2,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2826000  inst.: 232921418 (ipc=82.4) sim_rate=93355 (inst/sec) elapsed = 0:0:41:35 / Thu Apr 12 23:30:06 2018
GPGPU-Sim uArch: cycles simulated: 2827000  inst.: 232990932 (ipc=82.4) sim_rate=93345 (inst/sec) elapsed = 0:0:41:36 / Thu Apr 12 23:30:07 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2828500  inst.: 233097380 (ipc=82.4) sim_rate=93350 (inst/sec) elapsed = 0:0:41:37 / Thu Apr 12 23:30:08 2018
GPGPU-Sim uArch: cycles simulated: 2829500  inst.: 233165793 (ipc=82.4) sim_rate=93340 (inst/sec) elapsed = 0:0:41:38 / Thu Apr 12 23:30:09 2018
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2831000  inst.: 233278100 (ipc=82.4) sim_rate=93348 (inst/sec) elapsed = 0:0:41:39 / Thu Apr 12 23:30:10 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2832000  inst.: 233356088 (ipc=82.4) sim_rate=93342 (inst/sec) elapsed = 0:0:41:40 / Thu Apr 12 23:30:11 2018
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2833000  inst.: 233434610 (ipc=82.4) sim_rate=93336 (inst/sec) elapsed = 0:0:41:41 / Thu Apr 12 23:30:12 2018
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2834500  inst.: 233535747 (ipc=82.4) sim_rate=93339 (inst/sec) elapsed = 0:0:41:42 / Thu Apr 12 23:30:13 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(3,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2835500  inst.: 233607186 (ipc=82.4) sim_rate=93330 (inst/sec) elapsed = 0:0:41:43 / Thu Apr 12 23:30:14 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2837000  inst.: 233710715 (ipc=82.4) sim_rate=93334 (inst/sec) elapsed = 0:0:41:44 / Thu Apr 12 23:30:15 2018
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2838000  inst.: 233789821 (ipc=82.4) sim_rate=93329 (inst/sec) elapsed = 0:0:41:45 / Thu Apr 12 23:30:16 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(0,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2839500  inst.: 233892594 (ipc=82.4) sim_rate=93333 (inst/sec) elapsed = 0:0:41:46 / Thu Apr 12 23:30:17 2018
GPGPU-Sim uArch: cycles simulated: 2840500  inst.: 233970776 (ipc=82.4) sim_rate=93326 (inst/sec) elapsed = 0:0:41:47 / Thu Apr 12 23:30:18 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2842000  inst.: 234074138 (ipc=82.4) sim_rate=93330 (inst/sec) elapsed = 0:0:41:48 / Thu Apr 12 23:30:19 2018
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2843000  inst.: 234145442 (ipc=82.4) sim_rate=93322 (inst/sec) elapsed = 0:0:41:49 / Thu Apr 12 23:30:20 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2844000  inst.: 234216080 (ipc=82.4) sim_rate=93313 (inst/sec) elapsed = 0:0:41:50 / Thu Apr 12 23:30:21 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2845500  inst.: 234336283 (ipc=82.4) sim_rate=93323 (inst/sec) elapsed = 0:0:41:51 / Thu Apr 12 23:30:22 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(5,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2846500  inst.: 234409800 (ipc=82.4) sim_rate=93316 (inst/sec) elapsed = 0:0:41:52 / Thu Apr 12 23:30:23 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2848000  inst.: 234514804 (ipc=82.3) sim_rate=93320 (inst/sec) elapsed = 0:0:41:53 / Thu Apr 12 23:30:24 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(8,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2849000  inst.: 234584677 (ipc=82.3) sim_rate=93311 (inst/sec) elapsed = 0:0:41:54 / Thu Apr 12 23:30:25 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(6,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2850500  inst.: 234688051 (ipc=82.3) sim_rate=93315 (inst/sec) elapsed = 0:0:41:55 / Thu Apr 12 23:30:26 2018
GPGPU-Sim uArch: cycles simulated: 2851500  inst.: 234753887 (ipc=82.3) sim_rate=93304 (inst/sec) elapsed = 0:0:41:56 / Thu Apr 12 23:30:27 2018
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(7,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2853000  inst.: 234856532 (ipc=82.3) sim_rate=93308 (inst/sec) elapsed = 0:0:41:57 / Thu Apr 12 23:30:28 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2854000  inst.: 234933202 (ipc=82.3) sim_rate=93301 (inst/sec) elapsed = 0:0:41:58 / Thu Apr 12 23:30:29 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2855500  inst.: 235042496 (ipc=82.3) sim_rate=93307 (inst/sec) elapsed = 0:0:41:59 / Thu Apr 12 23:30:30 2018
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(2,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2856500  inst.: 235114521 (ipc=82.3) sim_rate=93299 (inst/sec) elapsed = 0:0:42:00 / Thu Apr 12 23:30:31 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(4,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2858000  inst.: 235223576 (ipc=82.3) sim_rate=93305 (inst/sec) elapsed = 0:0:42:01 / Thu Apr 12 23:30:32 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2859000  inst.: 235294545 (ipc=82.3) sim_rate=93296 (inst/sec) elapsed = 0:0:42:02 / Thu Apr 12 23:30:33 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2860500  inst.: 235407643 (ipc=82.3) sim_rate=93304 (inst/sec) elapsed = 0:0:42:03 / Thu Apr 12 23:30:34 2018
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2861500  inst.: 235481208 (ipc=82.3) sim_rate=93296 (inst/sec) elapsed = 0:0:42:04 / Thu Apr 12 23:30:35 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2863000  inst.: 235587102 (ipc=82.3) sim_rate=93301 (inst/sec) elapsed = 0:0:42:05 / Thu Apr 12 23:30:36 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(0,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2864000  inst.: 235663589 (ipc=82.3) sim_rate=93295 (inst/sec) elapsed = 0:0:42:06 / Thu Apr 12 23:30:37 2018
GPGPU-Sim uArch: cycles simulated: 2865000  inst.: 235726781 (ipc=82.3) sim_rate=93283 (inst/sec) elapsed = 0:0:42:07 / Thu Apr 12 23:30:38 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(4,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2866500  inst.: 235825288 (ipc=82.3) sim_rate=93285 (inst/sec) elapsed = 0:0:42:08 / Thu Apr 12 23:30:39 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2868000  inst.: 235928142 (ipc=82.3) sim_rate=93289 (inst/sec) elapsed = 0:0:42:09 / Thu Apr 12 23:30:40 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2869000  inst.: 236005807 (ipc=82.3) sim_rate=93282 (inst/sec) elapsed = 0:0:42:10 / Thu Apr 12 23:30:41 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(0,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2870000  inst.: 236073779 (ipc=82.3) sim_rate=93272 (inst/sec) elapsed = 0:0:42:11 / Thu Apr 12 23:30:42 2018
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(5,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2871500  inst.: 236176738 (ipc=82.2) sim_rate=93276 (inst/sec) elapsed = 0:0:42:12 / Thu Apr 12 23:30:43 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(8,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2872500  inst.: 236251385 (ipc=82.2) sim_rate=93269 (inst/sec) elapsed = 0:0:42:13 / Thu Apr 12 23:30:44 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2874000  inst.: 236357413 (ipc=82.2) sim_rate=93274 (inst/sec) elapsed = 0:0:42:14 / Thu Apr 12 23:30:45 2018
GPGPU-Sim uArch: cycles simulated: 2875000  inst.: 236418929 (ipc=82.2) sim_rate=93261 (inst/sec) elapsed = 0:0:42:15 / Thu Apr 12 23:30:46 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2876000  inst.: 236485942 (ipc=82.2) sim_rate=93251 (inst/sec) elapsed = 0:0:42:16 / Thu Apr 12 23:30:47 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(4,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2877500  inst.: 236587278 (ipc=82.2) sim_rate=93254 (inst/sec) elapsed = 0:0:42:17 / Thu Apr 12 23:30:48 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2878500  inst.: 236660688 (ipc=82.2) sim_rate=93246 (inst/sec) elapsed = 0:0:42:18 / Thu Apr 12 23:30:49 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(5,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2880000  inst.: 236773695 (ipc=82.2) sim_rate=93254 (inst/sec) elapsed = 0:0:42:19 / Thu Apr 12 23:30:50 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2881000  inst.: 236847156 (ipc=82.2) sim_rate=93246 (inst/sec) elapsed = 0:0:42:20 / Thu Apr 12 23:30:51 2018
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2882500  inst.: 236962120 (ipc=82.2) sim_rate=93255 (inst/sec) elapsed = 0:0:42:21 / Thu Apr 12 23:30:52 2018
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(4,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2883500  inst.: 237040274 (ipc=82.2) sim_rate=93249 (inst/sec) elapsed = 0:0:42:22 / Thu Apr 12 23:30:53 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(8,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2884500  inst.: 237111340 (ipc=82.2) sim_rate=93240 (inst/sec) elapsed = 0:0:42:23 / Thu Apr 12 23:30:54 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2886000  inst.: 237220829 (ipc=82.2) sim_rate=93247 (inst/sec) elapsed = 0:0:42:24 / Thu Apr 12 23:30:55 2018
GPGPU-Sim uArch: cycles simulated: 2887000  inst.: 237296445 (ipc=82.2) sim_rate=93240 (inst/sec) elapsed = 0:0:42:25 / Thu Apr 12 23:30:56 2018
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2888000  inst.: 237371084 (ipc=82.2) sim_rate=93232 (inst/sec) elapsed = 0:0:42:26 / Thu Apr 12 23:30:57 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(6,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2889000  inst.: 237443739 (ipc=82.2) sim_rate=93224 (inst/sec) elapsed = 0:0:42:27 / Thu Apr 12 23:30:58 2018
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2890500  inst.: 237543389 (ipc=82.2) sim_rate=93227 (inst/sec) elapsed = 0:0:42:28 / Thu Apr 12 23:30:59 2018
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(3,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2891500  inst.: 237619940 (ipc=82.2) sim_rate=93220 (inst/sec) elapsed = 0:0:42:29 / Thu Apr 12 23:31:00 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2893000  inst.: 237724344 (ipc=82.2) sim_rate=93225 (inst/sec) elapsed = 0:0:42:30 / Thu Apr 12 23:31:01 2018
GPGPU-Sim uArch: cycles simulated: 2894000  inst.: 237789699 (ipc=82.2) sim_rate=93214 (inst/sec) elapsed = 0:0:42:31 / Thu Apr 12 23:31:02 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(3,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2895000  inst.: 237858320 (ipc=82.2) sim_rate=93204 (inst/sec) elapsed = 0:0:42:32 / Thu Apr 12 23:31:03 2018
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(0,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2896500  inst.: 237963929 (ipc=82.2) sim_rate=93209 (inst/sec) elapsed = 0:0:42:33 / Thu Apr 12 23:31:04 2018
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(5,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2897500  inst.: 238034199 (ipc=82.2) sim_rate=93200 (inst/sec) elapsed = 0:0:42:34 / Thu Apr 12 23:31:05 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2899000  inst.: 238144104 (ipc=82.1) sim_rate=93207 (inst/sec) elapsed = 0:0:42:35 / Thu Apr 12 23:31:06 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2900000  inst.: 238219894 (ipc=82.1) sim_rate=93200 (inst/sec) elapsed = 0:0:42:36 / Thu Apr 12 23:31:07 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(2,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2901000  inst.: 238296416 (ipc=82.1) sim_rate=93193 (inst/sec) elapsed = 0:0:42:37 / Thu Apr 12 23:31:08 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(8,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2902500  inst.: 238400612 (ipc=82.1) sim_rate=93198 (inst/sec) elapsed = 0:0:42:38 / Thu Apr 12 23:31:09 2018
GPGPU-Sim uArch: cycles simulated: 2903500  inst.: 238472025 (ipc=82.1) sim_rate=93189 (inst/sec) elapsed = 0:0:42:39 / Thu Apr 12 23:31:10 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2905000  inst.: 238581013 (ipc=82.1) sim_rate=93195 (inst/sec) elapsed = 0:0:42:40 / Thu Apr 12 23:31:11 2018
GPGPU-Sim uArch: cycles simulated: 2906000  inst.: 238648107 (ipc=82.1) sim_rate=93185 (inst/sec) elapsed = 0:0:42:41 / Thu Apr 12 23:31:12 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2907500  inst.: 238758841 (ipc=82.1) sim_rate=93192 (inst/sec) elapsed = 0:0:42:42 / Thu Apr 12 23:31:13 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2908500  inst.: 238838997 (ipc=82.1) sim_rate=93187 (inst/sec) elapsed = 0:0:42:43 / Thu Apr 12 23:31:14 2018
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(0,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2909500  inst.: 238914627 (ipc=82.1) sim_rate=93180 (inst/sec) elapsed = 0:0:42:44 / Thu Apr 12 23:31:15 2018
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2911000  inst.: 239030122 (ipc=82.1) sim_rate=93189 (inst/sec) elapsed = 0:0:42:45 / Thu Apr 12 23:31:16 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(3,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2912000  inst.: 239108513 (ipc=82.1) sim_rate=93183 (inst/sec) elapsed = 0:0:42:46 / Thu Apr 12 23:31:17 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(7,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2913000  inst.: 239187684 (ipc=82.1) sim_rate=93177 (inst/sec) elapsed = 0:0:42:47 / Thu Apr 12 23:31:18 2018
GPGPU-Sim uArch: cycles simulated: 2914000  inst.: 239258948 (ipc=82.1) sim_rate=93169 (inst/sec) elapsed = 0:0:42:48 / Thu Apr 12 23:31:19 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(3,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2915500  inst.: 239358171 (ipc=82.1) sim_rate=93171 (inst/sec) elapsed = 0:0:42:49 / Thu Apr 12 23:31:20 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2916500  inst.: 239436308 (ipc=82.1) sim_rate=93165 (inst/sec) elapsed = 0:0:42:50 / Thu Apr 12 23:31:21 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(0,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2917500  inst.: 239509148 (ipc=82.1) sim_rate=93157 (inst/sec) elapsed = 0:0:42:51 / Thu Apr 12 23:31:22 2018
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(1,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2919000  inst.: 239618019 (ipc=82.1) sim_rate=93164 (inst/sec) elapsed = 0:0:42:52 / Thu Apr 12 23:31:23 2018
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(3,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2920000  inst.: 239701302 (ipc=82.1) sim_rate=93160 (inst/sec) elapsed = 0:0:42:53 / Thu Apr 12 23:31:24 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2921500  inst.: 239795206 (ipc=82.1) sim_rate=93160 (inst/sec) elapsed = 0:0:42:54 / Thu Apr 12 23:31:25 2018
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2922500  inst.: 239866914 (ipc=82.1) sim_rate=93152 (inst/sec) elapsed = 0:0:42:55 / Thu Apr 12 23:31:26 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2924000  inst.: 239966373 (ipc=82.1) sim_rate=93154 (inst/sec) elapsed = 0:0:42:56 / Thu Apr 12 23:31:27 2018
GPGPU-Sim uArch: cycles simulated: 2925000  inst.: 240044389 (ipc=82.1) sim_rate=93148 (inst/sec) elapsed = 0:0:42:57 / Thu Apr 12 23:31:28 2018
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(0,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2926000  inst.: 240121611 (ipc=82.1) sim_rate=93142 (inst/sec) elapsed = 0:0:42:58 / Thu Apr 12 23:31:29 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2927500  inst.: 240221826 (ipc=82.1) sim_rate=93145 (inst/sec) elapsed = 0:0:42:59 / Thu Apr 12 23:31:30 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(0,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2928500  inst.: 240302425 (ipc=82.1) sim_rate=93140 (inst/sec) elapsed = 0:0:43:00 / Thu Apr 12 23:31:31 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2930000  inst.: 240400307 (ipc=82.0) sim_rate=93142 (inst/sec) elapsed = 0:0:43:01 / Thu Apr 12 23:31:32 2018
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2931000  inst.: 240470461 (ipc=82.0) sim_rate=93133 (inst/sec) elapsed = 0:0:43:02 / Thu Apr 12 23:31:33 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(4,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2932000  inst.: 240550509 (ipc=82.0) sim_rate=93128 (inst/sec) elapsed = 0:0:43:03 / Thu Apr 12 23:31:34 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2933500  inst.: 240665546 (ipc=82.0) sim_rate=93136 (inst/sec) elapsed = 0:0:43:04 / Thu Apr 12 23:31:35 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2935000  inst.: 240764139 (ipc=82.0) sim_rate=93138 (inst/sec) elapsed = 0:0:43:05 / Thu Apr 12 23:31:36 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2936000  inst.: 240835288 (ipc=82.0) sim_rate=93130 (inst/sec) elapsed = 0:0:43:06 / Thu Apr 12 23:31:37 2018
GPGPU-Sim uArch: cycles simulated: 2937000  inst.: 240907200 (ipc=82.0) sim_rate=93122 (inst/sec) elapsed = 0:0:43:07 / Thu Apr 12 23:31:38 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(4,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2938500  inst.: 241013707 (ipc=82.0) sim_rate=93127 (inst/sec) elapsed = 0:0:43:08 / Thu Apr 12 23:31:39 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2939500  inst.: 241077408 (ipc=82.0) sim_rate=93116 (inst/sec) elapsed = 0:0:43:09 / Thu Apr 12 23:31:40 2018
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(0,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2941000  inst.: 241184664 (ipc=82.0) sim_rate=93121 (inst/sec) elapsed = 0:0:43:10 / Thu Apr 12 23:31:41 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2942000  inst.: 241245044 (ipc=82.0) sim_rate=93108 (inst/sec) elapsed = 0:0:43:11 / Thu Apr 12 23:31:42 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2943500  inst.: 241353951 (ipc=82.0) sim_rate=93114 (inst/sec) elapsed = 0:0:43:12 / Thu Apr 12 23:31:43 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2944500  inst.: 241425480 (ipc=82.0) sim_rate=93106 (inst/sec) elapsed = 0:0:43:13 / Thu Apr 12 23:31:44 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(8,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2946000  inst.: 241524498 (ipc=82.0) sim_rate=93108 (inst/sec) elapsed = 0:0:43:14 / Thu Apr 12 23:31:45 2018
GPGPU-Sim uArch: cycles simulated: 2947000  inst.: 241592891 (ipc=82.0) sim_rate=93099 (inst/sec) elapsed = 0:0:43:15 / Thu Apr 12 23:31:46 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2948000  inst.: 241664417 (ipc=82.0) sim_rate=93091 (inst/sec) elapsed = 0:0:43:16 / Thu Apr 12 23:31:47 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(1,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2949500  inst.: 241767064 (ipc=82.0) sim_rate=93094 (inst/sec) elapsed = 0:0:43:17 / Thu Apr 12 23:31:48 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(6,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2950500  inst.: 241839923 (ipc=82.0) sim_rate=93086 (inst/sec) elapsed = 0:0:43:18 / Thu Apr 12 23:31:49 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2952000  inst.: 241959578 (ipc=82.0) sim_rate=93097 (inst/sec) elapsed = 0:0:43:19 / Thu Apr 12 23:31:50 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2953000  inst.: 242032001 (ipc=82.0) sim_rate=93089 (inst/sec) elapsed = 0:0:43:20 / Thu Apr 12 23:31:51 2018
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(2,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2954000  inst.: 242107957 (ipc=82.0) sim_rate=93082 (inst/sec) elapsed = 0:0:43:21 / Thu Apr 12 23:31:52 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2955500  inst.: 242215907 (ipc=82.0) sim_rate=93088 (inst/sec) elapsed = 0:0:43:22 / Thu Apr 12 23:31:53 2018
GPGPU-Sim uArch: cycles simulated: 2956500  inst.: 242284087 (ipc=81.9) sim_rate=93078 (inst/sec) elapsed = 0:0:43:23 / Thu Apr 12 23:31:54 2018
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2958000  inst.: 242394633 (ipc=81.9) sim_rate=93085 (inst/sec) elapsed = 0:0:43:24 / Thu Apr 12 23:31:55 2018
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(2,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2959000  inst.: 242466702 (ipc=81.9) sim_rate=93077 (inst/sec) elapsed = 0:0:43:25 / Thu Apr 12 23:31:56 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(5,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2960000  inst.: 242541858 (ipc=81.9) sim_rate=93070 (inst/sec) elapsed = 0:0:43:26 / Thu Apr 12 23:31:57 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(1,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2961500  inst.: 242640301 (ipc=81.9) sim_rate=93072 (inst/sec) elapsed = 0:0:43:27 / Thu Apr 12 23:31:58 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(5,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2962500  inst.: 242712449 (ipc=81.9) sim_rate=93064 (inst/sec) elapsed = 0:0:43:28 / Thu Apr 12 23:31:59 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(4,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2963500  inst.: 242791038 (ipc=81.9) sim_rate=93059 (inst/sec) elapsed = 0:0:43:29 / Thu Apr 12 23:32:00 2018
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2965000  inst.: 242895744 (ipc=81.9) sim_rate=93063 (inst/sec) elapsed = 0:0:43:30 / Thu Apr 12 23:32:01 2018
GPGPU-Sim uArch: cycles simulated: 2966000  inst.: 242972374 (ipc=81.9) sim_rate=93057 (inst/sec) elapsed = 0:0:43:31 / Thu Apr 12 23:32:02 2018
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(6,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2967500  inst.: 243074315 (ipc=81.9) sim_rate=93060 (inst/sec) elapsed = 0:0:43:32 / Thu Apr 12 23:32:03 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2968500  inst.: 243146801 (ipc=81.9) sim_rate=93052 (inst/sec) elapsed = 0:0:43:33 / Thu Apr 12 23:32:04 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(4,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2970000  inst.: 243251514 (ipc=81.9) sim_rate=93057 (inst/sec) elapsed = 0:0:43:34 / Thu Apr 12 23:32:05 2018
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2971000  inst.: 243318129 (ipc=81.9) sim_rate=93047 (inst/sec) elapsed = 0:0:43:35 / Thu Apr 12 23:32:06 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(7,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2972500  inst.: 243422644 (ipc=81.9) sim_rate=93051 (inst/sec) elapsed = 0:0:43:36 / Thu Apr 12 23:32:07 2018
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2973500  inst.: 243501165 (ipc=81.9) sim_rate=93045 (inst/sec) elapsed = 0:0:43:37 / Thu Apr 12 23:32:08 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2975000  inst.: 243605895 (ipc=81.9) sim_rate=93050 (inst/sec) elapsed = 0:0:43:38 / Thu Apr 12 23:32:09 2018
GPGPU-Sim uArch: cycles simulated: 2976000  inst.: 243672894 (ipc=81.9) sim_rate=93040 (inst/sec) elapsed = 0:0:43:39 / Thu Apr 12 23:32:10 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2977000  inst.: 243737477 (ipc=81.9) sim_rate=93029 (inst/sec) elapsed = 0:0:43:40 / Thu Apr 12 23:32:11 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2978000  inst.: 243815723 (ipc=81.9) sim_rate=93023 (inst/sec) elapsed = 0:0:43:41 / Thu Apr 12 23:32:12 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2979500  inst.: 243918573 (ipc=81.9) sim_rate=93027 (inst/sec) elapsed = 0:0:43:42 / Thu Apr 12 23:32:13 2018
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2980500  inst.: 243991059 (ipc=81.9) sim_rate=93019 (inst/sec) elapsed = 0:0:43:43 / Thu Apr 12 23:32:14 2018
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(4,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2982000  inst.: 244095306 (ipc=81.9) sim_rate=93024 (inst/sec) elapsed = 0:0:43:44 / Thu Apr 12 23:32:15 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(1,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2983000  inst.: 244164606 (ipc=81.9) sim_rate=93015 (inst/sec) elapsed = 0:0:43:45 / Thu Apr 12 23:32:16 2018
GPGPU-Sim uArch: cycles simulated: 2984000  inst.: 244235209 (ipc=81.8) sim_rate=93006 (inst/sec) elapsed = 0:0:43:46 / Thu Apr 12 23:32:17 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2985500  inst.: 244335011 (ipc=81.8) sim_rate=93009 (inst/sec) elapsed = 0:0:43:47 / Thu Apr 12 23:32:18 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(2,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2986500  inst.: 244401321 (ipc=81.8) sim_rate=92998 (inst/sec) elapsed = 0:0:43:48 / Thu Apr 12 23:32:19 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2987500  inst.: 244466303 (ipc=81.8) sim_rate=92988 (inst/sec) elapsed = 0:0:43:49 / Thu Apr 12 23:32:20 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(1,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2989000  inst.: 244572507 (ipc=81.8) sim_rate=92993 (inst/sec) elapsed = 0:0:43:50 / Thu Apr 12 23:32:21 2018
GPGPU-Sim uArch: cycles simulated: 2990000  inst.: 244643317 (ipc=81.8) sim_rate=92984 (inst/sec) elapsed = 0:0:43:51 / Thu Apr 12 23:32:22 2018
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(8,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2991500  inst.: 244741303 (ipc=81.8) sim_rate=92986 (inst/sec) elapsed = 0:0:43:52 / Thu Apr 12 23:32:23 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2993000  inst.: 244845844 (ipc=81.8) sim_rate=92991 (inst/sec) elapsed = 0:0:43:53 / Thu Apr 12 23:32:24 2018
GPGPU-Sim uArch: cycles simulated: 2994000  inst.: 244930891 (ipc=81.8) sim_rate=92988 (inst/sec) elapsed = 0:0:43:54 / Thu Apr 12 23:32:25 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(8,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2995000  inst.: 245005151 (ipc=81.8) sim_rate=92981 (inst/sec) elapsed = 0:0:43:55 / Thu Apr 12 23:32:26 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2996500  inst.: 245113779 (ipc=81.8) sim_rate=92987 (inst/sec) elapsed = 0:0:43:56 / Thu Apr 12 23:32:27 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(0,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2998000  inst.: 245221400 (ipc=81.8) sim_rate=92992 (inst/sec) elapsed = 0:0:43:57 / Thu Apr 12 23:32:28 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(4,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2999000  inst.: 245279482 (ipc=81.8) sim_rate=92979 (inst/sec) elapsed = 0:0:43:58 / Thu Apr 12 23:32:29 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3000500  inst.: 245382722 (ipc=81.8) sim_rate=92983 (inst/sec) elapsed = 0:0:43:59 / Thu Apr 12 23:32:30 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3001500  inst.: 245452048 (ipc=81.8) sim_rate=92974 (inst/sec) elapsed = 0:0:44:00 / Thu Apr 12 23:32:31 2018
GPGPU-Sim uArch: cycles simulated: 3002500  inst.: 245518107 (ipc=81.8) sim_rate=92964 (inst/sec) elapsed = 0:0:44:01 / Thu Apr 12 23:32:32 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3004000  inst.: 245620859 (ipc=81.8) sim_rate=92967 (inst/sec) elapsed = 0:0:44:02 / Thu Apr 12 23:32:33 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3005000  inst.: 245694049 (ipc=81.8) sim_rate=92960 (inst/sec) elapsed = 0:0:44:03 / Thu Apr 12 23:32:34 2018
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(7,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3006500  inst.: 245804299 (ipc=81.8) sim_rate=92966 (inst/sec) elapsed = 0:0:44:04 / Thu Apr 12 23:32:35 2018
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(2,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3007500  inst.: 245874233 (ipc=81.8) sim_rate=92958 (inst/sec) elapsed = 0:0:44:05 / Thu Apr 12 23:32:36 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3008500  inst.: 245947723 (ipc=81.8) sim_rate=92950 (inst/sec) elapsed = 0:0:44:06 / Thu Apr 12 23:32:37 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3009500  inst.: 246023101 (ipc=81.7) sim_rate=92944 (inst/sec) elapsed = 0:0:44:07 / Thu Apr 12 23:32:38 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(7,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3011000  inst.: 246131585 (ipc=81.7) sim_rate=92949 (inst/sec) elapsed = 0:0:44:08 / Thu Apr 12 23:32:39 2018
GPGPU-Sim uArch: cycles simulated: 3012000  inst.: 246205911 (ipc=81.7) sim_rate=92942 (inst/sec) elapsed = 0:0:44:09 / Thu Apr 12 23:32:40 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3013000  inst.: 246276155 (ipc=81.7) sim_rate=92934 (inst/sec) elapsed = 0:0:44:10 / Thu Apr 12 23:32:41 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(0,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3014500  inst.: 246379082 (ipc=81.7) sim_rate=92938 (inst/sec) elapsed = 0:0:44:11 / Thu Apr 12 23:32:42 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3016000  inst.: 246477681 (ipc=81.7) sim_rate=92940 (inst/sec) elapsed = 0:0:44:12 / Thu Apr 12 23:32:43 2018
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3017500  inst.: 246581863 (ipc=81.7) sim_rate=92944 (inst/sec) elapsed = 0:0:44:13 / Thu Apr 12 23:32:44 2018
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3018500  inst.: 246653211 (ipc=81.7) sim_rate=92936 (inst/sec) elapsed = 0:0:44:14 / Thu Apr 12 23:32:45 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(2,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3020000  inst.: 246760131 (ipc=81.7) sim_rate=92941 (inst/sec) elapsed = 0:0:44:15 / Thu Apr 12 23:32:46 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3021000  inst.: 246836537 (ipc=81.7) sim_rate=92935 (inst/sec) elapsed = 0:0:44:16 / Thu Apr 12 23:32:47 2018
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(8,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3022500  inst.: 246934557 (ipc=81.7) sim_rate=92937 (inst/sec) elapsed = 0:0:44:17 / Thu Apr 12 23:32:48 2018
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3023500  inst.: 246999310 (ipc=81.7) sim_rate=92926 (inst/sec) elapsed = 0:0:44:18 / Thu Apr 12 23:32:49 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3025000  inst.: 247108147 (ipc=81.7) sim_rate=92932 (inst/sec) elapsed = 0:0:44:19 / Thu Apr 12 23:32:50 2018
GPGPU-Sim uArch: cycles simulated: 3026000  inst.: 247176614 (ipc=81.7) sim_rate=92923 (inst/sec) elapsed = 0:0:44:20 / Thu Apr 12 23:32:51 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3027500  inst.: 247274502 (ipc=81.7) sim_rate=92925 (inst/sec) elapsed = 0:0:44:21 / Thu Apr 12 23:32:52 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(0,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3029000  inst.: 247375634 (ipc=81.7) sim_rate=92928 (inst/sec) elapsed = 0:0:44:22 / Thu Apr 12 23:32:53 2018
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3030000  inst.: 247451954 (ipc=81.7) sim_rate=92922 (inst/sec) elapsed = 0:0:44:23 / Thu Apr 12 23:32:54 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(8,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3031000  inst.: 247524398 (ipc=81.7) sim_rate=92914 (inst/sec) elapsed = 0:0:44:24 / Thu Apr 12 23:32:55 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3032500  inst.: 247633393 (ipc=81.7) sim_rate=92920 (inst/sec) elapsed = 0:0:44:25 / Thu Apr 12 23:32:56 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(5,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3033500  inst.: 247709108 (ipc=81.7) sim_rate=92914 (inst/sec) elapsed = 0:0:44:26 / Thu Apr 12 23:32:57 2018
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3035000  inst.: 247819581 (ipc=81.7) sim_rate=92920 (inst/sec) elapsed = 0:0:44:27 / Thu Apr 12 23:32:58 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3036000  inst.: 247887563 (ipc=81.6) sim_rate=92911 (inst/sec) elapsed = 0:0:44:28 / Thu Apr 12 23:32:59 2018
GPGPU-Sim uArch: cycles simulated: 3037000  inst.: 247963003 (ipc=81.6) sim_rate=92904 (inst/sec) elapsed = 0:0:44:29 / Thu Apr 12 23:33:00 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(6,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3038000  inst.: 248043493 (ipc=81.6) sim_rate=92900 (inst/sec) elapsed = 0:0:44:30 / Thu Apr 12 23:33:01 2018
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3039500  inst.: 248142915 (ipc=81.6) sim_rate=92902 (inst/sec) elapsed = 0:0:44:31 / Thu Apr 12 23:33:02 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3040500  inst.: 248218090 (ipc=81.6) sim_rate=92895 (inst/sec) elapsed = 0:0:44:32 / Thu Apr 12 23:33:03 2018
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(6,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3042000  inst.: 248323995 (ipc=81.6) sim_rate=92900 (inst/sec) elapsed = 0:0:44:33 / Thu Apr 12 23:33:04 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3043000  inst.: 248393263 (ipc=81.6) sim_rate=92892 (inst/sec) elapsed = 0:0:44:34 / Thu Apr 12 23:33:05 2018
GPGPU-Sim uArch: cycles simulated: 3044000  inst.: 248462204 (ipc=81.6) sim_rate=92883 (inst/sec) elapsed = 0:0:44:35 / Thu Apr 12 23:33:06 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3045500  inst.: 248563474 (ipc=81.6) sim_rate=92886 (inst/sec) elapsed = 0:0:44:36 / Thu Apr 12 23:33:07 2018
GPGPU-Sim uArch: cycles simulated: 3046500  inst.: 248628178 (ipc=81.6) sim_rate=92875 (inst/sec) elapsed = 0:0:44:37 / Thu Apr 12 23:33:08 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(3,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3047500  inst.: 248708153 (ipc=81.6) sim_rate=92870 (inst/sec) elapsed = 0:0:44:38 / Thu Apr 12 23:33:09 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3049000  inst.: 248807458 (ipc=81.6) sim_rate=92873 (inst/sec) elapsed = 0:0:44:39 / Thu Apr 12 23:33:10 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3050500  inst.: 248921228 (ipc=81.6) sim_rate=92881 (inst/sec) elapsed = 0:0:44:40 / Thu Apr 12 23:33:11 2018
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3051500  inst.: 248996183 (ipc=81.6) sim_rate=92874 (inst/sec) elapsed = 0:0:44:41 / Thu Apr 12 23:33:12 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(0,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3053000  inst.: 249109656 (ipc=81.6) sim_rate=92882 (inst/sec) elapsed = 0:0:44:42 / Thu Apr 12 23:33:13 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(4,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3054000  inst.: 249179603 (ipc=81.6) sim_rate=92873 (inst/sec) elapsed = 0:0:44:43 / Thu Apr 12 23:33:14 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3055000  inst.: 249253147 (ipc=81.6) sim_rate=92866 (inst/sec) elapsed = 0:0:44:44 / Thu Apr 12 23:33:15 2018
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3056500  inst.: 249361105 (ipc=81.6) sim_rate=92871 (inst/sec) elapsed = 0:0:44:45 / Thu Apr 12 23:33:16 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(6,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3057500  inst.: 249443298 (ipc=81.6) sim_rate=92867 (inst/sec) elapsed = 0:0:44:46 / Thu Apr 12 23:33:17 2018
GPGPU-Sim uArch: cycles simulated: 3058500  inst.: 249512874 (ipc=81.6) sim_rate=92859 (inst/sec) elapsed = 0:0:44:47 / Thu Apr 12 23:33:18 2018
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3059500  inst.: 249585851 (ipc=81.6) sim_rate=92851 (inst/sec) elapsed = 0:0:44:48 / Thu Apr 12 23:33:19 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(1,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3061000  inst.: 249696791 (ipc=81.6) sim_rate=92858 (inst/sec) elapsed = 0:0:44:49 / Thu Apr 12 23:33:20 2018
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3062000  inst.: 249765553 (ipc=81.6) sim_rate=92849 (inst/sec) elapsed = 0:0:44:50 / Thu Apr 12 23:33:21 2018
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3063000  inst.: 249846290 (ipc=81.6) sim_rate=92845 (inst/sec) elapsed = 0:0:44:51 / Thu Apr 12 23:33:22 2018
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3064500  inst.: 249964793 (ipc=81.6) sim_rate=92854 (inst/sec) elapsed = 0:0:44:52 / Thu Apr 12 23:33:23 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3066000  inst.: 250072695 (ipc=81.6) sim_rate=92860 (inst/sec) elapsed = 0:0:44:53 / Thu Apr 12 23:33:24 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(1,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3067000  inst.: 250147674 (ipc=81.6) sim_rate=92853 (inst/sec) elapsed = 0:0:44:54 / Thu Apr 12 23:33:25 2018
GPGPU-Sim uArch: cycles simulated: 3068000  inst.: 250217694 (ipc=81.6) sim_rate=92845 (inst/sec) elapsed = 0:0:44:55 / Thu Apr 12 23:33:26 2018
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3069000  inst.: 250291454 (ipc=81.6) sim_rate=92838 (inst/sec) elapsed = 0:0:44:56 / Thu Apr 12 23:33:27 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3070500  inst.: 250411561 (ipc=81.6) sim_rate=92848 (inst/sec) elapsed = 0:0:44:57 / Thu Apr 12 23:33:28 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(4,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3071500  inst.: 250481828 (ipc=81.6) sim_rate=92839 (inst/sec) elapsed = 0:0:44:58 / Thu Apr 12 23:33:29 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3072500  inst.: 250562801 (ipc=81.6) sim_rate=92835 (inst/sec) elapsed = 0:0:44:59 / Thu Apr 12 23:33:30 2018
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3074000  inst.: 250667313 (ipc=81.5) sim_rate=92839 (inst/sec) elapsed = 0:0:45:00 / Thu Apr 12 23:33:31 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3075000  inst.: 250735635 (ipc=81.5) sim_rate=92830 (inst/sec) elapsed = 0:0:45:01 / Thu Apr 12 23:33:32 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(0,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3076500  inst.: 250838755 (ipc=81.5) sim_rate=92834 (inst/sec) elapsed = 0:0:45:02 / Thu Apr 12 23:33:33 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3077500  inst.: 250915976 (ipc=81.5) sim_rate=92828 (inst/sec) elapsed = 0:0:45:03 / Thu Apr 12 23:33:34 2018
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3079000  inst.: 251026918 (ipc=81.5) sim_rate=92835 (inst/sec) elapsed = 0:0:45:04 / Thu Apr 12 23:33:35 2018
GPGPU-Sim uArch: cycles simulated: 3080000  inst.: 251090576 (ipc=81.5) sim_rate=92824 (inst/sec) elapsed = 0:0:45:05 / Thu Apr 12 23:33:36 2018
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3081500  inst.: 251208963 (ipc=81.5) sim_rate=92834 (inst/sec) elapsed = 0:0:45:06 / Thu Apr 12 23:33:37 2018
GPGPU-Sim uArch: cycles simulated: 3082500  inst.: 251292806 (ipc=81.5) sim_rate=92830 (inst/sec) elapsed = 0:0:45:07 / Thu Apr 12 23:33:38 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3083500  inst.: 251363818 (ipc=81.5) sim_rate=92822 (inst/sec) elapsed = 0:0:45:08 / Thu Apr 12 23:33:39 2018
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(1,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3085000  inst.: 251469013 (ipc=81.5) sim_rate=92827 (inst/sec) elapsed = 0:0:45:09 / Thu Apr 12 23:33:40 2018
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3086000  inst.: 251541577 (ipc=81.5) sim_rate=92819 (inst/sec) elapsed = 0:0:45:10 / Thu Apr 12 23:33:41 2018
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(7,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3087500  inst.: 251645405 (ipc=81.5) sim_rate=92823 (inst/sec) elapsed = 0:0:45:11 / Thu Apr 12 23:33:42 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3088500  inst.: 251717184 (ipc=81.5) sim_rate=92816 (inst/sec) elapsed = 0:0:45:12 / Thu Apr 12 23:33:43 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(3,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3089500  inst.: 251788297 (ipc=81.5) sim_rate=92808 (inst/sec) elapsed = 0:0:45:13 / Thu Apr 12 23:33:44 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3091000  inst.: 251899368 (ipc=81.5) sim_rate=92814 (inst/sec) elapsed = 0:0:45:14 / Thu Apr 12 23:33:45 2018
GPGPU-Sim uArch: cycles simulated: 3092000  inst.: 251973895 (ipc=81.5) sim_rate=92808 (inst/sec) elapsed = 0:0:45:15 / Thu Apr 12 23:33:46 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3093500  inst.: 252102277 (ipc=81.5) sim_rate=92821 (inst/sec) elapsed = 0:0:45:16 / Thu Apr 12 23:33:47 2018
GPGPU-Sim uArch: cycles simulated: 3094500  inst.: 252174842 (ipc=81.5) sim_rate=92813 (inst/sec) elapsed = 0:0:45:17 / Thu Apr 12 23:33:48 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3095500  inst.: 252247312 (ipc=81.5) sim_rate=92806 (inst/sec) elapsed = 0:0:45:18 / Thu Apr 12 23:33:49 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3097000  inst.: 252360886 (ipc=81.5) sim_rate=92813 (inst/sec) elapsed = 0:0:45:19 / Thu Apr 12 23:33:50 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(0,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3098000  inst.: 252432121 (ipc=81.5) sim_rate=92805 (inst/sec) elapsed = 0:0:45:20 / Thu Apr 12 23:33:51 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3099500  inst.: 252547090 (ipc=81.5) sim_rate=92814 (inst/sec) elapsed = 0:0:45:21 / Thu Apr 12 23:33:52 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3100500  inst.: 252626636 (ipc=81.5) sim_rate=92809 (inst/sec) elapsed = 0:0:45:22 / Thu Apr 12 23:33:53 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3102000  inst.: 252739492 (ipc=81.5) sim_rate=92816 (inst/sec) elapsed = 0:0:45:23 / Thu Apr 12 23:33:54 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3103000  inst.: 252820223 (ipc=81.5) sim_rate=92812 (inst/sec) elapsed = 0:0:45:24 / Thu Apr 12 23:33:55 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3104500  inst.: 252940192 (ipc=81.5) sim_rate=92822 (inst/sec) elapsed = 0:0:45:25 / Thu Apr 12 23:33:56 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3105500  inst.: 253019127 (ipc=81.5) sim_rate=92816 (inst/sec) elapsed = 0:0:45:26 / Thu Apr 12 23:33:57 2018
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(1,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3106500  inst.: 253092883 (ipc=81.5) sim_rate=92810 (inst/sec) elapsed = 0:0:45:27 / Thu Apr 12 23:33:58 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3107500  inst.: 253174118 (ipc=81.5) sim_rate=92805 (inst/sec) elapsed = 0:0:45:28 / Thu Apr 12 23:33:59 2018
GPGPU-Sim uArch: cycles simulated: 3108500  inst.: 253250767 (ipc=81.5) sim_rate=92799 (inst/sec) elapsed = 0:0:45:29 / Thu Apr 12 23:34:00 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3109500  inst.: 253329836 (ipc=81.5) sim_rate=92794 (inst/sec) elapsed = 0:0:45:30 / Thu Apr 12 23:34:01 2018
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(4,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3110500  inst.: 253408791 (ipc=81.5) sim_rate=92789 (inst/sec) elapsed = 0:0:45:31 / Thu Apr 12 23:34:02 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3111500  inst.: 253485434 (ipc=81.5) sim_rate=92783 (inst/sec) elapsed = 0:0:45:32 / Thu Apr 12 23:34:03 2018
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3112500  inst.: 253560765 (ipc=81.5) sim_rate=92777 (inst/sec) elapsed = 0:0:45:33 / Thu Apr 12 23:34:04 2018
GPGPU-Sim uArch: cycles simulated: 3113500  inst.: 253632256 (ipc=81.5) sim_rate=92769 (inst/sec) elapsed = 0:0:45:34 / Thu Apr 12 23:34:05 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(0,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3114500  inst.: 253705413 (ipc=81.5) sim_rate=92762 (inst/sec) elapsed = 0:0:45:35 / Thu Apr 12 23:34:06 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3115500  inst.: 253771565 (ipc=81.5) sim_rate=92752 (inst/sec) elapsed = 0:0:45:36 / Thu Apr 12 23:34:07 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3116500  inst.: 253856424 (ipc=81.5) sim_rate=92749 (inst/sec) elapsed = 0:0:45:37 / Thu Apr 12 23:34:08 2018
GPGPU-Sim uArch: cycles simulated: 3117500  inst.: 253931498 (ipc=81.5) sim_rate=92743 (inst/sec) elapsed = 0:0:45:38 / Thu Apr 12 23:34:09 2018
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3118500  inst.: 254007744 (ipc=81.5) sim_rate=92737 (inst/sec) elapsed = 0:0:45:39 / Thu Apr 12 23:34:10 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3120000  inst.: 254115084 (ipc=81.4) sim_rate=92742 (inst/sec) elapsed = 0:0:45:40 / Thu Apr 12 23:34:11 2018
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(7,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3121000  inst.: 254188571 (ipc=81.4) sim_rate=92735 (inst/sec) elapsed = 0:0:45:41 / Thu Apr 12 23:34:12 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3122500  inst.: 254300167 (ipc=81.4) sim_rate=92742 (inst/sec) elapsed = 0:0:45:42 / Thu Apr 12 23:34:13 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(8,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3123500  inst.: 254366644 (ipc=81.4) sim_rate=92733 (inst/sec) elapsed = 0:0:45:43 / Thu Apr 12 23:34:14 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(1,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3124500  inst.: 254445600 (ipc=81.4) sim_rate=92727 (inst/sec) elapsed = 0:0:45:44 / Thu Apr 12 23:34:15 2018
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3125500  inst.: 254525992 (ipc=81.4) sim_rate=92723 (inst/sec) elapsed = 0:0:45:45 / Thu Apr 12 23:34:16 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3127000  inst.: 254636448 (ipc=81.4) sim_rate=92729 (inst/sec) elapsed = 0:0:45:46 / Thu Apr 12 23:34:17 2018
GPGPU-Sim uArch: cycles simulated: 3128000  inst.: 254709773 (ipc=81.4) sim_rate=92722 (inst/sec) elapsed = 0:0:45:47 / Thu Apr 12 23:34:18 2018
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(1,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3129000  inst.: 254776995 (ipc=81.4) sim_rate=92713 (inst/sec) elapsed = 0:0:45:48 / Thu Apr 12 23:34:19 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3130000  inst.: 254849450 (ipc=81.4) sim_rate=92706 (inst/sec) elapsed = 0:0:45:49 / Thu Apr 12 23:34:20 2018
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3131000  inst.: 254929400 (ipc=81.4) sim_rate=92701 (inst/sec) elapsed = 0:0:45:50 / Thu Apr 12 23:34:21 2018
GPGPU-Sim uArch: cycles simulated: 3132000  inst.: 254993962 (ipc=81.4) sim_rate=92691 (inst/sec) elapsed = 0:0:45:51 / Thu Apr 12 23:34:22 2018
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(8,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3133000  inst.: 255062080 (ipc=81.4) sim_rate=92682 (inst/sec) elapsed = 0:0:45:52 / Thu Apr 12 23:34:23 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(1,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3134500  inst.: 255181897 (ipc=81.4) sim_rate=92692 (inst/sec) elapsed = 0:0:45:53 / Thu Apr 12 23:34:24 2018
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(7,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3135500  inst.: 255254824 (ipc=81.4) sim_rate=92685 (inst/sec) elapsed = 0:0:45:54 / Thu Apr 12 23:34:25 2018
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3136500  inst.: 255335446 (ipc=81.4) sim_rate=92680 (inst/sec) elapsed = 0:0:45:55 / Thu Apr 12 23:34:26 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3137500  inst.: 255413964 (ipc=81.4) sim_rate=92675 (inst/sec) elapsed = 0:0:45:56 / Thu Apr 12 23:34:27 2018
GPGPU-Sim uArch: cycles simulated: 3138500  inst.: 255499362 (ipc=81.4) sim_rate=92672 (inst/sec) elapsed = 0:0:45:57 / Thu Apr 12 23:34:28 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(0,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3140000  inst.: 255602458 (ipc=81.4) sim_rate=92676 (inst/sec) elapsed = 0:0:45:58 / Thu Apr 12 23:34:29 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3140318,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3140500  inst.: 255635534 (ipc=81.4) sim_rate=92655 (inst/sec) elapsed = 0:0:45:59 / Thu Apr 12 23:34:30 2018
GPGPU-Sim uArch: cycles simulated: 3141500  inst.: 255697376 (ipc=81.4) sim_rate=92643 (inst/sec) elapsed = 0:0:46:00 / Thu Apr 12 23:34:31 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(6,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3143000  inst.: 255802914 (ipc=81.4) sim_rate=92648 (inst/sec) elapsed = 0:0:46:01 / Thu Apr 12 23:34:32 2018
GPGPU-Sim uArch: cycles simulated: 3144000  inst.: 255885962 (ipc=81.4) sim_rate=92645 (inst/sec) elapsed = 0:0:46:02 / Thu Apr 12 23:34:33 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3145000  inst.: 255965809 (ipc=81.4) sim_rate=92640 (inst/sec) elapsed = 0:0:46:03 / Thu Apr 12 23:34:34 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(5,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3146000  inst.: 256041706 (ipc=81.4) sim_rate=92634 (inst/sec) elapsed = 0:0:46:04 / Thu Apr 12 23:34:35 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(4,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3147000  inst.: 256115394 (ipc=81.4) sim_rate=92627 (inst/sec) elapsed = 0:0:46:05 / Thu Apr 12 23:34:36 2018
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3148000  inst.: 256198042 (ipc=81.4) sim_rate=92624 (inst/sec) elapsed = 0:0:46:06 / Thu Apr 12 23:34:37 2018
GPGPU-Sim uArch: cycles simulated: 3149000  inst.: 256274314 (ipc=81.4) sim_rate=92618 (inst/sec) elapsed = 0:0:46:07 / Thu Apr 12 23:34:38 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(0,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3150000  inst.: 256338205 (ipc=81.4) sim_rate=92607 (inst/sec) elapsed = 0:0:46:08 / Thu Apr 12 23:34:39 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(7,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3151000  inst.: 256399998 (ipc=81.4) sim_rate=92596 (inst/sec) elapsed = 0:0:46:09 / Thu Apr 12 23:34:40 2018
GPGPU-Sim uArch: cycles simulated: 3152000  inst.: 256475214 (ipc=81.4) sim_rate=92590 (inst/sec) elapsed = 0:0:46:10 / Thu Apr 12 23:34:41 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(2,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3153500  inst.: 256585696 (ipc=81.4) sim_rate=92596 (inst/sec) elapsed = 0:0:46:11 / Thu Apr 12 23:34:42 2018
GPGPU-Sim uArch: cycles simulated: 3154500  inst.: 256662328 (ipc=81.4) sim_rate=92591 (inst/sec) elapsed = 0:0:46:12 / Thu Apr 12 23:34:43 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3155500  inst.: 256739578 (ipc=81.4) sim_rate=92585 (inst/sec) elapsed = 0:0:46:13 / Thu Apr 12 23:34:44 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3156500  inst.: 256807117 (ipc=81.4) sim_rate=92576 (inst/sec) elapsed = 0:0:46:14 / Thu Apr 12 23:34:45 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(5,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3157500  inst.: 256889008 (ipc=81.4) sim_rate=92572 (inst/sec) elapsed = 0:0:46:15 / Thu Apr 12 23:34:46 2018
GPGPU-Sim uArch: cycles simulated: 3158500  inst.: 256965104 (ipc=81.4) sim_rate=92566 (inst/sec) elapsed = 0:0:46:16 / Thu Apr 12 23:34:47 2018
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3159500  inst.: 257033509 (ipc=81.4) sim_rate=92557 (inst/sec) elapsed = 0:0:46:17 / Thu Apr 12 23:34:48 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3160500  inst.: 257106362 (ipc=81.3) sim_rate=92550 (inst/sec) elapsed = 0:0:46:18 / Thu Apr 12 23:34:49 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(4,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3161500  inst.: 257187479 (ipc=81.3) sim_rate=92546 (inst/sec) elapsed = 0:0:46:19 / Thu Apr 12 23:34:50 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3162413,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3162500  inst.: 257256813 (ipc=81.3) sim_rate=92538 (inst/sec) elapsed = 0:0:46:20 / Thu Apr 12 23:34:51 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3163500  inst.: 257325429 (ipc=81.3) sim_rate=92529 (inst/sec) elapsed = 0:0:46:21 / Thu Apr 12 23:34:52 2018
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3164500  inst.: 257389845 (ipc=81.3) sim_rate=92519 (inst/sec) elapsed = 0:0:46:22 / Thu Apr 12 23:34:53 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(4,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3165500  inst.: 257475982 (ipc=81.3) sim_rate=92517 (inst/sec) elapsed = 0:0:46:23 / Thu Apr 12 23:34:54 2018
GPGPU-Sim uArch: cycles simulated: 3166500  inst.: 257548516 (ipc=81.3) sim_rate=92510 (inst/sec) elapsed = 0:0:46:24 / Thu Apr 12 23:34:55 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3167500  inst.: 257631471 (ipc=81.3) sim_rate=92506 (inst/sec) elapsed = 0:0:46:25 / Thu Apr 12 23:34:56 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(1,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3168000  inst.: 257666979 (ipc=81.3) sim_rate=92486 (inst/sec) elapsed = 0:0:46:26 / Thu Apr 12 23:34:57 2018
GPGPU-Sim uArch: cycles simulated: 3169000  inst.: 257725354 (ipc=81.3) sim_rate=92474 (inst/sec) elapsed = 0:0:46:27 / Thu Apr 12 23:34:58 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(8,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3170500  inst.: 257823924 (ipc=81.3) sim_rate=92476 (inst/sec) elapsed = 0:0:46:28 / Thu Apr 12 23:34:59 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3171500  inst.: 257892227 (ipc=81.3) sim_rate=92467 (inst/sec) elapsed = 0:0:46:29 / Thu Apr 12 23:35:00 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(2,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3172500  inst.: 257966350 (ipc=81.3) sim_rate=92461 (inst/sec) elapsed = 0:0:46:30 / Thu Apr 12 23:35:01 2018
GPGPU-Sim uArch: cycles simulated: 3173500  inst.: 258040354 (ipc=81.3) sim_rate=92454 (inst/sec) elapsed = 0:0:46:31 / Thu Apr 12 23:35:02 2018
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3174500  inst.: 258110363 (ipc=81.3) sim_rate=92446 (inst/sec) elapsed = 0:0:46:32 / Thu Apr 12 23:35:03 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3175500  inst.: 258187810 (ipc=81.3) sim_rate=92441 (inst/sec) elapsed = 0:0:46:33 / Thu Apr 12 23:35:04 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(5,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3176500  inst.: 258272831 (ipc=81.3) sim_rate=92438 (inst/sec) elapsed = 0:0:46:34 / Thu Apr 12 23:35:05 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3177500  inst.: 258342231 (ipc=81.3) sim_rate=92430 (inst/sec) elapsed = 0:0:46:35 / Thu Apr 12 23:35:06 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3179000  inst.: 258454914 (ipc=81.3) sim_rate=92437 (inst/sec) elapsed = 0:0:46:36 / Thu Apr 12 23:35:07 2018
GPGPU-Sim uArch: cycles simulated: 3180000  inst.: 258525237 (ipc=81.3) sim_rate=92429 (inst/sec) elapsed = 0:0:46:37 / Thu Apr 12 23:35:08 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(7,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3181000  inst.: 258591811 (ipc=81.3) sim_rate=92420 (inst/sec) elapsed = 0:0:46:38 / Thu Apr 12 23:35:09 2018
GPGPU-Sim uArch: cycles simulated: 3181500  inst.: 258626215 (ipc=81.3) sim_rate=92399 (inst/sec) elapsed = 0:0:46:39 / Thu Apr 12 23:35:10 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(8,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3182500  inst.: 258700210 (ipc=81.3) sim_rate=92392 (inst/sec) elapsed = 0:0:46:40 / Thu Apr 12 23:35:11 2018
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3184000  inst.: 258800330 (ipc=81.3) sim_rate=92395 (inst/sec) elapsed = 0:0:46:41 / Thu Apr 12 23:35:12 2018
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3185000  inst.: 258876402 (ipc=81.3) sim_rate=92389 (inst/sec) elapsed = 0:0:46:42 / Thu Apr 12 23:35:13 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3186000  inst.: 258959717 (ipc=81.3) sim_rate=92386 (inst/sec) elapsed = 0:0:46:43 / Thu Apr 12 23:35:14 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3187000  inst.: 259038019 (ipc=81.3) sim_rate=92381 (inst/sec) elapsed = 0:0:46:44 / Thu Apr 12 23:35:15 2018
GPGPU-Sim uArch: cycles simulated: 3188000  inst.: 259105270 (ipc=81.3) sim_rate=92372 (inst/sec) elapsed = 0:0:46:45 / Thu Apr 12 23:35:16 2018
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3189000  inst.: 259182261 (ipc=81.3) sim_rate=92367 (inst/sec) elapsed = 0:0:46:46 / Thu Apr 12 23:35:17 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3190000  inst.: 259255494 (ipc=81.3) sim_rate=92360 (inst/sec) elapsed = 0:0:46:47 / Thu Apr 12 23:35:18 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3190025,0), 4 CTAs running
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3191000  inst.: 259333978 (ipc=81.3) sim_rate=92355 (inst/sec) elapsed = 0:0:46:48 / Thu Apr 12 23:35:19 2018
GPGPU-Sim uArch: cycles simulated: 3192000  inst.: 259405472 (ipc=81.3) sim_rate=92347 (inst/sec) elapsed = 0:0:46:49 / Thu Apr 12 23:35:20 2018
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3193000  inst.: 259480372 (ipc=81.3) sim_rate=92341 (inst/sec) elapsed = 0:0:46:50 / Thu Apr 12 23:35:21 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3194000  inst.: 259546429 (ipc=81.3) sim_rate=92332 (inst/sec) elapsed = 0:0:46:51 / Thu Apr 12 23:35:22 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3195500  inst.: 259664150 (ipc=81.3) sim_rate=92341 (inst/sec) elapsed = 0:0:46:52 / Thu Apr 12 23:35:23 2018
GPGPU-Sim uArch: cycles simulated: 3196000  inst.: 259698285 (ipc=81.3) sim_rate=92320 (inst/sec) elapsed = 0:0:46:53 / Thu Apr 12 23:35:24 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3197500  inst.: 259813024 (ipc=81.3) sim_rate=92328 (inst/sec) elapsed = 0:0:46:54 / Thu Apr 12 23:35:25 2018
GPGPU-Sim uArch: cycles simulated: 3198500  inst.: 259886827 (ipc=81.3) sim_rate=92322 (inst/sec) elapsed = 0:0:46:55 / Thu Apr 12 23:35:26 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(6,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3199500  inst.: 259959184 (ipc=81.2) sim_rate=92315 (inst/sec) elapsed = 0:0:46:56 / Thu Apr 12 23:35:27 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(1,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3200500  inst.: 260023545 (ipc=81.2) sim_rate=92305 (inst/sec) elapsed = 0:0:46:57 / Thu Apr 12 23:35:28 2018
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3201500  inst.: 260092856 (ipc=81.2) sim_rate=92296 (inst/sec) elapsed = 0:0:46:58 / Thu Apr 12 23:35:29 2018
GPGPU-Sim uArch: cycles simulated: 3202500  inst.: 260169843 (ipc=81.2) sim_rate=92291 (inst/sec) elapsed = 0:0:46:59 / Thu Apr 12 23:35:30 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3203500  inst.: 260247314 (ipc=81.2) sim_rate=92286 (inst/sec) elapsed = 0:0:47:00 / Thu Apr 12 23:35:31 2018
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3204500  inst.: 260321362 (ipc=81.2) sim_rate=92279 (inst/sec) elapsed = 0:0:47:01 / Thu Apr 12 23:35:32 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3205500  inst.: 260395471 (ipc=81.2) sim_rate=92273 (inst/sec) elapsed = 0:0:47:02 / Thu Apr 12 23:35:33 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3207000  inst.: 260493169 (ipc=81.2) sim_rate=92275 (inst/sec) elapsed = 0:0:47:03 / Thu Apr 12 23:35:34 2018
GPGPU-Sim uArch: cycles simulated: 3208000  inst.: 260554828 (ipc=81.2) sim_rate=92264 (inst/sec) elapsed = 0:0:47:04 / Thu Apr 12 23:35:35 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3209000  inst.: 260621625 (ipc=81.2) sim_rate=92255 (inst/sec) elapsed = 0:0:47:05 / Thu Apr 12 23:35:36 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3210000  inst.: 260687583 (ipc=81.2) sim_rate=92246 (inst/sec) elapsed = 0:0:47:06 / Thu Apr 12 23:35:37 2018
GPGPU-Sim uArch: cycles simulated: 3211000  inst.: 260763817 (ipc=81.2) sim_rate=92240 (inst/sec) elapsed = 0:0:47:07 / Thu Apr 12 23:35:38 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(8,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3212000  inst.: 260837876 (ipc=81.2) sim_rate=92234 (inst/sec) elapsed = 0:0:47:08 / Thu Apr 12 23:35:39 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3213500  inst.: 260946354 (ipc=81.2) sim_rate=92239 (inst/sec) elapsed = 0:0:47:09 / Thu Apr 12 23:35:40 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(6,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3214500  inst.: 261012300 (ipc=81.2) sim_rate=92230 (inst/sec) elapsed = 0:0:47:10 / Thu Apr 12 23:35:41 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3215500  inst.: 261076558 (ipc=81.2) sim_rate=92220 (inst/sec) elapsed = 0:0:47:11 / Thu Apr 12 23:35:42 2018
GPGPU-Sim uArch: cycles simulated: 3216500  inst.: 261147698 (ipc=81.2) sim_rate=92213 (inst/sec) elapsed = 0:0:47:12 / Thu Apr 12 23:35:43 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3217500  inst.: 261224110 (ipc=81.2) sim_rate=92207 (inst/sec) elapsed = 0:0:47:13 / Thu Apr 12 23:35:44 2018
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(5,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3219000  inst.: 261331453 (ipc=81.2) sim_rate=92212 (inst/sec) elapsed = 0:0:47:14 / Thu Apr 12 23:35:45 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3220000  inst.: 261396301 (ipc=81.2) sim_rate=92203 (inst/sec) elapsed = 0:0:47:15 / Thu Apr 12 23:35:46 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(7,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3221000  inst.: 261471215 (ipc=81.2) sim_rate=92197 (inst/sec) elapsed = 0:0:47:16 / Thu Apr 12 23:35:47 2018
GPGPU-Sim uArch: cycles simulated: 3222000  inst.: 261533998 (ipc=81.2) sim_rate=92186 (inst/sec) elapsed = 0:0:47:17 / Thu Apr 12 23:35:48 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3223000  inst.: 261606072 (ipc=81.2) sim_rate=92179 (inst/sec) elapsed = 0:0:47:18 / Thu Apr 12 23:35:49 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(4,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3224000  inst.: 261681844 (ipc=81.2) sim_rate=92173 (inst/sec) elapsed = 0:0:47:19 / Thu Apr 12 23:35:50 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 261761509 (ipc=81.2) sim_rate=92169 (inst/sec) elapsed = 0:0:47:20 / Thu Apr 12 23:35:51 2018
GPGPU-Sim uArch: cycles simulated: 3226000  inst.: 261823741 (ipc=81.2) sim_rate=92159 (inst/sec) elapsed = 0:0:47:21 / Thu Apr 12 23:35:52 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(5,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3227000  inst.: 261892336 (ipc=81.2) sim_rate=92150 (inst/sec) elapsed = 0:0:47:22 / Thu Apr 12 23:35:53 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3228000  inst.: 261965801 (ipc=81.2) sim_rate=92144 (inst/sec) elapsed = 0:0:47:23 / Thu Apr 12 23:35:54 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3228813,0), 4 CTAs running
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3229500  inst.: 262064438 (ipc=81.1) sim_rate=92146 (inst/sec) elapsed = 0:0:47:24 / Thu Apr 12 23:35:55 2018
GPGPU-Sim uArch: cycles simulated: 3230500  inst.: 262138892 (ipc=81.1) sim_rate=92140 (inst/sec) elapsed = 0:0:47:25 / Thu Apr 12 23:35:56 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3231500  inst.: 262214875 (ipc=81.1) sim_rate=92134 (inst/sec) elapsed = 0:0:47:26 / Thu Apr 12 23:35:57 2018
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3232500  inst.: 262280424 (ipc=81.1) sim_rate=92125 (inst/sec) elapsed = 0:0:47:27 / Thu Apr 12 23:35:58 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3234000  inst.: 262386701 (ipc=81.1) sim_rate=92130 (inst/sec) elapsed = 0:0:47:28 / Thu Apr 12 23:35:59 2018
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3235000  inst.: 262456641 (ipc=81.1) sim_rate=92122 (inst/sec) elapsed = 0:0:47:29 / Thu Apr 12 23:36:00 2018
GPGPU-Sim uArch: cycles simulated: 3236000  inst.: 262526900 (ipc=81.1) sim_rate=92114 (inst/sec) elapsed = 0:0:47:30 / Thu Apr 12 23:36:01 2018
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(8,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(7,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3237500  inst.: 262628360 (ipc=81.1) sim_rate=92117 (inst/sec) elapsed = 0:0:47:31 / Thu Apr 12 23:36:02 2018
GPGPU-Sim uArch: cycles simulated: 3238500  inst.: 262701395 (ipc=81.1) sim_rate=92111 (inst/sec) elapsed = 0:0:47:32 / Thu Apr 12 23:36:03 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3239500  inst.: 262769918 (ipc=81.1) sim_rate=92103 (inst/sec) elapsed = 0:0:47:33 / Thu Apr 12 23:36:04 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3240500  inst.: 262842920 (ipc=81.1) sim_rate=92096 (inst/sec) elapsed = 0:0:47:34 / Thu Apr 12 23:36:05 2018
GPGPU-Sim uArch: cycles simulated: 3241500  inst.: 262916945 (ipc=81.1) sim_rate=92089 (inst/sec) elapsed = 0:0:47:35 / Thu Apr 12 23:36:06 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(1,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3242500  inst.: 262988767 (ipc=81.1) sim_rate=92082 (inst/sec) elapsed = 0:0:47:36 / Thu Apr 12 23:36:07 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3244000  inst.: 263101617 (ipc=81.1) sim_rate=92090 (inst/sec) elapsed = 0:0:47:37 / Thu Apr 12 23:36:08 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3245000  inst.: 263167805 (ipc=81.1) sim_rate=92081 (inst/sec) elapsed = 0:0:47:38 / Thu Apr 12 23:36:09 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3246000  inst.: 263233129 (ipc=81.1) sim_rate=92071 (inst/sec) elapsed = 0:0:47:39 / Thu Apr 12 23:36:10 2018
GPGPU-Sim uArch: cycles simulated: 3247000  inst.: 263294641 (ipc=81.1) sim_rate=92061 (inst/sec) elapsed = 0:0:47:40 / Thu Apr 12 23:36:11 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3248500  inst.: 263395863 (ipc=81.1) sim_rate=92064 (inst/sec) elapsed = 0:0:47:41 / Thu Apr 12 23:36:12 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(0,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3249500  inst.: 263473332 (ipc=81.1) sim_rate=92059 (inst/sec) elapsed = 0:0:47:42 / Thu Apr 12 23:36:13 2018
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3250500  inst.: 263549119 (ipc=81.1) sim_rate=92053 (inst/sec) elapsed = 0:0:47:43 / Thu Apr 12 23:36:14 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3251500  inst.: 263617058 (ipc=81.1) sim_rate=92045 (inst/sec) elapsed = 0:0:47:44 / Thu Apr 12 23:36:15 2018
GPGPU-Sim uArch: cycles simulated: 3252500  inst.: 263683207 (ipc=81.1) sim_rate=92036 (inst/sec) elapsed = 0:0:47:45 / Thu Apr 12 23:36:16 2018
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(2,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3254000  inst.: 263792591 (ipc=81.1) sim_rate=92042 (inst/sec) elapsed = 0:0:47:46 / Thu Apr 12 23:36:17 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3255000  inst.: 263873081 (ipc=81.1) sim_rate=92038 (inst/sec) elapsed = 0:0:47:47 / Thu Apr 12 23:36:18 2018
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3256000  inst.: 263942014 (ipc=81.1) sim_rate=92029 (inst/sec) elapsed = 0:0:47:48 / Thu Apr 12 23:36:19 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3257000  inst.: 264005258 (ipc=81.1) sim_rate=92019 (inst/sec) elapsed = 0:0:47:49 / Thu Apr 12 23:36:20 2018
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3257228,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3258000  inst.: 264074582 (ipc=81.1) sim_rate=92012 (inst/sec) elapsed = 0:0:47:50 / Thu Apr 12 23:36:21 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(4,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3259500  inst.: 264178618 (ipc=81.0) sim_rate=92016 (inst/sec) elapsed = 0:0:47:51 / Thu Apr 12 23:36:22 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3260500  inst.: 264247687 (ipc=81.0) sim_rate=92008 (inst/sec) elapsed = 0:0:47:52 / Thu Apr 12 23:36:23 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(7,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3261500  inst.: 264313509 (ipc=81.0) sim_rate=91999 (inst/sec) elapsed = 0:0:47:53 / Thu Apr 12 23:36:24 2018
GPGPU-Sim uArch: cycles simulated: 3262500  inst.: 264375413 (ipc=81.0) sim_rate=91988 (inst/sec) elapsed = 0:0:47:54 / Thu Apr 12 23:36:25 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(0,0,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3262790,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3263500  inst.: 264439189 (ipc=81.0) sim_rate=91978 (inst/sec) elapsed = 0:0:47:55 / Thu Apr 12 23:36:26 2018
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3264500  inst.: 264506303 (ipc=81.0) sim_rate=91970 (inst/sec) elapsed = 0:0:47:56 / Thu Apr 12 23:36:27 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3266000  inst.: 264606767 (ipc=81.0) sim_rate=91973 (inst/sec) elapsed = 0:0:47:57 / Thu Apr 12 23:36:28 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(7,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3267000  inst.: 264677008 (ipc=81.0) sim_rate=91965 (inst/sec) elapsed = 0:0:47:58 / Thu Apr 12 23:36:29 2018
GPGPU-Sim uArch: cycles simulated: 3268000  inst.: 264750982 (ipc=81.0) sim_rate=91959 (inst/sec) elapsed = 0:0:47:59 / Thu Apr 12 23:36:30 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(2,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3269000  inst.: 264822085 (ipc=81.0) sim_rate=91952 (inst/sec) elapsed = 0:0:48:00 / Thu Apr 12 23:36:31 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3270500  inst.: 264927920 (ipc=81.0) sim_rate=91956 (inst/sec) elapsed = 0:0:48:01 / Thu Apr 12 23:36:32 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(4,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3271500  inst.: 264997964 (ipc=81.0) sim_rate=91949 (inst/sec) elapsed = 0:0:48:02 / Thu Apr 12 23:36:33 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3272500  inst.: 265067507 (ipc=81.0) sim_rate=91941 (inst/sec) elapsed = 0:0:48:03 / Thu Apr 12 23:36:34 2018
GPGPU-Sim uArch: cycles simulated: 3273500  inst.: 265145280 (ipc=81.0) sim_rate=91936 (inst/sec) elapsed = 0:0:48:04 / Thu Apr 12 23:36:35 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3274500  inst.: 265218418 (ipc=81.0) sim_rate=91930 (inst/sec) elapsed = 0:0:48:05 / Thu Apr 12 23:36:36 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(1,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3275500  inst.: 265297952 (ipc=81.0) sim_rate=91925 (inst/sec) elapsed = 0:0:48:06 / Thu Apr 12 23:36:37 2018
GPGPU-Sim uArch: cycles simulated: 3276500  inst.: 265349892 (ipc=81.0) sim_rate=91911 (inst/sec) elapsed = 0:0:48:07 / Thu Apr 12 23:36:38 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(5,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3278000  inst.: 265436199 (ipc=81.0) sim_rate=91910 (inst/sec) elapsed = 0:0:48:08 / Thu Apr 12 23:36:39 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3279000  inst.: 265515538 (ipc=81.0) sim_rate=91905 (inst/sec) elapsed = 0:0:48:09 / Thu Apr 12 23:36:40 2018
GPGPU-Sim uArch: cycles simulated: 3279500  inst.: 265552992 (ipc=81.0) sim_rate=91886 (inst/sec) elapsed = 0:0:48:10 / Thu Apr 12 23:36:41 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3280500  inst.: 265629747 (ipc=81.0) sim_rate=91881 (inst/sec) elapsed = 0:0:48:11 / Thu Apr 12 23:36:42 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3281500  inst.: 265707126 (ipc=81.0) sim_rate=91876 (inst/sec) elapsed = 0:0:48:12 / Thu Apr 12 23:36:43 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(3,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3283000  inst.: 265808903 (ipc=81.0) sim_rate=91880 (inst/sec) elapsed = 0:0:48:13 / Thu Apr 12 23:36:44 2018
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3284000  inst.: 265884275 (ipc=81.0) sim_rate=91874 (inst/sec) elapsed = 0:0:48:14 / Thu Apr 12 23:36:45 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3285000  inst.: 265953627 (ipc=81.0) sim_rate=91866 (inst/sec) elapsed = 0:0:48:15 / Thu Apr 12 23:36:46 2018
GPGPU-Sim uArch: cycles simulated: 3286000  inst.: 266024140 (ipc=81.0) sim_rate=91859 (inst/sec) elapsed = 0:0:48:16 / Thu Apr 12 23:36:47 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3287000  inst.: 266095463 (ipc=81.0) sim_rate=91852 (inst/sec) elapsed = 0:0:48:17 / Thu Apr 12 23:36:48 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3288000  inst.: 266162293 (ipc=80.9) sim_rate=91843 (inst/sec) elapsed = 0:0:48:18 / Thu Apr 12 23:36:49 2018
GPGPU-Sim uArch: cycles simulated: 3289000  inst.: 266227638 (ipc=80.9) sim_rate=91834 (inst/sec) elapsed = 0:0:48:19 / Thu Apr 12 23:36:50 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3290500  inst.: 266317979 (ipc=80.9) sim_rate=91833 (inst/sec) elapsed = 0:0:48:20 / Thu Apr 12 23:36:51 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(4,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3291500  inst.: 266385427 (ipc=80.9) sim_rate=91825 (inst/sec) elapsed = 0:0:48:21 / Thu Apr 12 23:36:52 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3292500  inst.: 266451106 (ipc=80.9) sim_rate=91816 (inst/sec) elapsed = 0:0:48:22 / Thu Apr 12 23:36:53 2018
GPGPU-Sim uArch: cycles simulated: 3293500  inst.: 266520334 (ipc=80.9) sim_rate=91808 (inst/sec) elapsed = 0:0:48:23 / Thu Apr 12 23:36:54 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3295000  inst.: 266622393 (ipc=80.9) sim_rate=91812 (inst/sec) elapsed = 0:0:48:24 / Thu Apr 12 23:36:55 2018
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3296000  inst.: 266685500 (ipc=80.9) sim_rate=91802 (inst/sec) elapsed = 0:0:48:25 / Thu Apr 12 23:36:56 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(5,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3297000  inst.: 266752416 (ipc=80.9) sim_rate=91793 (inst/sec) elapsed = 0:0:48:26 / Thu Apr 12 23:36:57 2018
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3298000  inst.: 266825062 (ipc=80.9) sim_rate=91787 (inst/sec) elapsed = 0:0:48:27 / Thu Apr 12 23:36:58 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(2,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3299500  inst.: 266927441 (ipc=80.9) sim_rate=91790 (inst/sec) elapsed = 0:0:48:28 / Thu Apr 12 23:36:59 2018
GPGPU-Sim uArch: cycles simulated: 3300500  inst.: 266995208 (ipc=80.9) sim_rate=91782 (inst/sec) elapsed = 0:0:48:29 / Thu Apr 12 23:37:00 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3301500  inst.: 267069684 (ipc=80.9) sim_rate=91776 (inst/sec) elapsed = 0:0:48:30 / Thu Apr 12 23:37:01 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3302500  inst.: 267136543 (ipc=80.9) sim_rate=91767 (inst/sec) elapsed = 0:0:48:31 / Thu Apr 12 23:37:02 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3304000  inst.: 267233687 (ipc=80.9) sim_rate=91769 (inst/sec) elapsed = 0:0:48:32 / Thu Apr 12 23:37:03 2018
GPGPU-Sim uArch: cycles simulated: 3305000  inst.: 267294789 (ipc=80.9) sim_rate=91759 (inst/sec) elapsed = 0:0:48:33 / Thu Apr 12 23:37:04 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3306000  inst.: 267362084 (ipc=80.9) sim_rate=91750 (inst/sec) elapsed = 0:0:48:34 / Thu Apr 12 23:37:05 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(5,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3307000  inst.: 267427028 (ipc=80.9) sim_rate=91741 (inst/sec) elapsed = 0:0:48:35 / Thu Apr 12 23:37:06 2018
GPGPU-Sim uArch: cycles simulated: 3308000  inst.: 267491359 (ipc=80.9) sim_rate=91732 (inst/sec) elapsed = 0:0:48:36 / Thu Apr 12 23:37:07 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(7,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3309000  inst.: 267560398 (ipc=80.9) sim_rate=91724 (inst/sec) elapsed = 0:0:48:37 / Thu Apr 12 23:37:08 2018
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3310000  inst.: 267633332 (ipc=80.9) sim_rate=91718 (inst/sec) elapsed = 0:0:48:38 / Thu Apr 12 23:37:09 2018
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3311000  inst.: 267699989 (ipc=80.9) sim_rate=91709 (inst/sec) elapsed = 0:0:48:39 / Thu Apr 12 23:37:10 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3312500  inst.: 267800002 (ipc=80.8) sim_rate=91712 (inst/sec) elapsed = 0:0:48:40 / Thu Apr 12 23:37:11 2018
GPGPU-Sim uArch: cycles simulated: 3313500  inst.: 267864265 (ipc=80.8) sim_rate=91702 (inst/sec) elapsed = 0:0:48:41 / Thu Apr 12 23:37:12 2018
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3314500  inst.: 267923691 (ipc=80.8) sim_rate=91691 (inst/sec) elapsed = 0:0:48:42 / Thu Apr 12 23:37:13 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3315500  inst.: 268001341 (ipc=80.8) sim_rate=91687 (inst/sec) elapsed = 0:0:48:43 / Thu Apr 12 23:37:14 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3317000  inst.: 268103971 (ipc=80.8) sim_rate=91690 (inst/sec) elapsed = 0:0:48:44 / Thu Apr 12 23:37:15 2018
GPGPU-Sim uArch: cycles simulated: 3318000  inst.: 268161181 (ipc=80.8) sim_rate=91679 (inst/sec) elapsed = 0:0:48:45 / Thu Apr 12 23:37:16 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3319000  inst.: 268230551 (ipc=80.8) sim_rate=91671 (inst/sec) elapsed = 0:0:48:46 / Thu Apr 12 23:37:17 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3320000  inst.: 268292281 (ipc=80.8) sim_rate=91661 (inst/sec) elapsed = 0:0:48:47 / Thu Apr 12 23:37:18 2018
GPGPU-Sim uArch: cycles simulated: 3321000  inst.: 268360742 (ipc=80.8) sim_rate=91653 (inst/sec) elapsed = 0:0:48:48 / Thu Apr 12 23:37:19 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3322000  inst.: 268421520 (ipc=80.8) sim_rate=91642 (inst/sec) elapsed = 0:0:48:49 / Thu Apr 12 23:37:20 2018
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3323500  inst.: 268524394 (ipc=80.8) sim_rate=91646 (inst/sec) elapsed = 0:0:48:50 / Thu Apr 12 23:37:21 2018
GPGPU-Sim uArch: cycles simulated: 3324000  inst.: 268555812 (ipc=80.8) sim_rate=91626 (inst/sec) elapsed = 0:0:48:51 / Thu Apr 12 23:37:22 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3325500  inst.: 268660428 (ipc=80.8) sim_rate=91630 (inst/sec) elapsed = 0:0:48:52 / Thu Apr 12 23:37:23 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3326500  inst.: 268719098 (ipc=80.8) sim_rate=91619 (inst/sec) elapsed = 0:0:48:53 / Thu Apr 12 23:37:24 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3327500  inst.: 268783556 (ipc=80.8) sim_rate=91609 (inst/sec) elapsed = 0:0:48:54 / Thu Apr 12 23:37:25 2018
GPGPU-Sim uArch: cycles simulated: 3328500  inst.: 268859873 (ipc=80.8) sim_rate=91604 (inst/sec) elapsed = 0:0:48:55 / Thu Apr 12 23:37:26 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(2,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3329500  inst.: 268923692 (ipc=80.8) sim_rate=91595 (inst/sec) elapsed = 0:0:48:56 / Thu Apr 12 23:37:27 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(4,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3330500  inst.: 268988655 (ipc=80.8) sim_rate=91586 (inst/sec) elapsed = 0:0:48:57 / Thu Apr 12 23:37:28 2018
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3331055,0), 3 CTAs running
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(2,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3332000  inst.: 269074476 (ipc=80.8) sim_rate=91584 (inst/sec) elapsed = 0:0:48:58 / Thu Apr 12 23:37:29 2018
GPGPU-Sim uArch: cycles simulated: 3333000  inst.: 269131484 (ipc=80.7) sim_rate=91572 (inst/sec) elapsed = 0:0:48:59 / Thu Apr 12 23:37:30 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(8,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3334000  inst.: 269203342 (ipc=80.7) sim_rate=91565 (inst/sec) elapsed = 0:0:49:00 / Thu Apr 12 23:37:31 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3335500  inst.: 269302598 (ipc=80.7) sim_rate=91568 (inst/sec) elapsed = 0:0:49:01 / Thu Apr 12 23:37:32 2018
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3336500  inst.: 269369475 (ipc=80.7) sim_rate=91559 (inst/sec) elapsed = 0:0:49:02 / Thu Apr 12 23:37:33 2018
GPGPU-Sim uArch: cycles simulated: 3337500  inst.: 269443221 (ipc=80.7) sim_rate=91553 (inst/sec) elapsed = 0:0:49:03 / Thu Apr 12 23:37:34 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3338500  inst.: 269506147 (ipc=80.7) sim_rate=91544 (inst/sec) elapsed = 0:0:49:04 / Thu Apr 12 23:37:35 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3339500  inst.: 269567102 (ipc=80.7) sim_rate=91533 (inst/sec) elapsed = 0:0:49:05 / Thu Apr 12 23:37:36 2018
GPGPU-Sim uArch: cycles simulated: 3340500  inst.: 269634469 (ipc=80.7) sim_rate=91525 (inst/sec) elapsed = 0:0:49:06 / Thu Apr 12 23:37:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3340566,0), 4 CTAs running
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3341500  inst.: 269710571 (ipc=80.7) sim_rate=91520 (inst/sec) elapsed = 0:0:49:07 / Thu Apr 12 23:37:38 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3342500  inst.: 269779264 (ipc=80.7) sim_rate=91512 (inst/sec) elapsed = 0:0:49:08 / Thu Apr 12 23:37:39 2018
GPGPU-Sim uArch: cycles simulated: 3343500  inst.: 269837060 (ipc=80.7) sim_rate=91501 (inst/sec) elapsed = 0:0:49:09 / Thu Apr 12 23:37:40 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3344500  inst.: 269895081 (ipc=80.7) sim_rate=91489 (inst/sec) elapsed = 0:0:49:10 / Thu Apr 12 23:37:41 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3344906,0), 4 CTAs running
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3345500  inst.: 269957545 (ipc=80.7) sim_rate=91480 (inst/sec) elapsed = 0:0:49:11 / Thu Apr 12 23:37:42 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3347000  inst.: 270065211 (ipc=80.7) sim_rate=91485 (inst/sec) elapsed = 0:0:49:12 / Thu Apr 12 23:37:43 2018
GPGPU-Sim uArch: cycles simulated: 3348000  inst.: 270129017 (ipc=80.7) sim_rate=91476 (inst/sec) elapsed = 0:0:49:13 / Thu Apr 12 23:37:44 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3349000  inst.: 270192765 (ipc=80.7) sim_rate=91466 (inst/sec) elapsed = 0:0:49:14 / Thu Apr 12 23:37:45 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3350000  inst.: 270261486 (ipc=80.7) sim_rate=91459 (inst/sec) elapsed = 0:0:49:15 / Thu Apr 12 23:37:46 2018
GPGPU-Sim uArch: cycles simulated: 3351000  inst.: 270332198 (ipc=80.7) sim_rate=91452 (inst/sec) elapsed = 0:0:49:16 / Thu Apr 12 23:37:47 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(4,3,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3351893,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3352000  inst.: 270397228 (ipc=80.7) sim_rate=91443 (inst/sec) elapsed = 0:0:49:17 / Thu Apr 12 23:37:48 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3353500  inst.: 270479152 (ipc=80.7) sim_rate=91439 (inst/sec) elapsed = 0:0:49:18 / Thu Apr 12 23:37:49 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(5,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3354500  inst.: 270538064 (ipc=80.6) sim_rate=91428 (inst/sec) elapsed = 0:0:49:19 / Thu Apr 12 23:37:50 2018
GPGPU-Sim uArch: cycles simulated: 3355500  inst.: 270607983 (ipc=80.6) sim_rate=91421 (inst/sec) elapsed = 0:0:49:20 / Thu Apr 12 23:37:51 2018
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3357000  inst.: 270703681 (ipc=80.6) sim_rate=91423 (inst/sec) elapsed = 0:0:49:21 / Thu Apr 12 23:37:52 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3358000  inst.: 270764537 (ipc=80.6) sim_rate=91412 (inst/sec) elapsed = 0:0:49:22 / Thu Apr 12 23:37:53 2018
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(1,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3359000  inst.: 270822794 (ipc=80.6) sim_rate=91401 (inst/sec) elapsed = 0:0:49:23 / Thu Apr 12 23:37:54 2018
GPGPU-Sim uArch: cycles simulated: 3360000  inst.: 270884459 (ipc=80.6) sim_rate=91391 (inst/sec) elapsed = 0:0:49:24 / Thu Apr 12 23:37:55 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(4,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3361000  inst.: 270948077 (ipc=80.6) sim_rate=91382 (inst/sec) elapsed = 0:0:49:25 / Thu Apr 12 23:37:56 2018
GPGPU-Sim uArch: cycles simulated: 3362000  inst.: 271009319 (ipc=80.6) sim_rate=91371 (inst/sec) elapsed = 0:0:49:26 / Thu Apr 12 23:37:57 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(2,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3363500  inst.: 271099958 (ipc=80.6) sim_rate=91371 (inst/sec) elapsed = 0:0:49:27 / Thu Apr 12 23:37:58 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3364500  inst.: 271163740 (ipc=80.6) sim_rate=91362 (inst/sec) elapsed = 0:0:49:28 / Thu Apr 12 23:37:59 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(6,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3365500  inst.: 271221360 (ipc=80.6) sim_rate=91351 (inst/sec) elapsed = 0:0:49:29 / Thu Apr 12 23:38:00 2018
GPGPU-Sim uArch: cycles simulated: 3366500  inst.: 271284972 (ipc=80.6) sim_rate=91341 (inst/sec) elapsed = 0:0:49:30 / Thu Apr 12 23:38:01 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(3,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3367500  inst.: 271353941 (ipc=80.6) sim_rate=91334 (inst/sec) elapsed = 0:0:49:31 / Thu Apr 12 23:38:02 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3369000  inst.: 271451975 (ipc=80.6) sim_rate=91336 (inst/sec) elapsed = 0:0:49:32 / Thu Apr 12 23:38:03 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3370000  inst.: 271512214 (ipc=80.6) sim_rate=91326 (inst/sec) elapsed = 0:0:49:33 / Thu Apr 12 23:38:04 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3371500  inst.: 271605986 (ipc=80.6) sim_rate=91326 (inst/sec) elapsed = 0:0:49:34 / Thu Apr 12 23:38:05 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3372234,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3372500  inst.: 271666330 (ipc=80.6) sim_rate=91316 (inst/sec) elapsed = 0:0:49:35 / Thu Apr 12 23:38:06 2018
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3373500  inst.: 271728605 (ipc=80.5) sim_rate=91306 (inst/sec) elapsed = 0:0:49:36 / Thu Apr 12 23:38:07 2018
GPGPU-Sim uArch: cycles simulated: 3374500  inst.: 271793361 (ipc=80.5) sim_rate=91297 (inst/sec) elapsed = 0:0:49:37 / Thu Apr 12 23:38:08 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3375500  inst.: 271860385 (ipc=80.5) sim_rate=91289 (inst/sec) elapsed = 0:0:49:38 / Thu Apr 12 23:38:09 2018
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(3,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3377000  inst.: 271953291 (ipc=80.5) sim_rate=91290 (inst/sec) elapsed = 0:0:49:39 / Thu Apr 12 23:38:10 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3378000  inst.: 272008445 (ipc=80.5) sim_rate=91278 (inst/sec) elapsed = 0:0:49:40 / Thu Apr 12 23:38:11 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3378109,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3378755,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3379000  inst.: 272070359 (ipc=80.5) sim_rate=91268 (inst/sec) elapsed = 0:0:49:41 / Thu Apr 12 23:38:12 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(5,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3380000  inst.: 272130984 (ipc=80.5) sim_rate=91257 (inst/sec) elapsed = 0:0:49:42 / Thu Apr 12 23:38:13 2018
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3381500  inst.: 272217379 (ipc=80.5) sim_rate=91256 (inst/sec) elapsed = 0:0:49:43 / Thu Apr 12 23:38:14 2018
GPGPU-Sim uArch: cycles simulated: 3382500  inst.: 272271334 (ipc=80.5) sim_rate=91243 (inst/sec) elapsed = 0:0:49:44 / Thu Apr 12 23:38:15 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3383166,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3383500  inst.: 272335678 (ipc=80.5) sim_rate=91234 (inst/sec) elapsed = 0:0:49:45 / Thu Apr 12 23:38:16 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3385000  inst.: 272424928 (ipc=80.5) sim_rate=91234 (inst/sec) elapsed = 0:0:49:46 / Thu Apr 12 23:38:17 2018
GPGPU-Sim uArch: cycles simulated: 3386000  inst.: 272477907 (ipc=80.5) sim_rate=91221 (inst/sec) elapsed = 0:0:49:47 / Thu Apr 12 23:38:18 2018
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3387000  inst.: 272541990 (ipc=80.5) sim_rate=91212 (inst/sec) elapsed = 0:0:49:48 / Thu Apr 12 23:38:19 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3388000  inst.: 272604157 (ipc=80.5) sim_rate=91202 (inst/sec) elapsed = 0:0:49:49 / Thu Apr 12 23:38:20 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3388321,0), 3 CTAs running
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3389500  inst.: 272688040 (ipc=80.5) sim_rate=91200 (inst/sec) elapsed = 0:0:49:50 / Thu Apr 12 23:38:21 2018
GPGPU-Sim uArch: cycles simulated: 3390500  inst.: 272746542 (ipc=80.4) sim_rate=91189 (inst/sec) elapsed = 0:0:49:51 / Thu Apr 12 23:38:22 2018
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(2,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3392000  inst.: 272841904 (ipc=80.4) sim_rate=91190 (inst/sec) elapsed = 0:0:49:52 / Thu Apr 12 23:38:23 2018
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3393000  inst.: 272895983 (ipc=80.4) sim_rate=91178 (inst/sec) elapsed = 0:0:49:53 / Thu Apr 12 23:38:24 2018
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3393404,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3394000  inst.: 272953970 (ipc=80.4) sim_rate=91166 (inst/sec) elapsed = 0:0:49:54 / Thu Apr 12 23:38:25 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3395500  inst.: 273033621 (ipc=80.4) sim_rate=91163 (inst/sec) elapsed = 0:0:49:55 / Thu Apr 12 23:38:26 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3396500  inst.: 273090602 (ipc=80.4) sim_rate=91151 (inst/sec) elapsed = 0:0:49:56 / Thu Apr 12 23:38:27 2018
GPGPU-Sim uArch: cycles simulated: 3397500  inst.: 273142844 (ipc=80.4) sim_rate=91138 (inst/sec) elapsed = 0:0:49:57 / Thu Apr 12 23:38:28 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3399000  inst.: 273218581 (ipc=80.4) sim_rate=91133 (inst/sec) elapsed = 0:0:49:58 / Thu Apr 12 23:38:29 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3399294,0), 4 CTAs running
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3400000  inst.: 273270168 (ipc=80.4) sim_rate=91120 (inst/sec) elapsed = 0:0:49:59 / Thu Apr 12 23:38:30 2018
GPGPU-Sim uArch: cycles simulated: 3401000  inst.: 273334166 (ipc=80.4) sim_rate=91111 (inst/sec) elapsed = 0:0:50:00 / Thu Apr 12 23:38:31 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3402500  inst.: 273415446 (ipc=80.4) sim_rate=91108 (inst/sec) elapsed = 0:0:50:01 / Thu Apr 12 23:38:32 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3403500  inst.: 273467616 (ipc=80.3) sim_rate=91095 (inst/sec) elapsed = 0:0:50:02 / Thu Apr 12 23:38:33 2018
GPGPU-Sim uArch: cycles simulated: 3405000  inst.: 273545236 (ipc=80.3) sim_rate=91090 (inst/sec) elapsed = 0:0:50:03 / Thu Apr 12 23:38:34 2018
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3406000  inst.: 273596488 (ipc=80.3) sim_rate=91077 (inst/sec) elapsed = 0:0:50:04 / Thu Apr 12 23:38:35 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3407000  inst.: 273655322 (ipc=80.3) sim_rate=91066 (inst/sec) elapsed = 0:0:50:05 / Thu Apr 12 23:38:36 2018
GPGPU-Sim uArch: cycles simulated: 3408500  inst.: 273735315 (ipc=80.3) sim_rate=91062 (inst/sec) elapsed = 0:0:50:06 / Thu Apr 12 23:38:37 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3409500  inst.: 273784934 (ipc=80.3) sim_rate=91049 (inst/sec) elapsed = 0:0:50:07 / Thu Apr 12 23:38:38 2018
GPGPU-Sim uArch: cycles simulated: 3410500  inst.: 273840386 (ipc=80.3) sim_rate=91037 (inst/sec) elapsed = 0:0:50:08 / Thu Apr 12 23:38:39 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3412000  inst.: 273920923 (ipc=80.3) sim_rate=91033 (inst/sec) elapsed = 0:0:50:09 / Thu Apr 12 23:38:40 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3413000  inst.: 273977271 (ipc=80.3) sim_rate=91022 (inst/sec) elapsed = 0:0:50:10 / Thu Apr 12 23:38:41 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3413703,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3414000  inst.: 274035111 (ipc=80.3) sim_rate=91011 (inst/sec) elapsed = 0:0:50:11 / Thu Apr 12 23:38:42 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3415500  inst.: 274110387 (ipc=80.3) sim_rate=91006 (inst/sec) elapsed = 0:0:50:12 / Thu Apr 12 23:38:43 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(5,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3416500  inst.: 274172702 (ipc=80.2) sim_rate=90996 (inst/sec) elapsed = 0:0:50:13 / Thu Apr 12 23:38:44 2018
GPGPU-Sim uArch: cycles simulated: 3417500  inst.: 274221350 (ipc=80.2) sim_rate=90982 (inst/sec) elapsed = 0:0:50:14 / Thu Apr 12 23:38:45 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3419000  inst.: 274298797 (ipc=80.2) sim_rate=90978 (inst/sec) elapsed = 0:0:50:15 / Thu Apr 12 23:38:46 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3420500  inst.: 274369889 (ipc=80.2) sim_rate=90971 (inst/sec) elapsed = 0:0:50:16 / Thu Apr 12 23:38:47 2018
GPGPU-Sim uArch: cycles simulated: 3421500  inst.: 274428131 (ipc=80.2) sim_rate=90960 (inst/sec) elapsed = 0:0:50:17 / Thu Apr 12 23:38:48 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3423000  inst.: 274505425 (ipc=80.2) sim_rate=90956 (inst/sec) elapsed = 0:0:50:18 / Thu Apr 12 23:38:49 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3424000  inst.: 274562702 (ipc=80.2) sim_rate=90944 (inst/sec) elapsed = 0:0:50:19 / Thu Apr 12 23:38:50 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(4,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3425500  inst.: 274642052 (ipc=80.2) sim_rate=90941 (inst/sec) elapsed = 0:0:50:20 / Thu Apr 12 23:38:51 2018
GPGPU-Sim uArch: cycles simulated: 3427000  inst.: 274716432 (ipc=80.2) sim_rate=90935 (inst/sec) elapsed = 0:0:50:21 / Thu Apr 12 23:38:52 2018
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3428000  inst.: 274773035 (ipc=80.2) sim_rate=90924 (inst/sec) elapsed = 0:0:50:22 / Thu Apr 12 23:38:53 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3429500  inst.: 274848438 (ipc=80.1) sim_rate=90919 (inst/sec) elapsed = 0:0:50:23 / Thu Apr 12 23:38:54 2018
GPGPU-Sim uArch: cycles simulated: 3430500  inst.: 274895392 (ipc=80.1) sim_rate=90904 (inst/sec) elapsed = 0:0:50:24 / Thu Apr 12 23:38:55 2018
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3432000  inst.: 274969566 (ipc=80.1) sim_rate=90899 (inst/sec) elapsed = 0:0:50:25 / Thu Apr 12 23:38:56 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3433000  inst.: 275026510 (ipc=80.1) sim_rate=90887 (inst/sec) elapsed = 0:0:50:26 / Thu Apr 12 23:38:57 2018
GPGPU-Sim uArch: cycles simulated: 3434000  inst.: 275079149 (ipc=80.1) sim_rate=90875 (inst/sec) elapsed = 0:0:50:27 / Thu Apr 12 23:38:58 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3435500  inst.: 275159834 (ipc=80.1) sim_rate=90871 (inst/sec) elapsed = 0:0:50:28 / Thu Apr 12 23:38:59 2018
GPGPU-Sim uArch: cycles simulated: 3436500  inst.: 275210231 (ipc=80.1) sim_rate=90858 (inst/sec) elapsed = 0:0:50:29 / Thu Apr 12 23:39:00 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(7,6,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3436888,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3437500  inst.: 275258363 (ipc=80.1) sim_rate=90844 (inst/sec) elapsed = 0:0:50:30 / Thu Apr 12 23:39:01 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3439000  inst.: 275338059 (ipc=80.1) sim_rate=90840 (inst/sec) elapsed = 0:0:50:31 / Thu Apr 12 23:39:02 2018
GPGPU-Sim uArch: cycles simulated: 3440000  inst.: 275392314 (ipc=80.1) sim_rate=90828 (inst/sec) elapsed = 0:0:50:32 / Thu Apr 12 23:39:03 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(6,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3441500  inst.: 275466778 (ipc=80.0) sim_rate=90823 (inst/sec) elapsed = 0:0:50:33 / Thu Apr 12 23:39:04 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3442500  inst.: 275509358 (ipc=80.0) sim_rate=90807 (inst/sec) elapsed = 0:0:50:34 / Thu Apr 12 23:39:05 2018
GPGPU-Sim uArch: cycles simulated: 3444000  inst.: 275583444 (ipc=80.0) sim_rate=90801 (inst/sec) elapsed = 0:0:50:35 / Thu Apr 12 23:39:06 2018
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3445500  inst.: 275660194 (ipc=80.0) sim_rate=90797 (inst/sec) elapsed = 0:0:50:36 / Thu Apr 12 23:39:07 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3446500  inst.: 275710700 (ipc=80.0) sim_rate=90783 (inst/sec) elapsed = 0:0:50:37 / Thu Apr 12 23:39:08 2018
GPGPU-Sim uArch: cycles simulated: 3448000  inst.: 275782686 (ipc=80.0) sim_rate=90777 (inst/sec) elapsed = 0:0:50:38 / Thu Apr 12 23:39:09 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3449500  inst.: 275854233 (ipc=80.0) sim_rate=90771 (inst/sec) elapsed = 0:0:50:39 / Thu Apr 12 23:39:10 2018
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(6,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3450500  inst.: 275911387 (ipc=80.0) sim_rate=90760 (inst/sec) elapsed = 0:0:50:40 / Thu Apr 12 23:39:11 2018
GPGPU-Sim uArch: cycles simulated: 3451500  inst.: 275972395 (ipc=80.0) sim_rate=90750 (inst/sec) elapsed = 0:0:50:41 / Thu Apr 12 23:39:12 2018
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(4,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3453000  inst.: 276044820 (ipc=79.9) sim_rate=90744 (inst/sec) elapsed = 0:0:50:42 / Thu Apr 12 23:39:13 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(3,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3454500  inst.: 276113382 (ipc=79.9) sim_rate=90737 (inst/sec) elapsed = 0:0:50:43 / Thu Apr 12 23:39:14 2018
GPGPU-Sim uArch: cycles simulated: 3455500  inst.: 276160811 (ipc=79.9) sim_rate=90722 (inst/sec) elapsed = 0:0:50:44 / Thu Apr 12 23:39:15 2018
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3456500  inst.: 276209755 (ipc=79.9) sim_rate=90709 (inst/sec) elapsed = 0:0:50:45 / Thu Apr 12 23:39:16 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3458000  inst.: 276295343 (ipc=79.9) sim_rate=90707 (inst/sec) elapsed = 0:0:50:46 / Thu Apr 12 23:39:17 2018
GPGPU-Sim uArch: cycles simulated: 3459000  inst.: 276347778 (ipc=79.9) sim_rate=90695 (inst/sec) elapsed = 0:0:50:47 / Thu Apr 12 23:39:18 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(6,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3460500  inst.: 276428709 (ipc=79.9) sim_rate=90691 (inst/sec) elapsed = 0:0:50:48 / Thu Apr 12 23:39:19 2018
GPGPU-Sim uArch: cycles simulated: 3461500  inst.: 276480210 (ipc=79.9) sim_rate=90678 (inst/sec) elapsed = 0:0:50:49 / Thu Apr 12 23:39:20 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3463000  inst.: 276548301 (ipc=79.9) sim_rate=90671 (inst/sec) elapsed = 0:0:50:50 / Thu Apr 12 23:39:21 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3464000  inst.: 276597145 (ipc=79.8) sim_rate=90657 (inst/sec) elapsed = 0:0:50:51 / Thu Apr 12 23:39:22 2018
GPGPU-Sim uArch: cycles simulated: 3465000  inst.: 276645754 (ipc=79.8) sim_rate=90644 (inst/sec) elapsed = 0:0:50:52 / Thu Apr 12 23:39:23 2018
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3466000  inst.: 276700010 (ipc=79.8) sim_rate=90632 (inst/sec) elapsed = 0:0:50:53 / Thu Apr 12 23:39:24 2018
GPGPU-Sim uArch: cycles simulated: 3467500  inst.: 276772539 (ipc=79.8) sim_rate=90626 (inst/sec) elapsed = 0:0:50:54 / Thu Apr 12 23:39:25 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3468500  inst.: 276827611 (ipc=79.8) sim_rate=90614 (inst/sec) elapsed = 0:0:50:55 / Thu Apr 12 23:39:26 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3469152,0), 2 CTAs running
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3470000  inst.: 276908286 (ipc=79.8) sim_rate=90611 (inst/sec) elapsed = 0:0:50:56 / Thu Apr 12 23:39:27 2018
GPGPU-Sim uArch: cycles simulated: 3471000  inst.: 276954705 (ipc=79.8) sim_rate=90596 (inst/sec) elapsed = 0:0:50:57 / Thu Apr 12 23:39:28 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3472500  inst.: 277032765 (ipc=79.8) sim_rate=90592 (inst/sec) elapsed = 0:0:50:58 / Thu Apr 12 23:39:29 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3473500  inst.: 277083050 (ipc=79.8) sim_rate=90579 (inst/sec) elapsed = 0:0:50:59 / Thu Apr 12 23:39:30 2018
GPGPU-Sim uArch: cycles simulated: 3475000  inst.: 277153383 (ipc=79.8) sim_rate=90573 (inst/sec) elapsed = 0:0:51:00 / Thu Apr 12 23:39:31 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(8,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3476000  inst.: 277203576 (ipc=79.7) sim_rate=90559 (inst/sec) elapsed = 0:0:51:01 / Thu Apr 12 23:39:32 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(3,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3477500  inst.: 277283711 (ipc=79.7) sim_rate=90556 (inst/sec) elapsed = 0:0:51:02 / Thu Apr 12 23:39:33 2018
GPGPU-Sim uArch: cycles simulated: 3478500  inst.: 277324071 (ipc=79.7) sim_rate=90540 (inst/sec) elapsed = 0:0:51:03 / Thu Apr 12 23:39:34 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(5,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3480000  inst.: 277402054 (ipc=79.7) sim_rate=90535 (inst/sec) elapsed = 0:0:51:04 / Thu Apr 12 23:39:35 2018
GPGPU-Sim uArch: cycles simulated: 3481000  inst.: 277457417 (ipc=79.7) sim_rate=90524 (inst/sec) elapsed = 0:0:51:05 / Thu Apr 12 23:39:36 2018
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3482500  inst.: 277534913 (ipc=79.7) sim_rate=90520 (inst/sec) elapsed = 0:0:51:06 / Thu Apr 12 23:39:37 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(8,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3483500  inst.: 277589688 (ipc=79.7) sim_rate=90508 (inst/sec) elapsed = 0:0:51:07 / Thu Apr 12 23:39:38 2018
GPGPU-Sim uArch: cycles simulated: 3484500  inst.: 277636942 (ipc=79.7) sim_rate=90494 (inst/sec) elapsed = 0:0:51:08 / Thu Apr 12 23:39:39 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(5,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3485500  inst.: 277691246 (ipc=79.7) sim_rate=90482 (inst/sec) elapsed = 0:0:51:09 / Thu Apr 12 23:39:40 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3487000  inst.: 277765772 (ipc=79.7) sim_rate=90477 (inst/sec) elapsed = 0:0:51:10 / Thu Apr 12 23:39:41 2018
GPGPU-Sim uArch: cycles simulated: 3488500  inst.: 277845819 (ipc=79.6) sim_rate=90474 (inst/sec) elapsed = 0:0:51:11 / Thu Apr 12 23:39:42 2018
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3489500  inst.: 277891255 (ipc=79.6) sim_rate=90459 (inst/sec) elapsed = 0:0:51:12 / Thu Apr 12 23:39:43 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3491000  inst.: 277964237 (ipc=79.6) sim_rate=90453 (inst/sec) elapsed = 0:0:51:13 / Thu Apr 12 23:39:44 2018
GPGPU-Sim uArch: cycles simulated: 3492000  inst.: 278010091 (ipc=79.6) sim_rate=90439 (inst/sec) elapsed = 0:0:51:14 / Thu Apr 12 23:39:45 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(3,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3493000  inst.: 278062500 (ipc=79.6) sim_rate=90426 (inst/sec) elapsed = 0:0:51:15 / Thu Apr 12 23:39:46 2018
GPGPU-Sim uArch: cycles simulated: 3494000  inst.: 278115166 (ipc=79.6) sim_rate=90414 (inst/sec) elapsed = 0:0:51:16 / Thu Apr 12 23:39:47 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3494102,0), 3 CTAs running
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3495500  inst.: 278194737 (ipc=79.6) sim_rate=90411 (inst/sec) elapsed = 0:0:51:17 / Thu Apr 12 23:39:48 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(4,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3496500  inst.: 278242500 (ipc=79.6) sim_rate=90397 (inst/sec) elapsed = 0:0:51:18 / Thu Apr 12 23:39:49 2018
GPGPU-Sim uArch: cycles simulated: 3498000  inst.: 278313776 (ipc=79.6) sim_rate=90390 (inst/sec) elapsed = 0:0:51:19 / Thu Apr 12 23:39:50 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3499000  inst.: 278363765 (ipc=79.6) sim_rate=90377 (inst/sec) elapsed = 0:0:51:20 / Thu Apr 12 23:39:51 2018
GPGPU-Sim uArch: cycles simulated: 3500000  inst.: 278420099 (ipc=79.5) sim_rate=90366 (inst/sec) elapsed = 0:0:51:21 / Thu Apr 12 23:39:52 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3501000  inst.: 278475621 (ipc=79.5) sim_rate=90355 (inst/sec) elapsed = 0:0:51:22 / Thu Apr 12 23:39:53 2018
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(2,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3502500  inst.: 278547094 (ipc=79.5) sim_rate=90349 (inst/sec) elapsed = 0:0:51:23 / Thu Apr 12 23:39:54 2018
GPGPU-Sim uArch: cycles simulated: 3503500  inst.: 278599508 (ipc=79.5) sim_rate=90337 (inst/sec) elapsed = 0:0:51:24 / Thu Apr 12 23:39:55 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(2,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3504500  inst.: 278651244 (ipc=79.5) sim_rate=90324 (inst/sec) elapsed = 0:0:51:25 / Thu Apr 12 23:39:56 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3506000  inst.: 278728629 (ipc=79.5) sim_rate=90320 (inst/sec) elapsed = 0:0:51:26 / Thu Apr 12 23:39:57 2018
GPGPU-Sim uArch: cycles simulated: 3507000  inst.: 278777997 (ipc=79.5) sim_rate=90307 (inst/sec) elapsed = 0:0:51:27 / Thu Apr 12 23:39:58 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3508000  inst.: 278836412 (ipc=79.5) sim_rate=90296 (inst/sec) elapsed = 0:0:51:28 / Thu Apr 12 23:39:59 2018
GPGPU-Sim uArch: cycles simulated: 3509500  inst.: 278920947 (ipc=79.5) sim_rate=90294 (inst/sec) elapsed = 0:0:51:29 / Thu Apr 12 23:40:00 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3510500  inst.: 278970738 (ipc=79.5) sim_rate=90281 (inst/sec) elapsed = 0:0:51:30 / Thu Apr 12 23:40:01 2018
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3510857,0), 3 CTAs running
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3512000  inst.: 279041329 (ipc=79.5) sim_rate=90275 (inst/sec) elapsed = 0:0:51:31 / Thu Apr 12 23:40:02 2018
GPGPU-Sim uArch: cycles simulated: 3513000  inst.: 279090735 (ipc=79.4) sim_rate=90262 (inst/sec) elapsed = 0:0:51:32 / Thu Apr 12 23:40:03 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(5,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3514000  inst.: 279147199 (ipc=79.4) sim_rate=90251 (inst/sec) elapsed = 0:0:51:33 / Thu Apr 12 23:40:04 2018
GPGPU-Sim uArch: cycles simulated: 3515000  inst.: 279199491 (ipc=79.4) sim_rate=90239 (inst/sec) elapsed = 0:0:51:34 / Thu Apr 12 23:40:05 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3516500  inst.: 279274024 (ipc=79.4) sim_rate=90233 (inst/sec) elapsed = 0:0:51:35 / Thu Apr 12 23:40:06 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(3,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3517500  inst.: 279323773 (ipc=79.4) sim_rate=90220 (inst/sec) elapsed = 0:0:51:36 / Thu Apr 12 23:40:07 2018
GPGPU-Sim uArch: cycles simulated: 3519000  inst.: 279398346 (ipc=79.4) sim_rate=90215 (inst/sec) elapsed = 0:0:51:37 / Thu Apr 12 23:40:08 2018
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3520000  inst.: 279444847 (ipc=79.4) sim_rate=90201 (inst/sec) elapsed = 0:0:51:38 / Thu Apr 12 23:40:09 2018
GPGPU-Sim uArch: cycles simulated: 3521000  inst.: 279497013 (ipc=79.4) sim_rate=90189 (inst/sec) elapsed = 0:0:51:39 / Thu Apr 12 23:40:10 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3522500  inst.: 279573626 (ipc=79.4) sim_rate=90185 (inst/sec) elapsed = 0:0:51:40 / Thu Apr 12 23:40:11 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3523500  inst.: 279626283 (ipc=79.4) sim_rate=90172 (inst/sec) elapsed = 0:0:51:41 / Thu Apr 12 23:40:12 2018
GPGPU-Sim uArch: cycles simulated: 3524500  inst.: 279680374 (ipc=79.4) sim_rate=90161 (inst/sec) elapsed = 0:0:51:42 / Thu Apr 12 23:40:13 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3526000  inst.: 279754645 (ipc=79.3) sim_rate=90156 (inst/sec) elapsed = 0:0:51:43 / Thu Apr 12 23:40:14 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(5,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3527500  inst.: 279828758 (ipc=79.3) sim_rate=90151 (inst/sec) elapsed = 0:0:51:44 / Thu Apr 12 23:40:15 2018
GPGPU-Sim uArch: cycles simulated: 3528500  inst.: 279883603 (ipc=79.3) sim_rate=90139 (inst/sec) elapsed = 0:0:51:45 / Thu Apr 12 23:40:16 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(3,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3529500  inst.: 279935933 (ipc=79.3) sim_rate=90127 (inst/sec) elapsed = 0:0:51:46 / Thu Apr 12 23:40:17 2018
GPGPU-Sim uArch: cycles simulated: 3530500  inst.: 279982179 (ipc=79.3) sim_rate=90113 (inst/sec) elapsed = 0:0:51:47 / Thu Apr 12 23:40:18 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3530756,0), 4 CTAs running
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3532000  inst.: 280054497 (ipc=79.3) sim_rate=90107 (inst/sec) elapsed = 0:0:51:48 / Thu Apr 12 23:40:19 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(6,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3533000  inst.: 280099788 (ipc=79.3) sim_rate=90093 (inst/sec) elapsed = 0:0:51:49 / Thu Apr 12 23:40:20 2018
GPGPU-Sim uArch: cycles simulated: 3534500  inst.: 280175599 (ipc=79.3) sim_rate=90088 (inst/sec) elapsed = 0:0:51:50 / Thu Apr 12 23:40:21 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3535500  inst.: 280229510 (ipc=79.3) sim_rate=90076 (inst/sec) elapsed = 0:0:51:51 / Thu Apr 12 23:40:22 2018
GPGPU-Sim uArch: cycles simulated: 3536500  inst.: 280279058 (ipc=79.3) sim_rate=90063 (inst/sec) elapsed = 0:0:51:52 / Thu Apr 12 23:40:23 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(3,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3537500  inst.: 280328647 (ipc=79.2) sim_rate=90050 (inst/sec) elapsed = 0:0:51:53 / Thu Apr 12 23:40:24 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3539000  inst.: 280404226 (ipc=79.2) sim_rate=90046 (inst/sec) elapsed = 0:0:51:54 / Thu Apr 12 23:40:25 2018
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3539624,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3540000  inst.: 280456617 (ipc=79.2) sim_rate=90034 (inst/sec) elapsed = 0:0:51:55 / Thu Apr 12 23:40:26 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(6,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3541000  inst.: 280502892 (ipc=79.2) sim_rate=90020 (inst/sec) elapsed = 0:0:51:56 / Thu Apr 12 23:40:27 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3541069,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3542000  inst.: 280545590 (ipc=79.2) sim_rate=90005 (inst/sec) elapsed = 0:0:51:57 / Thu Apr 12 23:40:28 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3543500  inst.: 280620967 (ipc=79.2) sim_rate=90000 (inst/sec) elapsed = 0:0:51:58 / Thu Apr 12 23:40:29 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3543862,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3544500  inst.: 280667676 (ipc=79.2) sim_rate=89986 (inst/sec) elapsed = 0:0:51:59 / Thu Apr 12 23:40:30 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3545500  inst.: 280716292 (ipc=79.2) sim_rate=89973 (inst/sec) elapsed = 0:0:52:00 / Thu Apr 12 23:40:31 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3547000  inst.: 280784287 (ipc=79.2) sim_rate=89966 (inst/sec) elapsed = 0:0:52:01 / Thu Apr 12 23:40:32 2018
GPGPU-Sim uArch: cycles simulated: 3548000  inst.: 280830841 (ipc=79.2) sim_rate=89952 (inst/sec) elapsed = 0:0:52:02 / Thu Apr 12 23:40:33 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(6,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3549500  inst.: 280903122 (ipc=79.1) sim_rate=89946 (inst/sec) elapsed = 0:0:52:03 / Thu Apr 12 23:40:34 2018
GPGPU-Sim uArch: cycles simulated: 3550500  inst.: 280951910 (ipc=79.1) sim_rate=89933 (inst/sec) elapsed = 0:0:52:04 / Thu Apr 12 23:40:35 2018
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(4,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3551500  inst.: 281002654 (ipc=79.1) sim_rate=89920 (inst/sec) elapsed = 0:0:52:05 / Thu Apr 12 23:40:36 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(1,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3553000  inst.: 281077614 (ipc=79.1) sim_rate=89916 (inst/sec) elapsed = 0:0:52:06 / Thu Apr 12 23:40:37 2018
GPGPU-Sim uArch: cycles simulated: 3554000  inst.: 281126706 (ipc=79.1) sim_rate=89903 (inst/sec) elapsed = 0:0:52:07 / Thu Apr 12 23:40:38 2018
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3555500  inst.: 281202949 (ipc=79.1) sim_rate=89898 (inst/sec) elapsed = 0:0:52:08 / Thu Apr 12 23:40:39 2018
GPGPU-Sim uArch: cycles simulated: 3556500  inst.: 281249976 (ipc=79.1) sim_rate=89884 (inst/sec) elapsed = 0:0:52:09 / Thu Apr 12 23:40:40 2018
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3558000  inst.: 281323781 (ipc=79.1) sim_rate=89879 (inst/sec) elapsed = 0:0:52:10 / Thu Apr 12 23:40:41 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3559000  inst.: 281373394 (ipc=79.1) sim_rate=89866 (inst/sec) elapsed = 0:0:52:11 / Thu Apr 12 23:40:42 2018
GPGPU-Sim uArch: cycles simulated: 3560500  inst.: 281439594 (ipc=79.0) sim_rate=89859 (inst/sec) elapsed = 0:0:52:12 / Thu Apr 12 23:40:43 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3561500  inst.: 281484802 (ipc=79.0) sim_rate=89845 (inst/sec) elapsed = 0:0:52:13 / Thu Apr 12 23:40:44 2018
GPGPU-Sim uArch: cycles simulated: 3562500  inst.: 281539509 (ipc=79.0) sim_rate=89833 (inst/sec) elapsed = 0:0:52:14 / Thu Apr 12 23:40:45 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3564000  inst.: 281610824 (ipc=79.0) sim_rate=89828 (inst/sec) elapsed = 0:0:52:15 / Thu Apr 12 23:40:46 2018
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3565000  inst.: 281661851 (ipc=79.0) sim_rate=89815 (inst/sec) elapsed = 0:0:52:16 / Thu Apr 12 23:40:47 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3566091,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3566500  inst.: 281739862 (ipc=79.0) sim_rate=89811 (inst/sec) elapsed = 0:0:52:17 / Thu Apr 12 23:40:48 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3567500  inst.: 281787071 (ipc=79.0) sim_rate=89798 (inst/sec) elapsed = 0:0:52:18 / Thu Apr 12 23:40:49 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3569000  inst.: 281857656 (ipc=79.0) sim_rate=89792 (inst/sec) elapsed = 0:0:52:19 / Thu Apr 12 23:40:50 2018
GPGPU-Sim uArch: cycles simulated: 3570000  inst.: 281908679 (ipc=79.0) sim_rate=89779 (inst/sec) elapsed = 0:0:52:20 / Thu Apr 12 23:40:51 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(2,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3571000  inst.: 281955234 (ipc=79.0) sim_rate=89766 (inst/sec) elapsed = 0:0:52:21 / Thu Apr 12 23:40:52 2018
GPGPU-Sim uArch: cycles simulated: 3572500  inst.: 282038891 (ipc=78.9) sim_rate=89764 (inst/sec) elapsed = 0:0:52:22 / Thu Apr 12 23:40:53 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3572594,0), 2 CTAs running
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(3,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3573500  inst.: 282091255 (ipc=78.9) sim_rate=89752 (inst/sec) elapsed = 0:0:52:23 / Thu Apr 12 23:40:54 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3575000  inst.: 282164896 (ipc=78.9) sim_rate=89747 (inst/sec) elapsed = 0:0:52:24 / Thu Apr 12 23:40:55 2018
GPGPU-Sim uArch: cycles simulated: 3576000  inst.: 282216436 (ipc=78.9) sim_rate=89734 (inst/sec) elapsed = 0:0:52:25 / Thu Apr 12 23:40:56 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(3,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3577000  inst.: 282265308 (ipc=78.9) sim_rate=89721 (inst/sec) elapsed = 0:0:52:26 / Thu Apr 12 23:40:57 2018
GPGPU-Sim uArch: cycles simulated: 3578500  inst.: 282336904 (ipc=78.9) sim_rate=89716 (inst/sec) elapsed = 0:0:52:27 / Thu Apr 12 23:40:58 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3579369,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3579500  inst.: 282390282 (ipc=78.9) sim_rate=89704 (inst/sec) elapsed = 0:0:52:28 / Thu Apr 12 23:40:59 2018
GPGPU-Sim uArch: cycles simulated: 3580500  inst.: 282442552 (ipc=78.9) sim_rate=89692 (inst/sec) elapsed = 0:0:52:29 / Thu Apr 12 23:41:00 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3582000  inst.: 282509024 (ipc=78.9) sim_rate=89685 (inst/sec) elapsed = 0:0:52:30 / Thu Apr 12 23:41:01 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3583000  inst.: 282548862 (ipc=78.9) sim_rate=89669 (inst/sec) elapsed = 0:0:52:31 / Thu Apr 12 23:41:02 2018
GPGPU-Sim uArch: cycles simulated: 3584000  inst.: 282595140 (ipc=78.8) sim_rate=89655 (inst/sec) elapsed = 0:0:52:32 / Thu Apr 12 23:41:03 2018
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(2,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3585500  inst.: 282666700 (ipc=78.8) sim_rate=89650 (inst/sec) elapsed = 0:0:52:33 / Thu Apr 12 23:41:04 2018
GPGPU-Sim uArch: cycles simulated: 3586500  inst.: 282714719 (ipc=78.8) sim_rate=89636 (inst/sec) elapsed = 0:0:52:34 / Thu Apr 12 23:41:05 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3587500  inst.: 282761710 (ipc=78.8) sim_rate=89623 (inst/sec) elapsed = 0:0:52:35 / Thu Apr 12 23:41:06 2018
GPGPU-Sim uArch: cycles simulated: 3589000  inst.: 282834510 (ipc=78.8) sim_rate=89618 (inst/sec) elapsed = 0:0:52:36 / Thu Apr 12 23:41:07 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3590500  inst.: 282899320 (ipc=78.8) sim_rate=89610 (inst/sec) elapsed = 0:0:52:37 / Thu Apr 12 23:41:08 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3591500  inst.: 282937799 (ipc=78.8) sim_rate=89593 (inst/sec) elapsed = 0:0:52:38 / Thu Apr 12 23:41:09 2018
GPGPU-Sim uArch: cycles simulated: 3593000  inst.: 283007229 (ipc=78.8) sim_rate=89587 (inst/sec) elapsed = 0:0:52:39 / Thu Apr 12 23:41:10 2018
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3594500  inst.: 283080144 (ipc=78.8) sim_rate=89582 (inst/sec) elapsed = 0:0:52:40 / Thu Apr 12 23:41:11 2018
GPGPU-Sim uArch: cycles simulated: 3595500  inst.: 283128457 (ipc=78.7) sim_rate=89569 (inst/sec) elapsed = 0:0:52:41 / Thu Apr 12 23:41:12 2018
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(2,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3597000  inst.: 283192652 (ipc=78.7) sim_rate=89561 (inst/sec) elapsed = 0:0:52:42 / Thu Apr 12 23:41:13 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3598500  inst.: 283263818 (ipc=78.7) sim_rate=89555 (inst/sec) elapsed = 0:0:52:43 / Thu Apr 12 23:41:14 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3599620,0), 2 CTAs running
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3600000  inst.: 283333282 (ipc=78.7) sim_rate=89549 (inst/sec) elapsed = 0:0:52:44 / Thu Apr 12 23:41:15 2018
GPGPU-Sim uArch: cycles simulated: 3601500  inst.: 283410826 (ipc=78.7) sim_rate=89545 (inst/sec) elapsed = 0:0:52:45 / Thu Apr 12 23:41:16 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3602500  inst.: 283454389 (ipc=78.7) sim_rate=89530 (inst/sec) elapsed = 0:0:52:46 / Thu Apr 12 23:41:17 2018
GPGPU-Sim uArch: cycles simulated: 3604000  inst.: 283510331 (ipc=78.7) sim_rate=89520 (inst/sec) elapsed = 0:0:52:47 / Thu Apr 12 23:41:18 2018
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3605500  inst.: 283574821 (ipc=78.7) sim_rate=89512 (inst/sec) elapsed = 0:0:52:48 / Thu Apr 12 23:41:19 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(4,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3607000  inst.: 283649551 (ipc=78.6) sim_rate=89507 (inst/sec) elapsed = 0:0:52:49 / Thu Apr 12 23:41:20 2018
GPGPU-Sim uArch: cycles simulated: 3608000  inst.: 283702128 (ipc=78.6) sim_rate=89495 (inst/sec) elapsed = 0:0:52:50 / Thu Apr 12 23:41:21 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3609500  inst.: 283769074 (ipc=78.6) sim_rate=89488 (inst/sec) elapsed = 0:0:52:51 / Thu Apr 12 23:41:22 2018
GPGPU-Sim uArch: cycles simulated: 3610500  inst.: 283813375 (ipc=78.6) sim_rate=89474 (inst/sec) elapsed = 0:0:52:52 / Thu Apr 12 23:41:23 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(3,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3612000  inst.: 283883136 (ipc=78.6) sim_rate=89468 (inst/sec) elapsed = 0:0:52:53 / Thu Apr 12 23:41:24 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3613000  inst.: 283926783 (ipc=78.6) sim_rate=89453 (inst/sec) elapsed = 0:0:52:54 / Thu Apr 12 23:41:25 2018
GPGPU-Sim uArch: cycles simulated: 3614500  inst.: 284005456 (ipc=78.6) sim_rate=89450 (inst/sec) elapsed = 0:0:52:55 / Thu Apr 12 23:41:26 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3615500  inst.: 284050682 (ipc=78.6) sim_rate=89436 (inst/sec) elapsed = 0:0:52:56 / Thu Apr 12 23:41:27 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3617000  inst.: 284125052 (ipc=78.6) sim_rate=89431 (inst/sec) elapsed = 0:0:52:57 / Thu Apr 12 23:41:28 2018
GPGPU-Sim uArch: cycles simulated: 3618500  inst.: 284198289 (ipc=78.5) sim_rate=89426 (inst/sec) elapsed = 0:0:52:58 / Thu Apr 12 23:41:29 2018
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3620000  inst.: 284272692 (ipc=78.5) sim_rate=89422 (inst/sec) elapsed = 0:0:52:59 / Thu Apr 12 23:41:30 2018
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3621000  inst.: 284313413 (ipc=78.5) sim_rate=89406 (inst/sec) elapsed = 0:0:53:00 / Thu Apr 12 23:41:31 2018
GPGPU-Sim uArch: cycles simulated: 3622500  inst.: 284377879 (ipc=78.5) sim_rate=89398 (inst/sec) elapsed = 0:0:53:01 / Thu Apr 12 23:41:32 2018
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3624000  inst.: 284446327 (ipc=78.5) sim_rate=89392 (inst/sec) elapsed = 0:0:53:02 / Thu Apr 12 23:41:33 2018
GPGPU-Sim uArch: cycles simulated: 3625000  inst.: 284494890 (ipc=78.5) sim_rate=89379 (inst/sec) elapsed = 0:0:53:03 / Thu Apr 12 23:41:34 2018
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3626500  inst.: 284574745 (ipc=78.5) sim_rate=89376 (inst/sec) elapsed = 0:0:53:04 / Thu Apr 12 23:41:35 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3627500  inst.: 284619865 (ipc=78.5) sim_rate=89362 (inst/sec) elapsed = 0:0:53:05 / Thu Apr 12 23:41:36 2018
GPGPU-Sim uArch: cycles simulated: 3629000  inst.: 284689102 (ipc=78.4) sim_rate=89356 (inst/sec) elapsed = 0:0:53:06 / Thu Apr 12 23:41:37 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3630000  inst.: 284737833 (ipc=78.4) sim_rate=89343 (inst/sec) elapsed = 0:0:53:07 / Thu Apr 12 23:41:38 2018
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3631500  inst.: 284808699 (ipc=78.4) sim_rate=89337 (inst/sec) elapsed = 0:0:53:08 / Thu Apr 12 23:41:39 2018
GPGPU-Sim uArch: cycles simulated: 3633000  inst.: 284871307 (ipc=78.4) sim_rate=89329 (inst/sec) elapsed = 0:0:53:09 / Thu Apr 12 23:41:40 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3634500  inst.: 284935046 (ipc=78.4) sim_rate=89321 (inst/sec) elapsed = 0:0:53:10 / Thu Apr 12 23:41:41 2018
GPGPU-Sim uArch: cycles simulated: 3635500  inst.: 284983255 (ipc=78.4) sim_rate=89308 (inst/sec) elapsed = 0:0:53:11 / Thu Apr 12 23:41:42 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3637000  inst.: 285053341 (ipc=78.4) sim_rate=89302 (inst/sec) elapsed = 0:0:53:12 / Thu Apr 12 23:41:43 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3638000  inst.: 285106504 (ipc=78.4) sim_rate=89291 (inst/sec) elapsed = 0:0:53:13 / Thu Apr 12 23:41:44 2018
GPGPU-Sim uArch: cycles simulated: 3639500  inst.: 285174136 (ipc=78.4) sim_rate=89284 (inst/sec) elapsed = 0:0:53:14 / Thu Apr 12 23:41:45 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3641000  inst.: 285236335 (ipc=78.3) sim_rate=89275 (inst/sec) elapsed = 0:0:53:15 / Thu Apr 12 23:41:46 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3642500  inst.: 285300876 (ipc=78.3) sim_rate=89268 (inst/sec) elapsed = 0:0:53:16 / Thu Apr 12 23:41:47 2018
GPGPU-Sim uArch: cycles simulated: 3643500  inst.: 285347054 (ipc=78.3) sim_rate=89254 (inst/sec) elapsed = 0:0:53:17 / Thu Apr 12 23:41:48 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3644500  inst.: 285393032 (ipc=78.3) sim_rate=89241 (inst/sec) elapsed = 0:0:53:18 / Thu Apr 12 23:41:49 2018
GPGPU-Sim uArch: cycles simulated: 3646000  inst.: 285470637 (ipc=78.3) sim_rate=89237 (inst/sec) elapsed = 0:0:53:19 / Thu Apr 12 23:41:50 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3647000  inst.: 285520945 (ipc=78.3) sim_rate=89225 (inst/sec) elapsed = 0:0:53:20 / Thu Apr 12 23:41:51 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(1,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3648500  inst.: 285589687 (ipc=78.3) sim_rate=89218 (inst/sec) elapsed = 0:0:53:21 / Thu Apr 12 23:41:52 2018
GPGPU-Sim uArch: cycles simulated: 3649500  inst.: 285640242 (ipc=78.3) sim_rate=89206 (inst/sec) elapsed = 0:0:53:22 / Thu Apr 12 23:41:53 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3650500  inst.: 285691514 (ipc=78.3) sim_rate=89194 (inst/sec) elapsed = 0:0:53:23 / Thu Apr 12 23:41:54 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(1,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3652000  inst.: 285768923 (ipc=78.2) sim_rate=89191 (inst/sec) elapsed = 0:0:53:24 / Thu Apr 12 23:41:55 2018
GPGPU-Sim uArch: cycles simulated: 3653000  inst.: 285822389 (ipc=78.2) sim_rate=89180 (inst/sec) elapsed = 0:0:53:25 / Thu Apr 12 23:41:56 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3654500  inst.: 285901244 (ipc=78.2) sim_rate=89176 (inst/sec) elapsed = 0:0:53:26 / Thu Apr 12 23:41:57 2018
GPGPU-Sim uArch: cycles simulated: 3656000  inst.: 285957007 (ipc=78.2) sim_rate=89166 (inst/sec) elapsed = 0:0:53:27 / Thu Apr 12 23:41:58 2018
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3656853,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3657000  inst.: 286001309 (ipc=78.2) sim_rate=89152 (inst/sec) elapsed = 0:0:53:28 / Thu Apr 12 23:41:59 2018
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3658500  inst.: 286067801 (ipc=78.2) sim_rate=89145 (inst/sec) elapsed = 0:0:53:29 / Thu Apr 12 23:42:00 2018
GPGPU-Sim uArch: cycles simulated: 3659500  inst.: 286118280 (ipc=78.2) sim_rate=89133 (inst/sec) elapsed = 0:0:53:30 / Thu Apr 12 23:42:01 2018
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(6,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3661000  inst.: 286188556 (ipc=78.2) sim_rate=89127 (inst/sec) elapsed = 0:0:53:31 / Thu Apr 12 23:42:02 2018
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(4,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3662500  inst.: 286261276 (ipc=78.2) sim_rate=89122 (inst/sec) elapsed = 0:0:53:32 / Thu Apr 12 23:42:03 2018
GPGPU-Sim uArch: cycles simulated: 3663500  inst.: 286311271 (ipc=78.2) sim_rate=89110 (inst/sec) elapsed = 0:0:53:33 / Thu Apr 12 23:42:04 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3665000  inst.: 286384112 (ipc=78.1) sim_rate=89105 (inst/sec) elapsed = 0:0:53:34 / Thu Apr 12 23:42:05 2018
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3666500  inst.: 286453794 (ipc=78.1) sim_rate=89099 (inst/sec) elapsed = 0:0:53:35 / Thu Apr 12 23:42:06 2018
GPGPU-Sim uArch: cycles simulated: 3667500  inst.: 286499591 (ipc=78.1) sim_rate=89085 (inst/sec) elapsed = 0:0:53:36 / Thu Apr 12 23:42:07 2018
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3669000  inst.: 286559065 (ipc=78.1) sim_rate=89076 (inst/sec) elapsed = 0:0:53:37 / Thu Apr 12 23:42:08 2018
GPGPU-Sim uArch: cycles simulated: 3670500  inst.: 286629640 (ipc=78.1) sim_rate=89070 (inst/sec) elapsed = 0:0:53:38 / Thu Apr 12 23:42:09 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3671500  inst.: 286676092 (ipc=78.1) sim_rate=89057 (inst/sec) elapsed = 0:0:53:39 / Thu Apr 12 23:42:10 2018
GPGPU-Sim uArch: cycles simulated: 3673000  inst.: 286743964 (ipc=78.1) sim_rate=89050 (inst/sec) elapsed = 0:0:53:40 / Thu Apr 12 23:42:11 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(6,0,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3673175,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3674500  inst.: 286815233 (ipc=78.1) sim_rate=89045 (inst/sec) elapsed = 0:0:53:41 / Thu Apr 12 23:42:12 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3675500  inst.: 286856678 (ipc=78.0) sim_rate=89030 (inst/sec) elapsed = 0:0:53:42 / Thu Apr 12 23:42:13 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3675535,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3677000  inst.: 286924472 (ipc=78.0) sim_rate=89024 (inst/sec) elapsed = 0:0:53:43 / Thu Apr 12 23:42:14 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3678500  inst.: 286998740 (ipc=78.0) sim_rate=89019 (inst/sec) elapsed = 0:0:53:44 / Thu Apr 12 23:42:15 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(6,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3680000  inst.: 287056626 (ipc=78.0) sim_rate=89009 (inst/sec) elapsed = 0:0:53:45 / Thu Apr 12 23:42:16 2018
GPGPU-Sim uArch: cycles simulated: 3681500  inst.: 287128325 (ipc=78.0) sim_rate=89004 (inst/sec) elapsed = 0:0:53:46 / Thu Apr 12 23:42:17 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3683000  inst.: 287186419 (ipc=78.0) sim_rate=88994 (inst/sec) elapsed = 0:0:53:47 / Thu Apr 12 23:42:18 2018
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(5,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3684500  inst.: 287258392 (ipc=78.0) sim_rate=88989 (inst/sec) elapsed = 0:0:53:48 / Thu Apr 12 23:42:19 2018
GPGPU-Sim uArch: cycles simulated: 3686000  inst.: 287323979 (ipc=78.0) sim_rate=88982 (inst/sec) elapsed = 0:0:53:49 / Thu Apr 12 23:42:20 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3687000  inst.: 287365960 (ipc=77.9) sim_rate=88967 (inst/sec) elapsed = 0:0:53:50 / Thu Apr 12 23:42:21 2018
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3688500  inst.: 287436883 (ipc=77.9) sim_rate=88962 (inst/sec) elapsed = 0:0:53:51 / Thu Apr 12 23:42:22 2018
GPGPU-Sim uArch: cycles simulated: 3690000  inst.: 287501527 (ipc=77.9) sim_rate=88954 (inst/sec) elapsed = 0:0:53:52 / Thu Apr 12 23:42:23 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3690947,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3691500  inst.: 287569163 (ipc=77.9) sim_rate=88948 (inst/sec) elapsed = 0:0:53:53 / Thu Apr 12 23:42:24 2018
GPGPU-Sim uArch: cycles simulated: 3692500  inst.: 287616467 (ipc=77.9) sim_rate=88935 (inst/sec) elapsed = 0:0:53:54 / Thu Apr 12 23:42:25 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3694000  inst.: 287680250 (ipc=77.9) sim_rate=88927 (inst/sec) elapsed = 0:0:53:55 / Thu Apr 12 23:42:26 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3695210,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3695500  inst.: 287748685 (ipc=77.9) sim_rate=88921 (inst/sec) elapsed = 0:0:53:56 / Thu Apr 12 23:42:27 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3695787,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3696500  inst.: 287792686 (ipc=77.9) sim_rate=88907 (inst/sec) elapsed = 0:0:53:57 / Thu Apr 12 23:42:28 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3698000  inst.: 287858910 (ipc=77.8) sim_rate=88900 (inst/sec) elapsed = 0:0:53:58 / Thu Apr 12 23:42:29 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3699500  inst.: 287927276 (ipc=77.8) sim_rate=88893 (inst/sec) elapsed = 0:0:53:59 / Thu Apr 12 23:42:30 2018
GPGPU-Sim uArch: cycles simulated: 3701000  inst.: 287992492 (ipc=77.8) sim_rate=88886 (inst/sec) elapsed = 0:0:54:00 / Thu Apr 12 23:42:31 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3702500  inst.: 288053706 (ipc=77.8) sim_rate=88878 (inst/sec) elapsed = 0:0:54:01 / Thu Apr 12 23:42:32 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3704000  inst.: 288121286 (ipc=77.8) sim_rate=88871 (inst/sec) elapsed = 0:0:54:02 / Thu Apr 12 23:42:33 2018
GPGPU-Sim uArch: cycles simulated: 3705500  inst.: 288184301 (ipc=77.8) sim_rate=88863 (inst/sec) elapsed = 0:0:54:03 / Thu Apr 12 23:42:34 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3706500  inst.: 288224719 (ipc=77.8) sim_rate=88848 (inst/sec) elapsed = 0:0:54:04 / Thu Apr 12 23:42:35 2018
GPGPU-Sim uArch: cycles simulated: 3708000  inst.: 288297628 (ipc=77.8) sim_rate=88843 (inst/sec) elapsed = 0:0:54:05 / Thu Apr 12 23:42:36 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(4,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3709500  inst.: 288362237 (ipc=77.7) sim_rate=88836 (inst/sec) elapsed = 0:0:54:06 / Thu Apr 12 23:42:37 2018
GPGPU-Sim uArch: cycles simulated: 3710500  inst.: 288405730 (ipc=77.7) sim_rate=88822 (inst/sec) elapsed = 0:0:54:07 / Thu Apr 12 23:42:38 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3712000  inst.: 288471204 (ipc=77.7) sim_rate=88815 (inst/sec) elapsed = 0:0:54:08 / Thu Apr 12 23:42:39 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3713500  inst.: 288539076 (ipc=77.7) sim_rate=88808 (inst/sec) elapsed = 0:0:54:09 / Thu Apr 12 23:42:40 2018
GPGPU-Sim uArch: cycles simulated: 3715000  inst.: 288600931 (ipc=77.7) sim_rate=88800 (inst/sec) elapsed = 0:0:54:10 / Thu Apr 12 23:42:41 2018
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3716000  inst.: 288647708 (ipc=77.7) sim_rate=88787 (inst/sec) elapsed = 0:0:54:11 / Thu Apr 12 23:42:42 2018
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(6,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3717500  inst.: 288705599 (ipc=77.7) sim_rate=88777 (inst/sec) elapsed = 0:0:54:12 / Thu Apr 12 23:42:43 2018
GPGPU-Sim uArch: cycles simulated: 3719000  inst.: 288774799 (ipc=77.6) sim_rate=88771 (inst/sec) elapsed = 0:0:54:13 / Thu Apr 12 23:42:44 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(3,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3720500  inst.: 288841100 (ipc=77.6) sim_rate=88764 (inst/sec) elapsed = 0:0:54:14 / Thu Apr 12 23:42:45 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(8,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3722000  inst.: 288914707 (ipc=77.6) sim_rate=88760 (inst/sec) elapsed = 0:0:54:15 / Thu Apr 12 23:42:46 2018
GPGPU-Sim uArch: cycles simulated: 3723000  inst.: 288963404 (ipc=77.6) sim_rate=88747 (inst/sec) elapsed = 0:0:54:16 / Thu Apr 12 23:42:47 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3724500  inst.: 289025326 (ipc=77.6) sim_rate=88739 (inst/sec) elapsed = 0:0:54:17 / Thu Apr 12 23:42:48 2018
GPGPU-Sim uArch: cycles simulated: 3726000  inst.: 289089561 (ipc=77.6) sim_rate=88732 (inst/sec) elapsed = 0:0:54:18 / Thu Apr 12 23:42:49 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3727500  inst.: 289162729 (ipc=77.6) sim_rate=88727 (inst/sec) elapsed = 0:0:54:19 / Thu Apr 12 23:42:50 2018
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3729000  inst.: 289226622 (ipc=77.6) sim_rate=88719 (inst/sec) elapsed = 0:0:54:20 / Thu Apr 12 23:42:51 2018
GPGPU-Sim uArch: cycles simulated: 3730000  inst.: 289275500 (ipc=77.6) sim_rate=88707 (inst/sec) elapsed = 0:0:54:21 / Thu Apr 12 23:42:52 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3731500  inst.: 289337294 (ipc=77.5) sim_rate=88699 (inst/sec) elapsed = 0:0:54:22 / Thu Apr 12 23:42:53 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(2,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3733000  inst.: 289412095 (ipc=77.5) sim_rate=88695 (inst/sec) elapsed = 0:0:54:23 / Thu Apr 12 23:42:54 2018
GPGPU-Sim uArch: cycles simulated: 3734500  inst.: 289480428 (ipc=77.5) sim_rate=88688 (inst/sec) elapsed = 0:0:54:24 / Thu Apr 12 23:42:55 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3736000  inst.: 289550154 (ipc=77.5) sim_rate=88683 (inst/sec) elapsed = 0:0:54:25 / Thu Apr 12 23:42:56 2018
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(3,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3737000  inst.: 289594799 (ipc=77.5) sim_rate=88669 (inst/sec) elapsed = 0:0:54:26 / Thu Apr 12 23:42:57 2018
GPGPU-Sim uArch: cycles simulated: 3738500  inst.: 289663876 (ipc=77.5) sim_rate=88663 (inst/sec) elapsed = 0:0:54:27 / Thu Apr 12 23:42:58 2018
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(8,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3739500  inst.: 289707308 (ipc=77.5) sim_rate=88649 (inst/sec) elapsed = 0:0:54:28 / Thu Apr 12 23:42:59 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3739659,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3741000  inst.: 289775161 (ipc=77.5) sim_rate=88643 (inst/sec) elapsed = 0:0:54:29 / Thu Apr 12 23:43:00 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3742500  inst.: 289852434 (ipc=77.4) sim_rate=88639 (inst/sec) elapsed = 0:0:54:30 / Thu Apr 12 23:43:01 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3743500  inst.: 289897062 (ipc=77.4) sim_rate=88626 (inst/sec) elapsed = 0:0:54:31 / Thu Apr 12 23:43:02 2018
GPGPU-Sim uArch: cycles simulated: 3745000  inst.: 289963814 (ipc=77.4) sim_rate=88619 (inst/sec) elapsed = 0:0:54:32 / Thu Apr 12 23:43:03 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(7,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3746000  inst.: 290002988 (ipc=77.4) sim_rate=88604 (inst/sec) elapsed = 0:0:54:33 / Thu Apr 12 23:43:04 2018
GPGPU-Sim uArch: cycles simulated: 3747500  inst.: 290058772 (ipc=77.4) sim_rate=88594 (inst/sec) elapsed = 0:0:54:34 / Thu Apr 12 23:43:05 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3748500  inst.: 290105302 (ipc=77.4) sim_rate=88581 (inst/sec) elapsed = 0:0:54:35 / Thu Apr 12 23:43:06 2018
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3750000  inst.: 290171227 (ipc=77.4) sim_rate=88574 (inst/sec) elapsed = 0:0:54:36 / Thu Apr 12 23:43:07 2018
GPGPU-Sim uArch: cycles simulated: 3751500  inst.: 290242774 (ipc=77.4) sim_rate=88569 (inst/sec) elapsed = 0:0:54:37 / Thu Apr 12 23:43:08 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3753000  inst.: 290300757 (ipc=77.4) sim_rate=88560 (inst/sec) elapsed = 0:0:54:38 / Thu Apr 12 23:43:09 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(6,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3754500  inst.: 290367627 (ipc=77.3) sim_rate=88553 (inst/sec) elapsed = 0:0:54:39 / Thu Apr 12 23:43:10 2018
GPGPU-Sim uArch: cycles simulated: 3756000  inst.: 290441482 (ipc=77.3) sim_rate=88549 (inst/sec) elapsed = 0:0:54:40 / Thu Apr 12 23:43:11 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3757000  inst.: 290487169 (ipc=77.3) sim_rate=88536 (inst/sec) elapsed = 0:0:54:41 / Thu Apr 12 23:43:12 2018
GPGPU-Sim uArch: cycles simulated: 3758500  inst.: 290550701 (ipc=77.3) sim_rate=88528 (inst/sec) elapsed = 0:0:54:42 / Thu Apr 12 23:43:13 2018
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3760000  inst.: 290615413 (ipc=77.3) sim_rate=88521 (inst/sec) elapsed = 0:0:54:43 / Thu Apr 12 23:43:14 2018
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3761500  inst.: 290678415 (ipc=77.3) sim_rate=88513 (inst/sec) elapsed = 0:0:54:44 / Thu Apr 12 23:43:15 2018
GPGPU-Sim uArch: cycles simulated: 3763000  inst.: 290750586 (ipc=77.3) sim_rate=88508 (inst/sec) elapsed = 0:0:54:45 / Thu Apr 12 23:43:16 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3764500  inst.: 290818878 (ipc=77.3) sim_rate=88502 (inst/sec) elapsed = 0:0:54:46 / Thu Apr 12 23:43:17 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(6,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3765500  inst.: 290858526 (ipc=77.2) sim_rate=88487 (inst/sec) elapsed = 0:0:54:47 / Thu Apr 12 23:43:18 2018
GPGPU-Sim uArch: cycles simulated: 3767000  inst.: 290937963 (ipc=77.2) sim_rate=88484 (inst/sec) elapsed = 0:0:54:48 / Thu Apr 12 23:43:19 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(3,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3768500  inst.: 291001091 (ipc=77.2) sim_rate=88477 (inst/sec) elapsed = 0:0:54:49 / Thu Apr 12 23:43:20 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3770000  inst.: 291059588 (ipc=77.2) sim_rate=88467 (inst/sec) elapsed = 0:0:54:50 / Thu Apr 12 23:43:21 2018
GPGPU-Sim uArch: cycles simulated: 3771500  inst.: 291125443 (ipc=77.2) sim_rate=88461 (inst/sec) elapsed = 0:0:54:51 / Thu Apr 12 23:43:22 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(2,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3772500  inst.: 291164809 (ipc=77.2) sim_rate=88446 (inst/sec) elapsed = 0:0:54:52 / Thu Apr 12 23:43:23 2018
GPGPU-Sim uArch: cycles simulated: 3774000  inst.: 291233119 (ipc=77.2) sim_rate=88440 (inst/sec) elapsed = 0:0:54:53 / Thu Apr 12 23:43:24 2018
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3775500  inst.: 291295636 (ipc=77.2) sim_rate=88432 (inst/sec) elapsed = 0:0:54:54 / Thu Apr 12 23:43:25 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3776767,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3777000  inst.: 291361995 (ipc=77.1) sim_rate=88425 (inst/sec) elapsed = 0:0:54:55 / Thu Apr 12 23:43:26 2018
GPGPU-Sim uArch: cycles simulated: 3778500  inst.: 291415589 (ipc=77.1) sim_rate=88414 (inst/sec) elapsed = 0:0:54:56 / Thu Apr 12 23:43:27 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(3,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3780000  inst.: 291474739 (ipc=77.1) sim_rate=88406 (inst/sec) elapsed = 0:0:54:57 / Thu Apr 12 23:43:28 2018
GPGPU-Sim uArch: cycles simulated: 3781500  inst.: 291536226 (ipc=77.1) sim_rate=88397 (inst/sec) elapsed = 0:0:54:58 / Thu Apr 12 23:43:29 2018
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(6,1,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3781955,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3783000  inst.: 291598332 (ipc=77.1) sim_rate=88389 (inst/sec) elapsed = 0:0:54:59 / Thu Apr 12 23:43:30 2018
GPGPU-Sim uArch: cycles simulated: 3784000  inst.: 291635241 (ipc=77.1) sim_rate=88374 (inst/sec) elapsed = 0:0:55:00 / Thu Apr 12 23:43:31 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3786000  inst.: 291709767 (ipc=77.0) sim_rate=88370 (inst/sec) elapsed = 0:0:55:01 / Thu Apr 12 23:43:32 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(8,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3787500  inst.: 291774797 (ipc=77.0) sim_rate=88363 (inst/sec) elapsed = 0:0:55:02 / Thu Apr 12 23:43:33 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3789000  inst.: 291843973 (ipc=77.0) sim_rate=88357 (inst/sec) elapsed = 0:0:55:03 / Thu Apr 12 23:43:34 2018
GPGPU-Sim uArch: cycles simulated: 3790500  inst.: 291907088 (ipc=77.0) sim_rate=88349 (inst/sec) elapsed = 0:0:55:04 / Thu Apr 12 23:43:35 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(7,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3792000  inst.: 291953122 (ipc=77.0) sim_rate=88336 (inst/sec) elapsed = 0:0:55:05 / Thu Apr 12 23:43:36 2018
GPGPU-Sim uArch: cycles simulated: 3793500  inst.: 292008464 (ipc=77.0) sim_rate=88326 (inst/sec) elapsed = 0:0:55:06 / Thu Apr 12 23:43:37 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(6,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3795000  inst.: 292072308 (ipc=77.0) sim_rate=88319 (inst/sec) elapsed = 0:0:55:07 / Thu Apr 12 23:43:38 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3796500  inst.: 292133621 (ipc=76.9) sim_rate=88311 (inst/sec) elapsed = 0:0:55:08 / Thu Apr 12 23:43:39 2018
GPGPU-Sim uArch: cycles simulated: 3797500  inst.: 292170630 (ipc=76.9) sim_rate=88295 (inst/sec) elapsed = 0:0:55:09 / Thu Apr 12 23:43:40 2018
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(6,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3799000  inst.: 292230874 (ipc=76.9) sim_rate=88287 (inst/sec) elapsed = 0:0:55:10 / Thu Apr 12 23:43:41 2018
GPGPU-Sim uArch: cycles simulated: 3800500  inst.: 292293084 (ipc=76.9) sim_rate=88279 (inst/sec) elapsed = 0:0:55:11 / Thu Apr 12 23:43:42 2018
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(8,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3801500  inst.: 292336062 (ipc=76.9) sim_rate=88265 (inst/sec) elapsed = 0:0:55:12 / Thu Apr 12 23:43:43 2018
GPGPU-Sim uArch: cycles simulated: 3803500  inst.: 292411504 (ipc=76.9) sim_rate=88261 (inst/sec) elapsed = 0:0:55:13 / Thu Apr 12 23:43:44 2018
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3805000  inst.: 292472459 (ipc=76.9) sim_rate=88253 (inst/sec) elapsed = 0:0:55:14 / Thu Apr 12 23:43:45 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3806500  inst.: 292533293 (ipc=76.9) sim_rate=88245 (inst/sec) elapsed = 0:0:55:15 / Thu Apr 12 23:43:46 2018
GPGPU-Sim uArch: cycles simulated: 3807500  inst.: 292573310 (ipc=76.8) sim_rate=88230 (inst/sec) elapsed = 0:0:55:16 / Thu Apr 12 23:43:47 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3809000  inst.: 292640685 (ipc=76.8) sim_rate=88224 (inst/sec) elapsed = 0:0:55:17 / Thu Apr 12 23:43:48 2018
GPGPU-Sim uArch: cycles simulated: 3810000  inst.: 292684529 (ipc=76.8) sim_rate=88211 (inst/sec) elapsed = 0:0:55:18 / Thu Apr 12 23:43:49 2018
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3811500  inst.: 292747472 (ipc=76.8) sim_rate=88203 (inst/sec) elapsed = 0:0:55:19 / Thu Apr 12 23:43:50 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3813000  inst.: 292809271 (ipc=76.8) sim_rate=88195 (inst/sec) elapsed = 0:0:55:20 / Thu Apr 12 23:43:51 2018
GPGPU-Sim uArch: cycles simulated: 3814500  inst.: 292868158 (ipc=76.8) sim_rate=88186 (inst/sec) elapsed = 0:0:55:21 / Thu Apr 12 23:43:52 2018
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(8,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3816000  inst.: 292924363 (ipc=76.8) sim_rate=88177 (inst/sec) elapsed = 0:0:55:22 / Thu Apr 12 23:43:53 2018
GPGPU-Sim uArch: cycles simulated: 3817500  inst.: 292979754 (ipc=76.7) sim_rate=88167 (inst/sec) elapsed = 0:0:55:23 / Thu Apr 12 23:43:54 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(7,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3819000  inst.: 293049073 (ipc=76.7) sim_rate=88161 (inst/sec) elapsed = 0:0:55:24 / Thu Apr 12 23:43:55 2018
GPGPU-Sim uArch: cycles simulated: 3820000  inst.: 293096154 (ipc=76.7) sim_rate=88149 (inst/sec) elapsed = 0:0:55:25 / Thu Apr 12 23:43:56 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3821500  inst.: 293150593 (ipc=76.7) sim_rate=88139 (inst/sec) elapsed = 0:0:55:26 / Thu Apr 12 23:43:57 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3823000  inst.: 293215208 (ipc=76.7) sim_rate=88132 (inst/sec) elapsed = 0:0:55:27 / Thu Apr 12 23:43:58 2018
GPGPU-Sim uArch: cycles simulated: 3824500  inst.: 293279348 (ipc=76.7) sim_rate=88124 (inst/sec) elapsed = 0:0:55:28 / Thu Apr 12 23:43:59 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3826000  inst.: 293336655 (ipc=76.7) sim_rate=88115 (inst/sec) elapsed = 0:0:55:29 / Thu Apr 12 23:44:00 2018
GPGPU-Sim uArch: cycles simulated: 3827000  inst.: 293372966 (ipc=76.7) sim_rate=88099 (inst/sec) elapsed = 0:0:55:30 / Thu Apr 12 23:44:01 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3828333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3828347,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3828500  inst.: 293434749 (ipc=76.6) sim_rate=88092 (inst/sec) elapsed = 0:0:55:31 / Thu Apr 12 23:44:02 2018
GPGPU-Sim uArch: cycles simulated: 3830000  inst.: 293482045 (ipc=76.6) sim_rate=88079 (inst/sec) elapsed = 0:0:55:32 / Thu Apr 12 23:44:03 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(0,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3831500  inst.: 293543235 (ipc=76.6) sim_rate=88071 (inst/sec) elapsed = 0:0:55:33 / Thu Apr 12 23:44:04 2018
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3833000  inst.: 293607464 (ipc=76.6) sim_rate=88064 (inst/sec) elapsed = 0:0:55:34 / Thu Apr 12 23:44:05 2018
GPGPU-Sim uArch: cycles simulated: 3834500  inst.: 293673787 (ipc=76.6) sim_rate=88058 (inst/sec) elapsed = 0:0:55:35 / Thu Apr 12 23:44:06 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3836000  inst.: 293728519 (ipc=76.6) sim_rate=88048 (inst/sec) elapsed = 0:0:55:36 / Thu Apr 12 23:44:07 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(6,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3838000  inst.: 293798289 (ipc=76.5) sim_rate=88042 (inst/sec) elapsed = 0:0:55:37 / Thu Apr 12 23:44:08 2018
GPGPU-Sim uArch: cycles simulated: 3839000  inst.: 293836751 (ipc=76.5) sim_rate=88027 (inst/sec) elapsed = 0:0:55:38 / Thu Apr 12 23:44:09 2018
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3840500  inst.: 293894329 (ipc=76.5) sim_rate=88018 (inst/sec) elapsed = 0:0:55:39 / Thu Apr 12 23:44:10 2018
GPGPU-Sim uArch: cycles simulated: 3842000  inst.: 293962053 (ipc=76.5) sim_rate=88012 (inst/sec) elapsed = 0:0:55:40 / Thu Apr 12 23:44:11 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3843500  inst.: 294023020 (ipc=76.5) sim_rate=88004 (inst/sec) elapsed = 0:0:55:41 / Thu Apr 12 23:44:12 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3845000  inst.: 294082193 (ipc=76.5) sim_rate=87995 (inst/sec) elapsed = 0:0:55:42 / Thu Apr 12 23:44:13 2018
GPGPU-Sim uArch: cycles simulated: 3846500  inst.: 294137361 (ipc=76.5) sim_rate=87986 (inst/sec) elapsed = 0:0:55:43 / Thu Apr 12 23:44:14 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3848000  inst.: 294196436 (ipc=76.5) sim_rate=87977 (inst/sec) elapsed = 0:0:55:44 / Thu Apr 12 23:44:15 2018
GPGPU-Sim uArch: cycles simulated: 3849500  inst.: 294254788 (ipc=76.4) sim_rate=87968 (inst/sec) elapsed = 0:0:55:45 / Thu Apr 12 23:44:16 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3851000  inst.: 294318333 (ipc=76.4) sim_rate=87961 (inst/sec) elapsed = 0:0:55:46 / Thu Apr 12 23:44:17 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3853000  inst.: 294380502 (ipc=76.4) sim_rate=87953 (inst/sec) elapsed = 0:0:55:47 / Thu Apr 12 23:44:18 2018
GPGPU-Sim uArch: cycles simulated: 3854500  inst.: 294448941 (ipc=76.4) sim_rate=87947 (inst/sec) elapsed = 0:0:55:48 / Thu Apr 12 23:44:19 2018
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3856000  inst.: 294509167 (ipc=76.4) sim_rate=87939 (inst/sec) elapsed = 0:0:55:49 / Thu Apr 12 23:44:20 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3857500  inst.: 294571109 (ipc=76.4) sim_rate=87931 (inst/sec) elapsed = 0:0:55:50 / Thu Apr 12 23:44:21 2018
GPGPU-Sim uArch: cycles simulated: 3859000  inst.: 294623648 (ipc=76.3) sim_rate=87921 (inst/sec) elapsed = 0:0:55:51 / Thu Apr 12 23:44:22 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3860500  inst.: 294681464 (ipc=76.3) sim_rate=87912 (inst/sec) elapsed = 0:0:55:52 / Thu Apr 12 23:44:23 2018
GPGPU-Sim uArch: cycles simulated: 3862000  inst.: 294738338 (ipc=76.3) sim_rate=87902 (inst/sec) elapsed = 0:0:55:53 / Thu Apr 12 23:44:24 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(2,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3863500  inst.: 294794013 (ipc=76.3) sim_rate=87893 (inst/sec) elapsed = 0:0:55:54 / Thu Apr 12 23:44:25 2018
GPGPU-Sim uArch: cycles simulated: 3865000  inst.: 294849082 (ipc=76.3) sim_rate=87883 (inst/sec) elapsed = 0:0:55:55 / Thu Apr 12 23:44:26 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3866500  inst.: 294905490 (ipc=76.3) sim_rate=87874 (inst/sec) elapsed = 0:0:55:56 / Thu Apr 12 23:44:27 2018
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3868000  inst.: 294966312 (ipc=76.3) sim_rate=87866 (inst/sec) elapsed = 0:0:55:57 / Thu Apr 12 23:44:28 2018
GPGPU-Sim uArch: cycles simulated: 3870000  inst.: 295040468 (ipc=76.2) sim_rate=87861 (inst/sec) elapsed = 0:0:55:58 / Thu Apr 12 23:44:29 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3871500  inst.: 295096757 (ipc=76.2) sim_rate=87852 (inst/sec) elapsed = 0:0:55:59 / Thu Apr 12 23:44:30 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(5,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3873000  inst.: 295167817 (ipc=76.2) sim_rate=87847 (inst/sec) elapsed = 0:0:56:00 / Thu Apr 12 23:44:31 2018
GPGPU-Sim uArch: cycles simulated: 3874500  inst.: 295221880 (ipc=76.2) sim_rate=87837 (inst/sec) elapsed = 0:0:56:01 / Thu Apr 12 23:44:32 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(2,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3876500  inst.: 295305777 (ipc=76.2) sim_rate=87836 (inst/sec) elapsed = 0:0:56:02 / Thu Apr 12 23:44:33 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(6,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3878000  inst.: 295365012 (ipc=76.2) sim_rate=87827 (inst/sec) elapsed = 0:0:56:03 / Thu Apr 12 23:44:34 2018
GPGPU-Sim uArch: cycles simulated: 3879500  inst.: 295426944 (ipc=76.2) sim_rate=87820 (inst/sec) elapsed = 0:0:56:04 / Thu Apr 12 23:44:35 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3881000  inst.: 295501643 (ipc=76.1) sim_rate=87816 (inst/sec) elapsed = 0:0:56:05 / Thu Apr 12 23:44:36 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3883000  inst.: 295577167 (ipc=76.1) sim_rate=87812 (inst/sec) elapsed = 0:0:56:06 / Thu Apr 12 23:44:37 2018
GPGPU-Sim uArch: cycles simulated: 3884500  inst.: 295642833 (ipc=76.1) sim_rate=87806 (inst/sec) elapsed = 0:0:56:07 / Thu Apr 12 23:44:38 2018
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3886000  inst.: 295702311 (ipc=76.1) sim_rate=87797 (inst/sec) elapsed = 0:0:56:08 / Thu Apr 12 23:44:39 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(2,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3887500  inst.: 295767512 (ipc=76.1) sim_rate=87790 (inst/sec) elapsed = 0:0:56:09 / Thu Apr 12 23:44:40 2018
GPGPU-Sim uArch: cycles simulated: 3889000  inst.: 295834373 (ipc=76.1) sim_rate=87784 (inst/sec) elapsed = 0:0:56:10 / Thu Apr 12 23:44:41 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3890500  inst.: 295889418 (ipc=76.1) sim_rate=87774 (inst/sec) elapsed = 0:0:56:11 / Thu Apr 12 23:44:42 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3892000  inst.: 295953027 (ipc=76.0) sim_rate=87767 (inst/sec) elapsed = 0:0:56:12 / Thu Apr 12 23:44:43 2018
GPGPU-Sim uArch: cycles simulated: 3893500  inst.: 296009198 (ipc=76.0) sim_rate=87758 (inst/sec) elapsed = 0:0:56:13 / Thu Apr 12 23:44:44 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3895000  inst.: 296066861 (ipc=76.0) sim_rate=87749 (inst/sec) elapsed = 0:0:56:14 / Thu Apr 12 23:44:45 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(6,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3896500  inst.: 296132904 (ipc=76.0) sim_rate=87743 (inst/sec) elapsed = 0:0:56:15 / Thu Apr 12 23:44:46 2018
GPGPU-Sim uArch: cycles simulated: 3898000  inst.: 296192528 (ipc=76.0) sim_rate=87734 (inst/sec) elapsed = 0:0:56:16 / Thu Apr 12 23:44:47 2018
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3899500  inst.: 296250841 (ipc=76.0) sim_rate=87726 (inst/sec) elapsed = 0:0:56:17 / Thu Apr 12 23:44:48 2018
GPGPU-Sim uArch: cycles simulated: 3901000  inst.: 296311000 (ipc=76.0) sim_rate=87717 (inst/sec) elapsed = 0:0:56:18 / Thu Apr 12 23:44:49 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3902500  inst.: 296377125 (ipc=75.9) sim_rate=87711 (inst/sec) elapsed = 0:0:56:19 / Thu Apr 12 23:44:50 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3904000  inst.: 296441034 (ipc=75.9) sim_rate=87704 (inst/sec) elapsed = 0:0:56:20 / Thu Apr 12 23:44:51 2018
GPGPU-Sim uArch: cycles simulated: 3905000  inst.: 296476157 (ipc=75.9) sim_rate=87688 (inst/sec) elapsed = 0:0:56:21 / Thu Apr 12 23:44:52 2018
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(7,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3906500  inst.: 296528519 (ipc=75.9) sim_rate=87678 (inst/sec) elapsed = 0:0:56:22 / Thu Apr 12 23:44:53 2018
GPGPU-Sim uArch: cycles simulated: 3908000  inst.: 296590090 (ipc=75.9) sim_rate=87670 (inst/sec) elapsed = 0:0:56:23 / Thu Apr 12 23:44:54 2018
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3909000  inst.: 296629192 (ipc=75.9) sim_rate=87656 (inst/sec) elapsed = 0:0:56:24 / Thu Apr 12 23:44:55 2018
GPGPU-Sim uArch: cycles simulated: 3911000  inst.: 296708619 (ipc=75.9) sim_rate=87653 (inst/sec) elapsed = 0:0:56:25 / Thu Apr 12 23:44:56 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3912500  inst.: 296764988 (ipc=75.9) sim_rate=87644 (inst/sec) elapsed = 0:0:56:26 / Thu Apr 12 23:44:57 2018
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3914000  inst.: 296829798 (ipc=75.8) sim_rate=87637 (inst/sec) elapsed = 0:0:56:27 / Thu Apr 12 23:44:58 2018
GPGPU-Sim uArch: cycles simulated: 3915500  inst.: 296896843 (ipc=75.8) sim_rate=87631 (inst/sec) elapsed = 0:0:56:28 / Thu Apr 12 23:44:59 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3917000  inst.: 296957601 (ipc=75.8) sim_rate=87623 (inst/sec) elapsed = 0:0:56:29 / Thu Apr 12 23:45:00 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3918500  inst.: 297016356 (ipc=75.8) sim_rate=87615 (inst/sec) elapsed = 0:0:56:30 / Thu Apr 12 23:45:01 2018
GPGPU-Sim uArch: cycles simulated: 3920000  inst.: 297078597 (ipc=75.8) sim_rate=87607 (inst/sec) elapsed = 0:0:56:31 / Thu Apr 12 23:45:02 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3922000  inst.: 297152208 (ipc=75.8) sim_rate=87603 (inst/sec) elapsed = 0:0:56:32 / Thu Apr 12 23:45:03 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3922833,0), 2 CTAs running
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3923500  inst.: 297223560 (ipc=75.8) sim_rate=87599 (inst/sec) elapsed = 0:0:56:33 / Thu Apr 12 23:45:04 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3924480,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3924500  inst.: 297270042 (ipc=75.7) sim_rate=87586 (inst/sec) elapsed = 0:0:56:34 / Thu Apr 12 23:45:05 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(2,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3926000  inst.: 297330759 (ipc=75.7) sim_rate=87579 (inst/sec) elapsed = 0:0:56:35 / Thu Apr 12 23:45:06 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3928000  inst.: 297404094 (ipc=75.7) sim_rate=87574 (inst/sec) elapsed = 0:0:56:36 / Thu Apr 12 23:45:07 2018
GPGPU-Sim uArch: cycles simulated: 3929500  inst.: 297456491 (ipc=75.7) sim_rate=87564 (inst/sec) elapsed = 0:0:56:37 / Thu Apr 12 23:45:08 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3931000  inst.: 297524283 (ipc=75.7) sim_rate=87558 (inst/sec) elapsed = 0:0:56:38 / Thu Apr 12 23:45:09 2018
GPGPU-Sim uArch: cycles simulated: 3932500  inst.: 297587429 (ipc=75.7) sim_rate=87551 (inst/sec) elapsed = 0:0:56:39 / Thu Apr 12 23:45:10 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3934000  inst.: 297656535 (ipc=75.7) sim_rate=87546 (inst/sec) elapsed = 0:0:56:40 / Thu Apr 12 23:45:11 2018
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3935500  inst.: 297706852 (ipc=75.6) sim_rate=87535 (inst/sec) elapsed = 0:0:56:41 / Thu Apr 12 23:45:12 2018
GPGPU-Sim uArch: cycles simulated: 3937000  inst.: 297766117 (ipc=75.6) sim_rate=87526 (inst/sec) elapsed = 0:0:56:42 / Thu Apr 12 23:45:13 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(3,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3938500  inst.: 297825390 (ipc=75.6) sim_rate=87518 (inst/sec) elapsed = 0:0:56:43 / Thu Apr 12 23:45:14 2018
GPGPU-Sim uArch: cycles simulated: 3940000  inst.: 297887356 (ipc=75.6) sim_rate=87510 (inst/sec) elapsed = 0:0:56:44 / Thu Apr 12 23:45:15 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3941500  inst.: 297945162 (ipc=75.6) sim_rate=87502 (inst/sec) elapsed = 0:0:56:45 / Thu Apr 12 23:45:16 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3943000  inst.: 298002799 (ipc=75.6) sim_rate=87493 (inst/sec) elapsed = 0:0:56:46 / Thu Apr 12 23:45:17 2018
GPGPU-Sim uArch: cycles simulated: 3944500  inst.: 298062010 (ipc=75.6) sim_rate=87485 (inst/sec) elapsed = 0:0:56:47 / Thu Apr 12 23:45:18 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3946000  inst.: 298124815 (ipc=75.6) sim_rate=87477 (inst/sec) elapsed = 0:0:56:48 / Thu Apr 12 23:45:19 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(7,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3947500  inst.: 298186415 (ipc=75.5) sim_rate=87470 (inst/sec) elapsed = 0:0:56:49 / Thu Apr 12 23:45:20 2018
GPGPU-Sim uArch: cycles simulated: 3949000  inst.: 298235656 (ipc=75.5) sim_rate=87459 (inst/sec) elapsed = 0:0:56:50 / Thu Apr 12 23:45:21 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3950500  inst.: 298291045 (ipc=75.5) sim_rate=87449 (inst/sec) elapsed = 0:0:56:51 / Thu Apr 12 23:45:22 2018
GPGPU-Sim uArch: cycles simulated: 3952000  inst.: 298354105 (ipc=75.5) sim_rate=87442 (inst/sec) elapsed = 0:0:56:52 / Thu Apr 12 23:45:23 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3953500  inst.: 298416686 (ipc=75.5) sim_rate=87435 (inst/sec) elapsed = 0:0:56:53 / Thu Apr 12 23:45:24 2018
GPGPU-Sim uArch: cycles simulated: 3955000  inst.: 298470775 (ipc=75.5) sim_rate=87425 (inst/sec) elapsed = 0:0:56:54 / Thu Apr 12 23:45:25 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3956500  inst.: 298525114 (ipc=75.5) sim_rate=87415 (inst/sec) elapsed = 0:0:56:55 / Thu Apr 12 23:45:26 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(5,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3958000  inst.: 298584733 (ipc=75.4) sim_rate=87407 (inst/sec) elapsed = 0:0:56:56 / Thu Apr 12 23:45:27 2018
GPGPU-Sim uArch: cycles simulated: 3959500  inst.: 298644276 (ipc=75.4) sim_rate=87399 (inst/sec) elapsed = 0:0:56:57 / Thu Apr 12 23:45:28 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3961500  inst.: 298720250 (ipc=75.4) sim_rate=87396 (inst/sec) elapsed = 0:0:56:58 / Thu Apr 12 23:45:29 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3963000  inst.: 298780047 (ipc=75.4) sim_rate=87388 (inst/sec) elapsed = 0:0:56:59 / Thu Apr 12 23:45:30 2018
GPGPU-Sim uArch: cycles simulated: 3964500  inst.: 298839382 (ipc=75.4) sim_rate=87379 (inst/sec) elapsed = 0:0:57:00 / Thu Apr 12 23:45:31 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3965982,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3966000  inst.: 298895361 (ipc=75.4) sim_rate=87370 (inst/sec) elapsed = 0:0:57:01 / Thu Apr 12 23:45:32 2018
GPGPU-Sim uArch: cycles simulated: 3967500  inst.: 298946372 (ipc=75.3) sim_rate=87360 (inst/sec) elapsed = 0:0:57:02 / Thu Apr 12 23:45:33 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3969000  inst.: 298999439 (ipc=75.3) sim_rate=87350 (inst/sec) elapsed = 0:0:57:03 / Thu Apr 12 23:45:34 2018
GPGPU-Sim uArch: cycles simulated: 3970500  inst.: 299053728 (ipc=75.3) sim_rate=87340 (inst/sec) elapsed = 0:0:57:04 / Thu Apr 12 23:45:35 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(2,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3972000  inst.: 299123350 (ipc=75.3) sim_rate=87335 (inst/sec) elapsed = 0:0:57:05 / Thu Apr 12 23:45:36 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3973500  inst.: 299177965 (ipc=75.3) sim_rate=87325 (inst/sec) elapsed = 0:0:57:06 / Thu Apr 12 23:45:37 2018
GPGPU-Sim uArch: cycles simulated: 3975500  inst.: 299250545 (ipc=75.3) sim_rate=87321 (inst/sec) elapsed = 0:0:57:07 / Thu Apr 12 23:45:38 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3976500  inst.: 299286481 (ipc=75.3) sim_rate=87306 (inst/sec) elapsed = 0:0:57:08 / Thu Apr 12 23:45:39 2018
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(7,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3978500  inst.: 299358342 (ipc=75.2) sim_rate=87301 (inst/sec) elapsed = 0:0:57:09 / Thu Apr 12 23:45:40 2018
GPGPU-Sim uArch: cycles simulated: 3980000  inst.: 299411439 (ipc=75.2) sim_rate=87291 (inst/sec) elapsed = 0:0:57:10 / Thu Apr 12 23:45:41 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3981500  inst.: 299469908 (ipc=75.2) sim_rate=87283 (inst/sec) elapsed = 0:0:57:11 / Thu Apr 12 23:45:42 2018
GPGPU-Sim uArch: cycles simulated: 3983000  inst.: 299520985 (ipc=75.2) sim_rate=87273 (inst/sec) elapsed = 0:0:57:12 / Thu Apr 12 23:45:43 2018
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(2,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3984500  inst.: 299580348 (ipc=75.2) sim_rate=87264 (inst/sec) elapsed = 0:0:57:13 / Thu Apr 12 23:45:44 2018
GPGPU-Sim uArch: cycles simulated: 3986000  inst.: 299639561 (ipc=75.2) sim_rate=87256 (inst/sec) elapsed = 0:0:57:14 / Thu Apr 12 23:45:45 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3988000  inst.: 299712803 (ipc=75.2) sim_rate=87252 (inst/sec) elapsed = 0:0:57:15 / Thu Apr 12 23:45:46 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3989500  inst.: 299777305 (ipc=75.1) sim_rate=87246 (inst/sec) elapsed = 0:0:57:16 / Thu Apr 12 23:45:47 2018
GPGPU-Sim uArch: cycles simulated: 3991000  inst.: 299832855 (ipc=75.1) sim_rate=87236 (inst/sec) elapsed = 0:0:57:17 / Thu Apr 12 23:45:48 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(1,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3992500  inst.: 299888109 (ipc=75.1) sim_rate=87227 (inst/sec) elapsed = 0:0:57:18 / Thu Apr 12 23:45:49 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3994500  inst.: 299955172 (ipc=75.1) sim_rate=87221 (inst/sec) elapsed = 0:0:57:19 / Thu Apr 12 23:45:50 2018
GPGPU-Sim uArch: cycles simulated: 3995500  inst.: 299991561 (ipc=75.1) sim_rate=87206 (inst/sec) elapsed = 0:0:57:20 / Thu Apr 12 23:45:51 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3997500  inst.: 300068474 (ipc=75.1) sim_rate=87203 (inst/sec) elapsed = 0:0:57:21 / Thu Apr 12 23:45:52 2018
GPGPU-Sim uArch: cycles simulated: 3998500  inst.: 300105739 (ipc=75.1) sim_rate=87189 (inst/sec) elapsed = 0:0:57:22 / Thu Apr 12 23:45:53 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4000000  inst.: 300154436 (ipc=75.0) sim_rate=87178 (inst/sec) elapsed = 0:0:57:23 / Thu Apr 12 23:45:54 2018
GPGPU-Sim uArch: cycles simulated: 4002000  inst.: 300229764 (ipc=75.0) sim_rate=87174 (inst/sec) elapsed = 0:0:57:24 / Thu Apr 12 23:45:55 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(3,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4003500  inst.: 300285939 (ipc=75.0) sim_rate=87165 (inst/sec) elapsed = 0:0:57:25 / Thu Apr 12 23:45:56 2018
GPGPU-Sim uArch: cycles simulated: 4005000  inst.: 300334186 (ipc=75.0) sim_rate=87154 (inst/sec) elapsed = 0:0:57:26 / Thu Apr 12 23:45:57 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4006500  inst.: 300390251 (ipc=75.0) sim_rate=87145 (inst/sec) elapsed = 0:0:57:27 / Thu Apr 12 23:45:58 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4008000  inst.: 300448288 (ipc=75.0) sim_rate=87136 (inst/sec) elapsed = 0:0:57:28 / Thu Apr 12 23:45:59 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4008046,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4009500  inst.: 300496063 (ipc=74.9) sim_rate=87125 (inst/sec) elapsed = 0:0:57:29 / Thu Apr 12 23:46:00 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4011000  inst.: 300553767 (ipc=74.9) sim_rate=87117 (inst/sec) elapsed = 0:0:57:30 / Thu Apr 12 23:46:01 2018
GPGPU-Sim uArch: cycles simulated: 4012500  inst.: 300603082 (ipc=74.9) sim_rate=87106 (inst/sec) elapsed = 0:0:57:31 / Thu Apr 12 23:46:02 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(4,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4014000  inst.: 300651903 (ipc=74.9) sim_rate=87094 (inst/sec) elapsed = 0:0:57:32 / Thu Apr 12 23:46:03 2018
GPGPU-Sim uArch: cycles simulated: 4016000  inst.: 300718719 (ipc=74.9) sim_rate=87089 (inst/sec) elapsed = 0:0:57:33 / Thu Apr 12 23:46:04 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(1,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4017500  inst.: 300779098 (ipc=74.9) sim_rate=87081 (inst/sec) elapsed = 0:0:57:34 / Thu Apr 12 23:46:05 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(4,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4019000  inst.: 300831093 (ipc=74.9) sim_rate=87071 (inst/sec) elapsed = 0:0:57:35 / Thu Apr 12 23:46:06 2018
GPGPU-Sim uArch: cycles simulated: 4020500  inst.: 300882640 (ipc=74.8) sim_rate=87060 (inst/sec) elapsed = 0:0:57:36 / Thu Apr 12 23:46:07 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4022000  inst.: 300931655 (ipc=74.8) sim_rate=87049 (inst/sec) elapsed = 0:0:57:37 / Thu Apr 12 23:46:08 2018
GPGPU-Sim uArch: cycles simulated: 4024000  inst.: 301003455 (ipc=74.8) sim_rate=87045 (inst/sec) elapsed = 0:0:57:38 / Thu Apr 12 23:46:09 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(4,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4025500  inst.: 301053829 (ipc=74.8) sim_rate=87034 (inst/sec) elapsed = 0:0:57:39 / Thu Apr 12 23:46:10 2018
GPGPU-Sim uArch: cycles simulated: 4027000  inst.: 301106876 (ipc=74.8) sim_rate=87025 (inst/sec) elapsed = 0:0:57:40 / Thu Apr 12 23:46:11 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(2,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4028500  inst.: 301156545 (ipc=74.8) sim_rate=87014 (inst/sec) elapsed = 0:0:57:41 / Thu Apr 12 23:46:12 2018
GPGPU-Sim uArch: cycles simulated: 4030000  inst.: 301203690 (ipc=74.7) sim_rate=87002 (inst/sec) elapsed = 0:0:57:42 / Thu Apr 12 23:46:13 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(3,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4031500  inst.: 301256282 (ipc=74.7) sim_rate=86992 (inst/sec) elapsed = 0:0:57:43 / Thu Apr 12 23:46:14 2018
GPGPU-Sim uArch: cycles simulated: 4033000  inst.: 301306777 (ipc=74.7) sim_rate=86982 (inst/sec) elapsed = 0:0:57:44 / Thu Apr 12 23:46:15 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4034500  inst.: 301356218 (ipc=74.7) sim_rate=86971 (inst/sec) elapsed = 0:0:57:45 / Thu Apr 12 23:46:16 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4036000  inst.: 301411281 (ipc=74.7) sim_rate=86962 (inst/sec) elapsed = 0:0:57:46 / Thu Apr 12 23:46:17 2018
GPGPU-Sim uArch: cycles simulated: 4037500  inst.: 301460123 (ipc=74.7) sim_rate=86951 (inst/sec) elapsed = 0:0:57:47 / Thu Apr 12 23:46:18 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4039500  inst.: 301526225 (ipc=74.6) sim_rate=86945 (inst/sec) elapsed = 0:0:57:48 / Thu Apr 12 23:46:19 2018
GPGPU-Sim uArch: cycles simulated: 4041000  inst.: 301580476 (ipc=74.6) sim_rate=86935 (inst/sec) elapsed = 0:0:57:49 / Thu Apr 12 23:46:20 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4042500  inst.: 301629277 (ipc=74.6) sim_rate=86924 (inst/sec) elapsed = 0:0:57:50 / Thu Apr 12 23:46:21 2018
GPGPU-Sim uArch: cycles simulated: 4044000  inst.: 301678666 (ipc=74.6) sim_rate=86914 (inst/sec) elapsed = 0:0:57:51 / Thu Apr 12 23:46:22 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4046000  inst.: 301746162 (ipc=74.6) sim_rate=86908 (inst/sec) elapsed = 0:0:57:52 / Thu Apr 12 23:46:23 2018
GPGPU-Sim uArch: cycles simulated: 4047500  inst.: 301798905 (ipc=74.6) sim_rate=86898 (inst/sec) elapsed = 0:0:57:53 / Thu Apr 12 23:46:24 2018
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4049000  inst.: 301856355 (ipc=74.6) sim_rate=86890 (inst/sec) elapsed = 0:0:57:54 / Thu Apr 12 23:46:25 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4050500  inst.: 301910653 (ipc=74.5) sim_rate=86880 (inst/sec) elapsed = 0:0:57:55 / Thu Apr 12 23:46:26 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4050926,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4052000  inst.: 301953194 (ipc=74.5) sim_rate=86868 (inst/sec) elapsed = 0:0:57:56 / Thu Apr 12 23:46:27 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4054000  inst.: 302025017 (ipc=74.5) sim_rate=86863 (inst/sec) elapsed = 0:0:57:57 / Thu Apr 12 23:46:28 2018
GPGPU-Sim uArch: cycles simulated: 4055500  inst.: 302078836 (ipc=74.5) sim_rate=86854 (inst/sec) elapsed = 0:0:57:58 / Thu Apr 12 23:46:29 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4057500  inst.: 302135912 (ipc=74.5) sim_rate=86845 (inst/sec) elapsed = 0:0:57:59 / Thu Apr 12 23:46:30 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4059000  inst.: 302191939 (ipc=74.4) sim_rate=86836 (inst/sec) elapsed = 0:0:58:00 / Thu Apr 12 23:46:31 2018
GPGPU-Sim uArch: cycles simulated: 4061000  inst.: 302263443 (ipc=74.4) sim_rate=86832 (inst/sec) elapsed = 0:0:58:01 / Thu Apr 12 23:46:32 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4062500  inst.: 302312670 (ipc=74.4) sim_rate=86821 (inst/sec) elapsed = 0:0:58:02 / Thu Apr 12 23:46:33 2018
GPGPU-Sim uArch: cycles simulated: 4064000  inst.: 302361665 (ipc=74.4) sim_rate=86810 (inst/sec) elapsed = 0:0:58:03 / Thu Apr 12 23:46:34 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4065500  inst.: 302412649 (ipc=74.4) sim_rate=86800 (inst/sec) elapsed = 0:0:58:04 / Thu Apr 12 23:46:35 2018
GPGPU-Sim uArch: cycles simulated: 4067000  inst.: 302460403 (ipc=74.4) sim_rate=86789 (inst/sec) elapsed = 0:0:58:05 / Thu Apr 12 23:46:36 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(2,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4069000  inst.: 302528601 (ipc=74.3) sim_rate=86783 (inst/sec) elapsed = 0:0:58:06 / Thu Apr 12 23:46:37 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4070500  inst.: 302584354 (ipc=74.3) sim_rate=86774 (inst/sec) elapsed = 0:0:58:07 / Thu Apr 12 23:46:38 2018
GPGPU-Sim uArch: cycles simulated: 4072000  inst.: 302639621 (ipc=74.3) sim_rate=86765 (inst/sec) elapsed = 0:0:58:08 / Thu Apr 12 23:46:39 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4073500  inst.: 302682408 (ipc=74.3) sim_rate=86753 (inst/sec) elapsed = 0:0:58:09 / Thu Apr 12 23:46:40 2018
GPGPU-Sim uArch: cycles simulated: 4075000  inst.: 302735680 (ipc=74.3) sim_rate=86743 (inst/sec) elapsed = 0:0:58:10 / Thu Apr 12 23:46:41 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4076500  inst.: 302785384 (ipc=74.3) sim_rate=86733 (inst/sec) elapsed = 0:0:58:11 / Thu Apr 12 23:46:42 2018
GPGPU-Sim uArch: cycles simulated: 4078000  inst.: 302832248 (ipc=74.3) sim_rate=86721 (inst/sec) elapsed = 0:0:58:12 / Thu Apr 12 23:46:43 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4080000  inst.: 302904386 (ipc=74.2) sim_rate=86717 (inst/sec) elapsed = 0:0:58:13 / Thu Apr 12 23:46:44 2018
GPGPU-Sim uArch: cycles simulated: 4081500  inst.: 302956855 (ipc=74.2) sim_rate=86707 (inst/sec) elapsed = 0:0:58:14 / Thu Apr 12 23:46:45 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4083000  inst.: 303003591 (ipc=74.2) sim_rate=86696 (inst/sec) elapsed = 0:0:58:15 / Thu Apr 12 23:46:46 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4084059,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4084500  inst.: 303058841 (ipc=74.2) sim_rate=86687 (inst/sec) elapsed = 0:0:58:16 / Thu Apr 12 23:46:47 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4086000  inst.: 303094751 (ipc=74.2) sim_rate=86672 (inst/sec) elapsed = 0:0:58:17 / Thu Apr 12 23:46:48 2018
GPGPU-Sim uArch: cycles simulated: 4087000  inst.: 303125208 (ipc=74.2) sim_rate=86656 (inst/sec) elapsed = 0:0:58:18 / Thu Apr 12 23:46:49 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4088500  inst.: 303179577 (ipc=74.2) sim_rate=86647 (inst/sec) elapsed = 0:0:58:19 / Thu Apr 12 23:46:50 2018
GPGPU-Sim uArch: cycles simulated: 4090500  inst.: 303251376 (ipc=74.1) sim_rate=86643 (inst/sec) elapsed = 0:0:58:20 / Thu Apr 12 23:46:51 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4092000  inst.: 303303338 (ipc=74.1) sim_rate=86633 (inst/sec) elapsed = 0:0:58:21 / Thu Apr 12 23:46:52 2018
GPGPU-Sim uArch: cycles simulated: 4093500  inst.: 303349842 (ipc=74.1) sim_rate=86621 (inst/sec) elapsed = 0:0:58:22 / Thu Apr 12 23:46:53 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(2,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4095000  inst.: 303392466 (ipc=74.1) sim_rate=86609 (inst/sec) elapsed = 0:0:58:23 / Thu Apr 12 23:46:54 2018
GPGPU-Sim uArch: cycles simulated: 4096500  inst.: 303445185 (ipc=74.1) sim_rate=86599 (inst/sec) elapsed = 0:0:58:24 / Thu Apr 12 23:46:55 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4098000  inst.: 303492975 (ipc=74.1) sim_rate=86588 (inst/sec) elapsed = 0:0:58:25 / Thu Apr 12 23:46:56 2018
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4100000  inst.: 303559843 (ipc=74.0) sim_rate=86582 (inst/sec) elapsed = 0:0:58:26 / Thu Apr 12 23:46:57 2018
GPGPU-Sim uArch: cycles simulated: 4101500  inst.: 303610996 (ipc=74.0) sim_rate=86572 (inst/sec) elapsed = 0:0:58:27 / Thu Apr 12 23:46:58 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4103000  inst.: 303664919 (ipc=74.0) sim_rate=86563 (inst/sec) elapsed = 0:0:58:28 / Thu Apr 12 23:46:59 2018
GPGPU-Sim uArch: cycles simulated: 4105000  inst.: 303726564 (ipc=74.0) sim_rate=86556 (inst/sec) elapsed = 0:0:58:29 / Thu Apr 12 23:47:00 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(6,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4106500  inst.: 303775580 (ipc=74.0) sim_rate=86545 (inst/sec) elapsed = 0:0:58:30 / Thu Apr 12 23:47:01 2018
GPGPU-Sim uArch: cycles simulated: 4108000  inst.: 303830150 (ipc=74.0) sim_rate=86536 (inst/sec) elapsed = 0:0:58:31 / Thu Apr 12 23:47:02 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4109500  inst.: 303881033 (ipc=73.9) sim_rate=86526 (inst/sec) elapsed = 0:0:58:32 / Thu Apr 12 23:47:03 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4110826,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4111000  inst.: 303928285 (ipc=73.9) sim_rate=86515 (inst/sec) elapsed = 0:0:58:33 / Thu Apr 12 23:47:04 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4112500  inst.: 303975018 (ipc=73.9) sim_rate=86503 (inst/sec) elapsed = 0:0:58:34 / Thu Apr 12 23:47:05 2018
GPGPU-Sim uArch: cycles simulated: 4114500  inst.: 304037271 (ipc=73.9) sim_rate=86497 (inst/sec) elapsed = 0:0:58:35 / Thu Apr 12 23:47:06 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(4,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4116000  inst.: 304091072 (ipc=73.9) sim_rate=86487 (inst/sec) elapsed = 0:0:58:36 / Thu Apr 12 23:47:07 2018
GPGPU-Sim uArch: cycles simulated: 4117500  inst.: 304139805 (ipc=73.9) sim_rate=86477 (inst/sec) elapsed = 0:0:58:37 / Thu Apr 12 23:47:08 2018
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4119000  inst.: 304179882 (ipc=73.8) sim_rate=86463 (inst/sec) elapsed = 0:0:58:38 / Thu Apr 12 23:47:09 2018
GPGPU-Sim uArch: cycles simulated: 4120500  inst.: 304230146 (ipc=73.8) sim_rate=86453 (inst/sec) elapsed = 0:0:58:39 / Thu Apr 12 23:47:10 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(3,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4122000  inst.: 304282530 (ipc=73.8) sim_rate=86443 (inst/sec) elapsed = 0:0:58:40 / Thu Apr 12 23:47:11 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4124000  inst.: 304350854 (ipc=73.8) sim_rate=86438 (inst/sec) elapsed = 0:0:58:41 / Thu Apr 12 23:47:12 2018
GPGPU-Sim uArch: cycles simulated: 4125500  inst.: 304394033 (ipc=73.8) sim_rate=86426 (inst/sec) elapsed = 0:0:58:42 / Thu Apr 12 23:47:13 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(8,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4127500  inst.: 304462082 (ipc=73.8) sim_rate=86421 (inst/sec) elapsed = 0:0:58:43 / Thu Apr 12 23:47:14 2018
GPGPU-Sim uArch: cycles simulated: 4129000  inst.: 304506534 (ipc=73.7) sim_rate=86409 (inst/sec) elapsed = 0:0:58:44 / Thu Apr 12 23:47:15 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4131000  inst.: 304563696 (ipc=73.7) sim_rate=86401 (inst/sec) elapsed = 0:0:58:45 / Thu Apr 12 23:47:16 2018
GPGPU-Sim uArch: cycles simulated: 4132500  inst.: 304621131 (ipc=73.7) sim_rate=86392 (inst/sec) elapsed = 0:0:58:46 / Thu Apr 12 23:47:17 2018
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4134500  inst.: 304685233 (ipc=73.7) sim_rate=86386 (inst/sec) elapsed = 0:0:58:47 / Thu Apr 12 23:47:18 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4136000  inst.: 304737859 (ipc=73.7) sim_rate=86376 (inst/sec) elapsed = 0:0:58:48 / Thu Apr 12 23:47:19 2018
GPGPU-Sim uArch: cycles simulated: 4138000  inst.: 304798940 (ipc=73.7) sim_rate=86369 (inst/sec) elapsed = 0:0:58:49 / Thu Apr 12 23:47:20 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4139500  inst.: 304845653 (ipc=73.6) sim_rate=86358 (inst/sec) elapsed = 0:0:58:50 / Thu Apr 12 23:47:21 2018
GPGPU-Sim uArch: cycles simulated: 4141000  inst.: 304896430 (ipc=73.6) sim_rate=86348 (inst/sec) elapsed = 0:0:58:51 / Thu Apr 12 23:47:22 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(4,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4143000  inst.: 304956356 (ipc=73.6) sim_rate=86340 (inst/sec) elapsed = 0:0:58:52 / Thu Apr 12 23:47:23 2018
GPGPU-Sim uArch: cycles simulated: 4144500  inst.: 305004790 (ipc=73.6) sim_rate=86330 (inst/sec) elapsed = 0:0:58:53 / Thu Apr 12 23:47:24 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4146000  inst.: 305051514 (ipc=73.6) sim_rate=86319 (inst/sec) elapsed = 0:0:58:54 / Thu Apr 12 23:47:25 2018
GPGPU-Sim uArch: cycles simulated: 4147500  inst.: 305101153 (ipc=73.6) sim_rate=86308 (inst/sec) elapsed = 0:0:58:55 / Thu Apr 12 23:47:26 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4149000  inst.: 305154127 (ipc=73.5) sim_rate=86299 (inst/sec) elapsed = 0:0:58:56 / Thu Apr 12 23:47:27 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4151000  inst.: 305217868 (ipc=73.5) sim_rate=86292 (inst/sec) elapsed = 0:0:58:57 / Thu Apr 12 23:47:28 2018
GPGPU-Sim uArch: cycles simulated: 4152500  inst.: 305264603 (ipc=73.5) sim_rate=86281 (inst/sec) elapsed = 0:0:58:58 / Thu Apr 12 23:47:29 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4152788,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4152829,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(5,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4154000  inst.: 305316652 (ipc=73.5) sim_rate=86272 (inst/sec) elapsed = 0:0:58:59 / Thu Apr 12 23:47:30 2018
GPGPU-Sim uArch: cycles simulated: 4155500  inst.: 305368812 (ipc=73.5) sim_rate=86262 (inst/sec) elapsed = 0:0:59:00 / Thu Apr 12 23:47:31 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(6,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4157500  inst.: 305425446 (ipc=73.5) sim_rate=86254 (inst/sec) elapsed = 0:0:59:01 / Thu Apr 12 23:47:32 2018
GPGPU-Sim uArch: cycles simulated: 4159000  inst.: 305471582 (ipc=73.4) sim_rate=86242 (inst/sec) elapsed = 0:0:59:02 / Thu Apr 12 23:47:33 2018
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4161000  inst.: 305536468 (ipc=73.4) sim_rate=86236 (inst/sec) elapsed = 0:0:59:03 / Thu Apr 12 23:47:34 2018
GPGPU-Sim uArch: cycles simulated: 4162500  inst.: 305581990 (ipc=73.4) sim_rate=86225 (inst/sec) elapsed = 0:0:59:04 / Thu Apr 12 23:47:35 2018
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4164500  inst.: 305649658 (ipc=73.4) sim_rate=86219 (inst/sec) elapsed = 0:0:59:05 / Thu Apr 12 23:47:36 2018
GPGPU-Sim uArch: cycles simulated: 4166000  inst.: 305691266 (ipc=73.4) sim_rate=86207 (inst/sec) elapsed = 0:0:59:06 / Thu Apr 12 23:47:37 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4168000  inst.: 305751089 (ipc=73.4) sim_rate=86199 (inst/sec) elapsed = 0:0:59:07 / Thu Apr 12 23:47:38 2018
GPGPU-Sim uArch: cycles simulated: 4169500  inst.: 305794788 (ipc=73.3) sim_rate=86187 (inst/sec) elapsed = 0:0:59:08 / Thu Apr 12 23:47:39 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4171000  inst.: 305840129 (ipc=73.3) sim_rate=86176 (inst/sec) elapsed = 0:0:59:09 / Thu Apr 12 23:47:40 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4173000  inst.: 305906698 (ipc=73.3) sim_rate=86170 (inst/sec) elapsed = 0:0:59:10 / Thu Apr 12 23:47:41 2018
GPGPU-Sim uArch: cycles simulated: 4174500  inst.: 305949275 (ipc=73.3) sim_rate=86158 (inst/sec) elapsed = 0:0:59:11 / Thu Apr 12 23:47:42 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4176500  inst.: 306012667 (ipc=73.3) sim_rate=86152 (inst/sec) elapsed = 0:0:59:12 / Thu Apr 12 23:47:43 2018
GPGPU-Sim uArch: cycles simulated: 4178000  inst.: 306056124 (ipc=73.3) sim_rate=86140 (inst/sec) elapsed = 0:0:59:13 / Thu Apr 12 23:47:44 2018
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(8,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4179500  inst.: 306102853 (ipc=73.2) sim_rate=86129 (inst/sec) elapsed = 0:0:59:14 / Thu Apr 12 23:47:45 2018
GPGPU-Sim uArch: cycles simulated: 4181500  inst.: 306161690 (ipc=73.2) sim_rate=86121 (inst/sec) elapsed = 0:0:59:15 / Thu Apr 12 23:47:46 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4183500  inst.: 306220053 (ipc=73.2) sim_rate=86113 (inst/sec) elapsed = 0:0:59:16 / Thu Apr 12 23:47:47 2018
GPGPU-Sim uArch: cycles simulated: 4185000  inst.: 306264805 (ipc=73.2) sim_rate=86101 (inst/sec) elapsed = 0:0:59:17 / Thu Apr 12 23:47:48 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4186500  inst.: 306309902 (ipc=73.2) sim_rate=86090 (inst/sec) elapsed = 0:0:59:18 / Thu Apr 12 23:47:49 2018
GPGPU-Sim uArch: cycles simulated: 4188500  inst.: 306368843 (ipc=73.1) sim_rate=86082 (inst/sec) elapsed = 0:0:59:19 / Thu Apr 12 23:47:50 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4190000  inst.: 306412743 (ipc=73.1) sim_rate=86070 (inst/sec) elapsed = 0:0:59:20 / Thu Apr 12 23:47:51 2018
GPGPU-Sim uArch: cycles simulated: 4192000  inst.: 306467955 (ipc=73.1) sim_rate=86062 (inst/sec) elapsed = 0:0:59:21 / Thu Apr 12 23:47:52 2018
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4193500  inst.: 306518517 (ipc=73.1) sim_rate=86052 (inst/sec) elapsed = 0:0:59:22 / Thu Apr 12 23:47:53 2018
GPGPU-Sim uArch: cycles simulated: 4195500  inst.: 306572766 (ipc=73.1) sim_rate=86043 (inst/sec) elapsed = 0:0:59:23 / Thu Apr 12 23:47:54 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4197500  inst.: 306638089 (ipc=73.1) sim_rate=86037 (inst/sec) elapsed = 0:0:59:24 / Thu Apr 12 23:47:55 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4199000  inst.: 306682635 (ipc=73.0) sim_rate=86025 (inst/sec) elapsed = 0:0:59:25 / Thu Apr 12 23:47:56 2018
GPGPU-Sim uArch: cycles simulated: 4201000  inst.: 306747119 (ipc=73.0) sim_rate=86019 (inst/sec) elapsed = 0:0:59:26 / Thu Apr 12 23:47:57 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4202500  inst.: 306795224 (ipc=73.0) sim_rate=86009 (inst/sec) elapsed = 0:0:59:27 / Thu Apr 12 23:47:58 2018
GPGPU-Sim uArch: cycles simulated: 4204000  inst.: 306843089 (ipc=73.0) sim_rate=85998 (inst/sec) elapsed = 0:0:59:28 / Thu Apr 12 23:47:59 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4206000  inst.: 306899568 (ipc=73.0) sim_rate=85990 (inst/sec) elapsed = 0:0:59:29 / Thu Apr 12 23:48:00 2018
GPGPU-Sim uArch: cycles simulated: 4208000  inst.: 306958371 (ipc=72.9) sim_rate=85982 (inst/sec) elapsed = 0:0:59:30 / Thu Apr 12 23:48:01 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4210000  inst.: 307021787 (ipc=72.9) sim_rate=85976 (inst/sec) elapsed = 0:0:59:31 / Thu Apr 12 23:48:02 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4212000  inst.: 307084624 (ipc=72.9) sim_rate=85969 (inst/sec) elapsed = 0:0:59:32 / Thu Apr 12 23:48:03 2018
GPGPU-Sim uArch: cycles simulated: 4213500  inst.: 307133226 (ipc=72.9) sim_rate=85959 (inst/sec) elapsed = 0:0:59:33 / Thu Apr 12 23:48:04 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4215000  inst.: 307179027 (ipc=72.9) sim_rate=85948 (inst/sec) elapsed = 0:0:59:34 / Thu Apr 12 23:48:05 2018
GPGPU-Sim uArch: cycles simulated: 4216500  inst.: 307217323 (ipc=72.9) sim_rate=85934 (inst/sec) elapsed = 0:0:59:35 / Thu Apr 12 23:48:06 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4218000  inst.: 307268600 (ipc=72.8) sim_rate=85925 (inst/sec) elapsed = 0:0:59:36 / Thu Apr 12 23:48:07 2018
GPGPU-Sim uArch: cycles simulated: 4220000  inst.: 307336156 (ipc=72.8) sim_rate=85920 (inst/sec) elapsed = 0:0:59:37 / Thu Apr 12 23:48:08 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(6,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4221500  inst.: 307376096 (ipc=72.8) sim_rate=85907 (inst/sec) elapsed = 0:0:59:38 / Thu Apr 12 23:48:09 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4222649,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4223000  inst.: 307428094 (ipc=72.8) sim_rate=85897 (inst/sec) elapsed = 0:0:59:39 / Thu Apr 12 23:48:10 2018
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(6,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4225000  inst.: 307486382 (ipc=72.8) sim_rate=85890 (inst/sec) elapsed = 0:0:59:40 / Thu Apr 12 23:48:11 2018
GPGPU-Sim uArch: cycles simulated: 4227000  inst.: 307544902 (ipc=72.8) sim_rate=85882 (inst/sec) elapsed = 0:0:59:41 / Thu Apr 12 23:48:12 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4229000  inst.: 307598365 (ipc=72.7) sim_rate=85873 (inst/sec) elapsed = 0:0:59:42 / Thu Apr 12 23:48:13 2018
GPGPU-Sim uArch: cycles simulated: 4230500  inst.: 307646663 (ipc=72.7) sim_rate=85862 (inst/sec) elapsed = 0:0:59:43 / Thu Apr 12 23:48:14 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4232500  inst.: 307704011 (ipc=72.7) sim_rate=85854 (inst/sec) elapsed = 0:0:59:44 / Thu Apr 12 23:48:15 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4233763,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4234000  inst.: 307750082 (ipc=72.7) sim_rate=85843 (inst/sec) elapsed = 0:0:59:45 / Thu Apr 12 23:48:16 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4236000  inst.: 307800035 (ipc=72.7) sim_rate=85833 (inst/sec) elapsed = 0:0:59:46 / Thu Apr 12 23:48:17 2018
GPGPU-Sim uArch: cycles simulated: 4237500  inst.: 307844973 (ipc=72.6) sim_rate=85822 (inst/sec) elapsed = 0:0:59:47 / Thu Apr 12 23:48:18 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4239500  inst.: 307899648 (ipc=72.6) sim_rate=85813 (inst/sec) elapsed = 0:0:59:48 / Thu Apr 12 23:48:19 2018
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(6,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4241500  inst.: 307960576 (ipc=72.6) sim_rate=85806 (inst/sec) elapsed = 0:0:59:49 / Thu Apr 12 23:48:20 2018
GPGPU-Sim uArch: cycles simulated: 4243500  inst.: 308014355 (ipc=72.6) sim_rate=85797 (inst/sec) elapsed = 0:0:59:50 / Thu Apr 12 23:48:21 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(3,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4245500  inst.: 308067908 (ipc=72.6) sim_rate=85788 (inst/sec) elapsed = 0:0:59:51 / Thu Apr 12 23:48:22 2018
GPGPU-Sim uArch: cycles simulated: 4247500  inst.: 308123916 (ipc=72.5) sim_rate=85780 (inst/sec) elapsed = 0:0:59:52 / Thu Apr 12 23:48:23 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4249500  inst.: 308177105 (ipc=72.5) sim_rate=85771 (inst/sec) elapsed = 0:0:59:53 / Thu Apr 12 23:48:24 2018
GPGPU-Sim uArch: cycles simulated: 4251000  inst.: 308219456 (ipc=72.5) sim_rate=85759 (inst/sec) elapsed = 0:0:59:54 / Thu Apr 12 23:48:25 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4253500  inst.: 308284580 (ipc=72.5) sim_rate=85753 (inst/sec) elapsed = 0:0:59:55 / Thu Apr 12 23:48:26 2018
GPGPU-Sim uArch: cycles simulated: 4255000  inst.: 308330113 (ipc=72.5) sim_rate=85742 (inst/sec) elapsed = 0:0:59:56 / Thu Apr 12 23:48:27 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4257000  inst.: 308377264 (ipc=72.4) sim_rate=85731 (inst/sec) elapsed = 0:0:59:57 / Thu Apr 12 23:48:28 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4259000  inst.: 308437295 (ipc=72.4) sim_rate=85724 (inst/sec) elapsed = 0:0:59:58 / Thu Apr 12 23:48:29 2018
GPGPU-Sim uArch: cycles simulated: 4260500  inst.: 308480023 (ipc=72.4) sim_rate=85712 (inst/sec) elapsed = 0:0:59:59 / Thu Apr 12 23:48:30 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4262500  inst.: 308533737 (ipc=72.4) sim_rate=85703 (inst/sec) elapsed = 0:1:00:00 / Thu Apr 12 23:48:31 2018
GPGPU-Sim uArch: cycles simulated: 4264500  inst.: 308592432 (ipc=72.4) sim_rate=85696 (inst/sec) elapsed = 0:1:00:01 / Thu Apr 12 23:48:32 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4266000  inst.: 308632026 (ipc=72.3) sim_rate=85683 (inst/sec) elapsed = 0:1:00:02 / Thu Apr 12 23:48:33 2018
GPGPU-Sim uArch: cycles simulated: 4268000  inst.: 308690061 (ipc=72.3) sim_rate=85675 (inst/sec) elapsed = 0:1:00:03 / Thu Apr 12 23:48:34 2018
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(6,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4270000  inst.: 308744753 (ipc=72.3) sim_rate=85667 (inst/sec) elapsed = 0:1:00:04 / Thu Apr 12 23:48:35 2018
GPGPU-Sim uArch: cycles simulated: 4271500  inst.: 308790015 (ipc=72.3) sim_rate=85656 (inst/sec) elapsed = 0:1:00:05 / Thu Apr 12 23:48:36 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4274000  inst.: 308854167 (ipc=72.3) sim_rate=85650 (inst/sec) elapsed = 0:1:00:06 / Thu Apr 12 23:48:37 2018
GPGPU-Sim uArch: cycles simulated: 4276000  inst.: 308910282 (ipc=72.2) sim_rate=85641 (inst/sec) elapsed = 0:1:00:07 / Thu Apr 12 23:48:38 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4277500  inst.: 308946514 (ipc=72.2) sim_rate=85628 (inst/sec) elapsed = 0:1:00:08 / Thu Apr 12 23:48:39 2018
GPGPU-Sim uArch: cycles simulated: 4280000  inst.: 309012671 (ipc=72.2) sim_rate=85622 (inst/sec) elapsed = 0:1:00:09 / Thu Apr 12 23:48:40 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(3,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4282000  inst.: 309064963 (ipc=72.2) sim_rate=85613 (inst/sec) elapsed = 0:1:00:10 / Thu Apr 12 23:48:41 2018
GPGPU-Sim uArch: cycles simulated: 4283500  inst.: 309109802 (ipc=72.2) sim_rate=85602 (inst/sec) elapsed = 0:1:00:11 / Thu Apr 12 23:48:42 2018
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4285500  inst.: 309161669 (ipc=72.1) sim_rate=85592 (inst/sec) elapsed = 0:1:00:12 / Thu Apr 12 23:48:43 2018
GPGPU-Sim uArch: cycles simulated: 4287500  inst.: 309213547 (ipc=72.1) sim_rate=85583 (inst/sec) elapsed = 0:1:00:13 / Thu Apr 12 23:48:44 2018
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4289000  inst.: 309255487 (ipc=72.1) sim_rate=85571 (inst/sec) elapsed = 0:1:00:14 / Thu Apr 12 23:48:45 2018
GPGPU-Sim uArch: cycles simulated: 4291000  inst.: 309309027 (ipc=72.1) sim_rate=85562 (inst/sec) elapsed = 0:1:00:15 / Thu Apr 12 23:48:46 2018
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4293000  inst.: 309356874 (ipc=72.1) sim_rate=85552 (inst/sec) elapsed = 0:1:00:16 / Thu Apr 12 23:48:47 2018
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4295000  inst.: 309409426 (ipc=72.0) sim_rate=85543 (inst/sec) elapsed = 0:1:00:17 / Thu Apr 12 23:48:48 2018
GPGPU-Sim uArch: cycles simulated: 4297000  inst.: 309462118 (ipc=72.0) sim_rate=85534 (inst/sec) elapsed = 0:1:00:18 / Thu Apr 12 23:48:49 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4299000  inst.: 309516372 (ipc=72.0) sim_rate=85525 (inst/sec) elapsed = 0:1:00:19 / Thu Apr 12 23:48:50 2018
GPGPU-Sim uArch: cycles simulated: 4301000  inst.: 309571637 (ipc=72.0) sim_rate=85517 (inst/sec) elapsed = 0:1:00:20 / Thu Apr 12 23:48:51 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4302500  inst.: 309612977 (ipc=72.0) sim_rate=85504 (inst/sec) elapsed = 0:1:00:21 / Thu Apr 12 23:48:52 2018
GPGPU-Sim uArch: cycles simulated: 4304500  inst.: 309667804 (ipc=71.9) sim_rate=85496 (inst/sec) elapsed = 0:1:00:22 / Thu Apr 12 23:48:53 2018
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(3,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4306500  inst.: 309719072 (ipc=71.9) sim_rate=85486 (inst/sec) elapsed = 0:1:00:23 / Thu Apr 12 23:48:54 2018
GPGPU-Sim uArch: cycles simulated: 4308500  inst.: 309767782 (ipc=71.9) sim_rate=85476 (inst/sec) elapsed = 0:1:00:24 / Thu Apr 12 23:48:55 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4308637,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4310500  inst.: 309817643 (ipc=71.9) sim_rate=85466 (inst/sec) elapsed = 0:1:00:25 / Thu Apr 12 23:48:56 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4311437,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4312500  inst.: 309870839 (ipc=71.9) sim_rate=85458 (inst/sec) elapsed = 0:1:00:26 / Thu Apr 12 23:48:57 2018
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4314500  inst.: 309912180 (ipc=71.8) sim_rate=85445 (inst/sec) elapsed = 0:1:00:27 / Thu Apr 12 23:48:58 2018
GPGPU-Sim uArch: cycles simulated: 4316500  inst.: 309959398 (ipc=71.8) sim_rate=85435 (inst/sec) elapsed = 0:1:00:28 / Thu Apr 12 23:48:59 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4318500  inst.: 310013259 (ipc=71.8) sim_rate=85426 (inst/sec) elapsed = 0:1:00:29 / Thu Apr 12 23:49:00 2018
GPGPU-Sim uArch: cycles simulated: 4320500  inst.: 310053766 (ipc=71.8) sim_rate=85414 (inst/sec) elapsed = 0:1:00:30 / Thu Apr 12 23:49:01 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4322500  inst.: 310108307 (ipc=71.7) sim_rate=85405 (inst/sec) elapsed = 0:1:00:31 / Thu Apr 12 23:49:02 2018
GPGPU-Sim uArch: cycles simulated: 4324000  inst.: 310139424 (ipc=71.7) sim_rate=85390 (inst/sec) elapsed = 0:1:00:32 / Thu Apr 12 23:49:03 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4326000  inst.: 310188809 (ipc=71.7) sim_rate=85380 (inst/sec) elapsed = 0:1:00:33 / Thu Apr 12 23:49:04 2018
GPGPU-Sim uArch: cycles simulated: 4328000  inst.: 310234352 (ipc=71.7) sim_rate=85369 (inst/sec) elapsed = 0:1:00:34 / Thu Apr 12 23:49:05 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4330000  inst.: 310287357 (ipc=71.7) sim_rate=85361 (inst/sec) elapsed = 0:1:00:35 / Thu Apr 12 23:49:06 2018
GPGPU-Sim uArch: cycles simulated: 4332000  inst.: 310329083 (ipc=71.6) sim_rate=85349 (inst/sec) elapsed = 0:1:00:36 / Thu Apr 12 23:49:07 2018
GPGPU-Sim uArch: cycles simulated: 4334000  inst.: 310373099 (ipc=71.6) sim_rate=85337 (inst/sec) elapsed = 0:1:00:37 / Thu Apr 12 23:49:08 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(7,6,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4334797,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4335500  inst.: 310410329 (ipc=71.6) sim_rate=85324 (inst/sec) elapsed = 0:1:00:38 / Thu Apr 12 23:49:09 2018
GPGPU-Sim uArch: cycles simulated: 4338000  inst.: 310466382 (ipc=71.6) sim_rate=85316 (inst/sec) elapsed = 0:1:00:39 / Thu Apr 12 23:49:10 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4340000  inst.: 310510275 (ipc=71.5) sim_rate=85305 (inst/sec) elapsed = 0:1:00:40 / Thu Apr 12 23:49:11 2018
GPGPU-Sim uArch: cycles simulated: 4342500  inst.: 310573207 (ipc=71.5) sim_rate=85298 (inst/sec) elapsed = 0:1:00:41 / Thu Apr 12 23:49:12 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4344500  inst.: 310621324 (ipc=71.5) sim_rate=85288 (inst/sec) elapsed = 0:1:00:42 / Thu Apr 12 23:49:13 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4347000  inst.: 310677805 (ipc=71.5) sim_rate=85280 (inst/sec) elapsed = 0:1:00:43 / Thu Apr 12 23:49:14 2018
GPGPU-Sim uArch: cycles simulated: 4349000  inst.: 310723415 (ipc=71.4) sim_rate=85269 (inst/sec) elapsed = 0:1:00:44 / Thu Apr 12 23:49:15 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4351500  inst.: 310777513 (ipc=71.4) sim_rate=85261 (inst/sec) elapsed = 0:1:00:45 / Thu Apr 12 23:49:16 2018
GPGPU-Sim uArch: cycles simulated: 4353500  inst.: 310825825 (ipc=71.4) sim_rate=85251 (inst/sec) elapsed = 0:1:00:46 / Thu Apr 12 23:49:17 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4356000  inst.: 310876577 (ipc=71.4) sim_rate=85241 (inst/sec) elapsed = 0:1:00:47 / Thu Apr 12 23:49:18 2018
GPGPU-Sim uArch: cycles simulated: 4358000  inst.: 310919176 (ipc=71.3) sim_rate=85230 (inst/sec) elapsed = 0:1:00:48 / Thu Apr 12 23:49:19 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(8,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4360500  inst.: 310981099 (ipc=71.3) sim_rate=85223 (inst/sec) elapsed = 0:1:00:49 / Thu Apr 12 23:49:20 2018
GPGPU-Sim uArch: cycles simulated: 4362500  inst.: 311021148 (ipc=71.3) sim_rate=85211 (inst/sec) elapsed = 0:1:00:50 / Thu Apr 12 23:49:21 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4364500  inst.: 311068774 (ipc=71.3) sim_rate=85200 (inst/sec) elapsed = 0:1:00:51 / Thu Apr 12 23:49:22 2018
GPGPU-Sim uArch: cycles simulated: 4367000  inst.: 311127889 (ipc=71.2) sim_rate=85193 (inst/sec) elapsed = 0:1:00:52 / Thu Apr 12 23:49:23 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4369000  inst.: 311170562 (ipc=71.2) sim_rate=85182 (inst/sec) elapsed = 0:1:00:53 / Thu Apr 12 23:49:24 2018
GPGPU-Sim uArch: cycles simulated: 4371000  inst.: 311220245 (ipc=71.2) sim_rate=85172 (inst/sec) elapsed = 0:1:00:54 / Thu Apr 12 23:49:25 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4371234,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4373000  inst.: 311256873 (ipc=71.2) sim_rate=85159 (inst/sec) elapsed = 0:1:00:55 / Thu Apr 12 23:49:26 2018
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4375500  inst.: 311314990 (ipc=71.1) sim_rate=85151 (inst/sec) elapsed = 0:1:00:56 / Thu Apr 12 23:49:27 2018
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(7,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4378000  inst.: 311364992 (ipc=71.1) sim_rate=85142 (inst/sec) elapsed = 0:1:00:57 / Thu Apr 12 23:49:28 2018
GPGPU-Sim uArch: cycles simulated: 4380000  inst.: 311407164 (ipc=71.1) sim_rate=85130 (inst/sec) elapsed = 0:1:00:58 / Thu Apr 12 23:49:29 2018
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4382500  inst.: 311461529 (ipc=71.1) sim_rate=85122 (inst/sec) elapsed = 0:1:00:59 / Thu Apr 12 23:49:30 2018
GPGPU-Sim uArch: cycles simulated: 4384500  inst.: 311503507 (ipc=71.0) sim_rate=85110 (inst/sec) elapsed = 0:1:01:00 / Thu Apr 12 23:49:31 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4387000  inst.: 311555180 (ipc=71.0) sim_rate=85101 (inst/sec) elapsed = 0:1:01:01 / Thu Apr 12 23:49:32 2018
GPGPU-Sim uArch: cycles simulated: 4389000  inst.: 311599815 (ipc=71.0) sim_rate=85090 (inst/sec) elapsed = 0:1:01:02 / Thu Apr 12 23:49:33 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(3,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4391500  inst.: 311653512 (ipc=71.0) sim_rate=85081 (inst/sec) elapsed = 0:1:01:03 / Thu Apr 12 23:49:34 2018
GPGPU-Sim uArch: cycles simulated: 4394000  inst.: 311706086 (ipc=70.9) sim_rate=85072 (inst/sec) elapsed = 0:1:01:04 / Thu Apr 12 23:49:35 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4396355,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4396500  inst.: 311757608 (ipc=70.9) sim_rate=85063 (inst/sec) elapsed = 0:1:01:05 / Thu Apr 12 23:49:36 2018
GPGPU-Sim uArch: cycles simulated: 4399500  inst.: 311812414 (ipc=70.9) sim_rate=85055 (inst/sec) elapsed = 0:1:01:06 / Thu Apr 12 23:49:37 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4402000  inst.: 311859798 (ipc=70.8) sim_rate=85044 (inst/sec) elapsed = 0:1:01:07 / Thu Apr 12 23:49:38 2018
GPGPU-Sim uArch: cycles simulated: 4405000  inst.: 311922164 (ipc=70.8) sim_rate=85038 (inst/sec) elapsed = 0:1:01:08 / Thu Apr 12 23:49:39 2018
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4407500  inst.: 311967285 (ipc=70.8) sim_rate=85027 (inst/sec) elapsed = 0:1:01:09 / Thu Apr 12 23:49:40 2018
GPGPU-Sim uArch: cycles simulated: 4410000  inst.: 312016468 (ipc=70.8) sim_rate=85018 (inst/sec) elapsed = 0:1:01:10 / Thu Apr 12 23:49:41 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4410993,0), 1 CTAs running
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4412500  inst.: 312066851 (ipc=70.7) sim_rate=85008 (inst/sec) elapsed = 0:1:01:11 / Thu Apr 12 23:49:42 2018
GPGPU-Sim uArch: cycles simulated: 4415000  inst.: 312110961 (ipc=70.7) sim_rate=84997 (inst/sec) elapsed = 0:1:01:12 / Thu Apr 12 23:49:43 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4418000  inst.: 312168304 (ipc=70.7) sim_rate=84990 (inst/sec) elapsed = 0:1:01:13 / Thu Apr 12 23:49:44 2018
GPGPU-Sim uArch: cycles simulated: 4421000  inst.: 312218610 (ipc=70.6) sim_rate=84980 (inst/sec) elapsed = 0:1:01:14 / Thu Apr 12 23:49:45 2018
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4423500  inst.: 312266307 (ipc=70.6) sim_rate=84970 (inst/sec) elapsed = 0:1:01:15 / Thu Apr 12 23:49:46 2018
GPGPU-Sim uArch: cycles simulated: 4426500  inst.: 312321432 (ipc=70.6) sim_rate=84962 (inst/sec) elapsed = 0:1:01:16 / Thu Apr 12 23:49:47 2018
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4429000  inst.: 312367255 (ipc=70.5) sim_rate=84951 (inst/sec) elapsed = 0:1:01:17 / Thu Apr 12 23:49:48 2018
GPGPU-Sim uArch: cycles simulated: 4431500  inst.: 312415157 (ipc=70.5) sim_rate=84941 (inst/sec) elapsed = 0:1:01:18 / Thu Apr 12 23:49:49 2018
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4434000  inst.: 312464343 (ipc=70.5) sim_rate=84931 (inst/sec) elapsed = 0:1:01:19 / Thu Apr 12 23:49:50 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4434936,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4437000  inst.: 312516845 (ipc=70.4) sim_rate=84923 (inst/sec) elapsed = 0:1:01:20 / Thu Apr 12 23:49:51 2018
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4439500  inst.: 312563158 (ipc=70.4) sim_rate=84912 (inst/sec) elapsed = 0:1:01:21 / Thu Apr 12 23:49:52 2018
GPGPU-Sim uArch: cycles simulated: 4442500  inst.: 312611073 (ipc=70.4) sim_rate=84902 (inst/sec) elapsed = 0:1:01:22 / Thu Apr 12 23:49:53 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4445000  inst.: 312657820 (ipc=70.3) sim_rate=84892 (inst/sec) elapsed = 0:1:01:23 / Thu Apr 12 23:49:54 2018
GPGPU-Sim uArch: cycles simulated: 4448000  inst.: 312708158 (ipc=70.3) sim_rate=84882 (inst/sec) elapsed = 0:1:01:24 / Thu Apr 12 23:49:55 2018
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4450500  inst.: 312752985 (ipc=70.3) sim_rate=84871 (inst/sec) elapsed = 0:1:01:25 / Thu Apr 12 23:49:56 2018
GPGPU-Sim uArch: cycles simulated: 4453500  inst.: 312806006 (ipc=70.2) sim_rate=84863 (inst/sec) elapsed = 0:1:01:26 / Thu Apr 12 23:49:57 2018
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4456000  inst.: 312854677 (ipc=70.2) sim_rate=84853 (inst/sec) elapsed = 0:1:01:27 / Thu Apr 12 23:49:58 2018
GPGPU-Sim uArch: cycles simulated: 4458500  inst.: 312892744 (ipc=70.2) sim_rate=84840 (inst/sec) elapsed = 0:1:01:28 / Thu Apr 12 23:49:59 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4460905,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4461000  inst.: 312940273 (ipc=70.2) sim_rate=84830 (inst/sec) elapsed = 0:1:01:29 / Thu Apr 12 23:50:00 2018
GPGPU-Sim uArch: cycles simulated: 4463500  inst.: 312976622 (ipc=70.1) sim_rate=84817 (inst/sec) elapsed = 0:1:01:30 / Thu Apr 12 23:50:01 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4464604,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(8,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4466000  inst.: 313014725 (ipc=70.1) sim_rate=84804 (inst/sec) elapsed = 0:1:01:31 / Thu Apr 12 23:50:02 2018
GPGPU-Sim uArch: cycles simulated: 4468500  inst.: 313049051 (ipc=70.1) sim_rate=84791 (inst/sec) elapsed = 0:1:01:32 / Thu Apr 12 23:50:03 2018
GPGPU-Sim uArch: cycles simulated: 4471000  inst.: 313087068 (ipc=70.0) sim_rate=84778 (inst/sec) elapsed = 0:1:01:33 / Thu Apr 12 23:50:04 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(5,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4474000  inst.: 313127636 (ipc=70.0) sim_rate=84766 (inst/sec) elapsed = 0:1:01:34 / Thu Apr 12 23:50:05 2018
GPGPU-Sim uArch: cycles simulated: 4477000  inst.: 313170935 (ipc=70.0) sim_rate=84755 (inst/sec) elapsed = 0:1:01:35 / Thu Apr 12 23:50:06 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4479500  inst.: 313206868 (ipc=69.9) sim_rate=84742 (inst/sec) elapsed = 0:1:01:36 / Thu Apr 12 23:50:07 2018
GPGPU-Sim uArch: cycles simulated: 4482500  inst.: 313246139 (ipc=69.9) sim_rate=84729 (inst/sec) elapsed = 0:1:01:37 / Thu Apr 12 23:50:08 2018
GPGPU-Sim uArch: cycles simulated: 4485500  inst.: 313282658 (ipc=69.8) sim_rate=84716 (inst/sec) elapsed = 0:1:01:38 / Thu Apr 12 23:50:09 2018
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4488500  inst.: 313325234 (ipc=69.8) sim_rate=84705 (inst/sec) elapsed = 0:1:01:39 / Thu Apr 12 23:50:10 2018
GPGPU-Sim uArch: cycles simulated: 4491500  inst.: 313362795 (ipc=69.8) sim_rate=84692 (inst/sec) elapsed = 0:1:01:40 / Thu Apr 12 23:50:11 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4494500  inst.: 313401779 (ipc=69.7) sim_rate=84680 (inst/sec) elapsed = 0:1:01:41 / Thu Apr 12 23:50:12 2018
GPGPU-Sim uArch: cycles simulated: 4497500  inst.: 313442728 (ipc=69.7) sim_rate=84668 (inst/sec) elapsed = 0:1:01:42 / Thu Apr 12 23:50:13 2018
GPGPU-Sim uArch: cycles simulated: 4500500  inst.: 313486146 (ipc=69.7) sim_rate=84657 (inst/sec) elapsed = 0:1:01:43 / Thu Apr 12 23:50:14 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(8,6,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4502771,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4503500  inst.: 313527681 (ipc=69.6) sim_rate=84645 (inst/sec) elapsed = 0:1:01:44 / Thu Apr 12 23:50:15 2018
GPGPU-Sim uArch: cycles simulated: 4506500  inst.: 313560665 (ipc=69.6) sim_rate=84631 (inst/sec) elapsed = 0:1:01:45 / Thu Apr 12 23:50:16 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4510000  inst.: 313605514 (ipc=69.5) sim_rate=84621 (inst/sec) elapsed = 0:1:01:46 / Thu Apr 12 23:50:17 2018
GPGPU-Sim uArch: cycles simulated: 4513000  inst.: 313642653 (ipc=69.5) sim_rate=84608 (inst/sec) elapsed = 0:1:01:47 / Thu Apr 12 23:50:18 2018
GPGPU-Sim uArch: cycles simulated: 4516000  inst.: 313677466 (ipc=69.5) sim_rate=84594 (inst/sec) elapsed = 0:1:01:48 / Thu Apr 12 23:50:19 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(3,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4519000  inst.: 313716527 (ipc=69.4) sim_rate=84582 (inst/sec) elapsed = 0:1:01:49 / Thu Apr 12 23:50:20 2018
GPGPU-Sim uArch: cycles simulated: 4522000  inst.: 313752696 (ipc=69.4) sim_rate=84569 (inst/sec) elapsed = 0:1:01:50 / Thu Apr 12 23:50:21 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4525000  inst.: 313795641 (ipc=69.3) sim_rate=84558 (inst/sec) elapsed = 0:1:01:51 / Thu Apr 12 23:50:22 2018
GPGPU-Sim uArch: cycles simulated: 4527500  inst.: 313824589 (ipc=69.3) sim_rate=84543 (inst/sec) elapsed = 0:1:01:52 / Thu Apr 12 23:50:23 2018
GPGPU-Sim uArch: cycles simulated: 4530500  inst.: 313861997 (ipc=69.3) sim_rate=84530 (inst/sec) elapsed = 0:1:01:53 / Thu Apr 12 23:50:24 2018
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4530500,0), 1 CTAs running
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4533500  inst.: 313890843 (ipc=69.2) sim_rate=84515 (inst/sec) elapsed = 0:1:01:54 / Thu Apr 12 23:50:25 2018
GPGPU-Sim uArch: cycles simulated: 4537000  inst.: 313930133 (ipc=69.2) sim_rate=84503 (inst/sec) elapsed = 0:1:01:55 / Thu Apr 12 23:50:26 2018
GPGPU-Sim uArch: cycles simulated: 4540500  inst.: 313964514 (ipc=69.1) sim_rate=84489 (inst/sec) elapsed = 0:1:01:56 / Thu Apr 12 23:50:27 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(6,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4543500  inst.: 313995475 (ipc=69.1) sim_rate=84475 (inst/sec) elapsed = 0:1:01:57 / Thu Apr 12 23:50:28 2018
GPGPU-Sim uArch: cycles simulated: 4547000  inst.: 314033211 (ipc=69.1) sim_rate=84462 (inst/sec) elapsed = 0:1:01:58 / Thu Apr 12 23:50:29 2018
GPGPU-Sim uArch: cycles simulated: 4550000  inst.: 314067339 (ipc=69.0) sim_rate=84449 (inst/sec) elapsed = 0:1:01:59 / Thu Apr 12 23:50:30 2018
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4551509,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4553000  inst.: 314095681 (ipc=69.0) sim_rate=84434 (inst/sec) elapsed = 0:1:02:00 / Thu Apr 12 23:50:31 2018
GPGPU-Sim uArch: cycles simulated: 4557000  inst.: 314136513 (ipc=68.9) sim_rate=84422 (inst/sec) elapsed = 0:1:02:01 / Thu Apr 12 23:50:32 2018
GPGPU-Sim uArch: cycles simulated: 4560500  inst.: 314168840 (ipc=68.9) sim_rate=84408 (inst/sec) elapsed = 0:1:02:02 / Thu Apr 12 23:50:33 2018
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4564500  inst.: 314207322 (ipc=68.8) sim_rate=84396 (inst/sec) elapsed = 0:1:02:03 / Thu Apr 12 23:50:34 2018
GPGPU-Sim uArch: cycles simulated: 4567500  inst.: 314235433 (ipc=68.8) sim_rate=84381 (inst/sec) elapsed = 0:1:02:04 / Thu Apr 12 23:50:35 2018
GPGPU-Sim uArch: cycles simulated: 4570500  inst.: 314264523 (ipc=68.8) sim_rate=84366 (inst/sec) elapsed = 0:1:02:05 / Thu Apr 12 23:50:36 2018
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4571810,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4574000  inst.: 314296595 (ipc=68.7) sim_rate=84352 (inst/sec) elapsed = 0:1:02:06 / Thu Apr 12 23:50:37 2018
GPGPU-Sim uArch: cycles simulated: 4578000  inst.: 314334211 (ipc=68.7) sim_rate=84339 (inst/sec) elapsed = 0:1:02:07 / Thu Apr 12 23:50:38 2018
GPGPU-Sim uArch: cycles simulated: 4581500  inst.: 314362081 (ipc=68.6) sim_rate=84324 (inst/sec) elapsed = 0:1:02:08 / Thu Apr 12 23:50:39 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(4,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4585500  inst.: 314395560 (ipc=68.6) sim_rate=84310 (inst/sec) elapsed = 0:1:02:09 / Thu Apr 12 23:50:40 2018
GPGPU-Sim uArch: cycles simulated: 4589500  inst.: 314427861 (ipc=68.5) sim_rate=84297 (inst/sec) elapsed = 0:1:02:10 / Thu Apr 12 23:50:41 2018
GPGPU-Sim uArch: cycles simulated: 4593000  inst.: 314460505 (ipc=68.5) sim_rate=84283 (inst/sec) elapsed = 0:1:02:11 / Thu Apr 12 23:50:42 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4596500  inst.: 314487405 (ipc=68.4) sim_rate=84267 (inst/sec) elapsed = 0:1:02:12 / Thu Apr 12 23:50:43 2018
GPGPU-Sim uArch: cycles simulated: 4600000  inst.: 314515888 (ipc=68.4) sim_rate=84252 (inst/sec) elapsed = 0:1:02:13 / Thu Apr 12 23:50:44 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4600806,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4603500  inst.: 314543496 (ipc=68.3) sim_rate=84237 (inst/sec) elapsed = 0:1:02:14 / Thu Apr 12 23:50:45 2018
GPGPU-Sim uArch: cycles simulated: 4607000  inst.: 314568415 (ipc=68.3) sim_rate=84221 (inst/sec) elapsed = 0:1:02:15 / Thu Apr 12 23:50:46 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4610500  inst.: 314593116 (ipc=68.2) sim_rate=84205 (inst/sec) elapsed = 0:1:02:16 / Thu Apr 12 23:50:47 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4612592,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4613500  inst.: 314615284 (ipc=68.2) sim_rate=84189 (inst/sec) elapsed = 0:1:02:17 / Thu Apr 12 23:50:48 2018
GPGPU-Sim uArch: cycles simulated: 4617000  inst.: 314636448 (ipc=68.1) sim_rate=84172 (inst/sec) elapsed = 0:1:02:18 / Thu Apr 12 23:50:49 2018
GPGPU-Sim uArch: cycles simulated: 4620500  inst.: 314660588 (ipc=68.1) sim_rate=84156 (inst/sec) elapsed = 0:1:02:19 / Thu Apr 12 23:50:50 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(4,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4624500  inst.: 314683150 (ipc=68.0) sim_rate=84139 (inst/sec) elapsed = 0:1:02:20 / Thu Apr 12 23:50:51 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4626298,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4628000  inst.: 314703982 (ipc=68.0) sim_rate=84122 (inst/sec) elapsed = 0:1:02:21 / Thu Apr 12 23:50:52 2018
GPGPU-Sim uArch: cycles simulated: 4632500  inst.: 314728008 (ipc=67.9) sim_rate=84106 (inst/sec) elapsed = 0:1:02:22 / Thu Apr 12 23:50:53 2018
GPGPU-Sim uArch: cycles simulated: 4637000  inst.: 314750362 (ipc=67.9) sim_rate=84090 (inst/sec) elapsed = 0:1:02:23 / Thu Apr 12 23:50:54 2018
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4641500  inst.: 314774014 (ipc=67.8) sim_rate=84074 (inst/sec) elapsed = 0:1:02:24 / Thu Apr 12 23:50:55 2018
GPGPU-Sim uArch: cycles simulated: 4646000  inst.: 314795777 (ipc=67.8) sim_rate=84057 (inst/sec) elapsed = 0:1:02:25 / Thu Apr 12 23:50:56 2018
GPGPU-Sim uArch: cycles simulated: 4651000  inst.: 314820532 (ipc=67.7) sim_rate=84041 (inst/sec) elapsed = 0:1:02:26 / Thu Apr 12 23:50:57 2018
GPGPU-Sim uArch: cycles simulated: 4655500  inst.: 314842844 (ipc=67.6) sim_rate=84025 (inst/sec) elapsed = 0:1:02:27 / Thu Apr 12 23:50:58 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4660500  inst.: 314870444 (ipc=67.6) sim_rate=84010 (inst/sec) elapsed = 0:1:02:28 / Thu Apr 12 23:50:59 2018
GPGPU-Sim uArch: cycles simulated: 4665500  inst.: 314894652 (ipc=67.5) sim_rate=83994 (inst/sec) elapsed = 0:1:02:29 / Thu Apr 12 23:51:00 2018
GPGPU-Sim uArch: cycles simulated: 4670500  inst.: 314920716 (ipc=67.4) sim_rate=83978 (inst/sec) elapsed = 0:1:02:30 / Thu Apr 12 23:51:01 2018
GPGPU-Sim uArch: cycles simulated: 4675500  inst.: 314942298 (ipc=67.4) sim_rate=83962 (inst/sec) elapsed = 0:1:02:31 / Thu Apr 12 23:51:02 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4680000  inst.: 314966757 (ipc=67.3) sim_rate=83946 (inst/sec) elapsed = 0:1:02:32 / Thu Apr 12 23:51:03 2018
GPGPU-Sim uArch: cycles simulated: 4685000  inst.: 314994367 (ipc=67.2) sim_rate=83931 (inst/sec) elapsed = 0:1:02:33 / Thu Apr 12 23:51:04 2018
GPGPU-Sim uArch: cycles simulated: 4690000  inst.: 315016891 (ipc=67.2) sim_rate=83914 (inst/sec) elapsed = 0:1:02:34 / Thu Apr 12 23:51:05 2018
GPGPU-Sim uArch: cycles simulated: 4695500  inst.: 315045203 (ipc=67.1) sim_rate=83900 (inst/sec) elapsed = 0:1:02:35 / Thu Apr 12 23:51:06 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4700500  inst.: 315069500 (ipc=67.0) sim_rate=83884 (inst/sec) elapsed = 0:1:02:36 / Thu Apr 12 23:51:07 2018
GPGPU-Sim uArch: cycles simulated: 4705000  inst.: 315093262 (ipc=67.0) sim_rate=83868 (inst/sec) elapsed = 0:1:02:37 / Thu Apr 12 23:51:08 2018
GPGPU-Sim uArch: cycles simulated: 4710000  inst.: 315122842 (ipc=66.9) sim_rate=83853 (inst/sec) elapsed = 0:1:02:38 / Thu Apr 12 23:51:09 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4711475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4714500  inst.: 315139514 (ipc=66.8) sim_rate=83835 (inst/sec) elapsed = 0:1:02:39 / Thu Apr 12 23:51:10 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4720000  inst.: 315161694 (ipc=66.8) sim_rate=83819 (inst/sec) elapsed = 0:1:02:40 / Thu Apr 12 23:51:11 2018
GPGPU-Sim uArch: cycles simulated: 4725500  inst.: 315183680 (ipc=66.7) sim_rate=83803 (inst/sec) elapsed = 0:1:02:41 / Thu Apr 12 23:51:12 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4729563,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4730500  inst.: 315206311 (ipc=66.6) sim_rate=83786 (inst/sec) elapsed = 0:1:02:42 / Thu Apr 12 23:51:13 2018
GPGPU-Sim uArch: cycles simulated: 4736500  inst.: 315230469 (ipc=66.6) sim_rate=83771 (inst/sec) elapsed = 0:1:02:43 / Thu Apr 12 23:51:14 2018
GPGPU-Sim uArch: cycles simulated: 4743000  inst.: 315249200 (ipc=66.5) sim_rate=83753 (inst/sec) elapsed = 0:1:02:44 / Thu Apr 12 23:51:15 2018
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4749500  inst.: 315269895 (ipc=66.4) sim_rate=83737 (inst/sec) elapsed = 0:1:02:45 / Thu Apr 12 23:51:16 2018
GPGPU-Sim uArch: cycles simulated: 4755500  inst.: 315286707 (ipc=66.3) sim_rate=83719 (inst/sec) elapsed = 0:1:02:46 / Thu Apr 12 23:51:17 2018
GPGPU-Sim uArch: cycles simulated: 4762000  inst.: 315306867 (ipc=66.2) sim_rate=83702 (inst/sec) elapsed = 0:1:02:47 / Thu Apr 12 23:51:18 2018
GPGPU-Sim uArch: cycles simulated: 4768000  inst.: 315324753 (ipc=66.1) sim_rate=83684 (inst/sec) elapsed = 0:1:02:48 / Thu Apr 12 23:51:19 2018
GPGPU-Sim uArch: cycles simulated: 4774500  inst.: 315346407 (ipc=66.0) sim_rate=83668 (inst/sec) elapsed = 0:1:02:49 / Thu Apr 12 23:51:20 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4780000  inst.: 315365711 (ipc=66.0) sim_rate=83651 (inst/sec) elapsed = 0:1:02:50 / Thu Apr 12 23:51:21 2018
GPGPU-Sim uArch: cycles simulated: 4786500  inst.: 315383735 (ipc=65.9) sim_rate=83633 (inst/sec) elapsed = 0:1:02:51 / Thu Apr 12 23:51:22 2018
GPGPU-Sim uArch: cycles simulated: 4792500  inst.: 315405003 (ipc=65.8) sim_rate=83617 (inst/sec) elapsed = 0:1:02:52 / Thu Apr 12 23:51:23 2018
GPGPU-Sim uArch: cycles simulated: 4799500  inst.: 315426075 (ipc=65.7) sim_rate=83600 (inst/sec) elapsed = 0:1:02:53 / Thu Apr 12 23:51:24 2018
GPGPU-Sim uArch: cycles simulated: 4806000  inst.: 315446235 (ipc=65.6) sim_rate=83584 (inst/sec) elapsed = 0:1:02:54 / Thu Apr 12 23:51:25 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4812500  inst.: 315467675 (ipc=65.6) sim_rate=83567 (inst/sec) elapsed = 0:1:02:55 / Thu Apr 12 23:51:26 2018
GPGPU-Sim uArch: cycles simulated: 4819000  inst.: 315489563 (ipc=65.5) sim_rate=83551 (inst/sec) elapsed = 0:1:02:56 / Thu Apr 12 23:51:27 2018
GPGPU-Sim uArch: cycles simulated: 4825000  inst.: 315509795 (ipc=65.4) sim_rate=83534 (inst/sec) elapsed = 0:1:02:57 / Thu Apr 12 23:51:28 2018
GPGPU-Sim uArch: cycles simulated: 4831000  inst.: 315527659 (ipc=65.3) sim_rate=83517 (inst/sec) elapsed = 0:1:02:58 / Thu Apr 12 23:51:29 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4837500  inst.: 315545560 (ipc=65.2) sim_rate=83499 (inst/sec) elapsed = 0:1:02:59 / Thu Apr 12 23:51:30 2018
GPGPU-Sim uArch: cycles simulated: 4843500  inst.: 315565560 (ipc=65.2) sim_rate=83482 (inst/sec) elapsed = 0:1:03:00 / Thu Apr 12 23:51:31 2018
GPGPU-Sim uArch: cycles simulated: 4850000  inst.: 315584008 (ipc=65.1) sim_rate=83465 (inst/sec) elapsed = 0:1:03:01 / Thu Apr 12 23:51:32 2018
GPGPU-Sim uArch: cycles simulated: 4856000  inst.: 315603222 (ipc=65.0) sim_rate=83448 (inst/sec) elapsed = 0:1:03:02 / Thu Apr 12 23:51:33 2018
GPGPU-Sim uArch: cycles simulated: 4862500  inst.: 315621994 (ipc=64.9) sim_rate=83431 (inst/sec) elapsed = 0:1:03:03 / Thu Apr 12 23:51:34 2018
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4869000  inst.: 315643466 (ipc=64.8) sim_rate=83415 (inst/sec) elapsed = 0:1:03:04 / Thu Apr 12 23:51:35 2018
GPGPU-Sim uArch: cycles simulated: 4875500  inst.: 315659129 (ipc=64.7) sim_rate=83397 (inst/sec) elapsed = 0:1:03:05 / Thu Apr 12 23:51:36 2018
GPGPU-Sim uArch: cycles simulated: 4882000  inst.: 315677718 (ipc=64.7) sim_rate=83380 (inst/sec) elapsed = 0:1:03:06 / Thu Apr 12 23:51:37 2018
GPGPU-Sim uArch: cycles simulated: 4888000  inst.: 315698606 (ipc=64.6) sim_rate=83363 (inst/sec) elapsed = 0:1:03:07 / Thu Apr 12 23:51:38 2018
GPGPU-Sim uArch: cycles simulated: 4894500  inst.: 315717058 (ipc=64.5) sim_rate=83346 (inst/sec) elapsed = 0:1:03:08 / Thu Apr 12 23:51:39 2018
GPGPU-Sim uArch: cycles simulated: 4900500  inst.: 315732271 (ipc=64.4) sim_rate=83328 (inst/sec) elapsed = 0:1:03:09 / Thu Apr 12 23:51:40 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4907000  inst.: 315746455 (ipc=64.3) sim_rate=83310 (inst/sec) elapsed = 0:1:03:10 / Thu Apr 12 23:51:41 2018
GPGPU-Sim uArch: cycles simulated: 4913500  inst.: 315760983 (ipc=64.3) sim_rate=83292 (inst/sec) elapsed = 0:1:03:11 / Thu Apr 12 23:51:42 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4914520,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4919500  inst.: 315766592 (ipc=64.2) sim_rate=83271 (inst/sec) elapsed = 0:1:03:12 / Thu Apr 12 23:51:43 2018
GPGPU-Sim uArch: cycles simulated: 4926500  inst.: 315773704 (ipc=64.1) sim_rate=83251 (inst/sec) elapsed = 0:1:03:13 / Thu Apr 12 23:51:44 2018
GPGPU-Sim uArch: cycles simulated: 4933000  inst.: 315780620 (ipc=64.0) sim_rate=83231 (inst/sec) elapsed = 0:1:03:14 / Thu Apr 12 23:51:45 2018
GPGPU-Sim uArch: cycles simulated: 4939000  inst.: 315786108 (ipc=63.9) sim_rate=83211 (inst/sec) elapsed = 0:1:03:15 / Thu Apr 12 23:51:46 2018
GPGPU-Sim uArch: cycles simulated: 4945000  inst.: 315792436 (ipc=63.9) sim_rate=83190 (inst/sec) elapsed = 0:1:03:16 / Thu Apr 12 23:51:47 2018
GPGPU-Sim uArch: cycles simulated: 4952000  inst.: 315800080 (ipc=63.8) sim_rate=83170 (inst/sec) elapsed = 0:1:03:17 / Thu Apr 12 23:51:48 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4956647,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4956648
gpu_sim_insn = 315805040
gpu_ipc =      63.7134
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83172

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9551
	minimum = 6
	maximum = 680
Network latency average = 14.493
	minimum = 6
	maximum = 581
Slowest packet = 4500
Flit latency average = 12.3124
	minimum = 6
	maximum = 580
Slowest flit = 618399
Fragmentation average = 0.0135244
	minimum = 0
	maximum = 436
Injected packet rate average = 0.0393092
	minimum = 0.0312042 (at node 14)
	maximum = 0.0469477 (at node 18)
Accepted packet rate average = 0.0393092
	minimum = 0.0311555 (at node 14)
	maximum = 0.0470175 (at node 18)
Injected flit rate average = 0.110643
	minimum = 0.0529174 (at node 14)
	maximum = 0.188698 (at node 18)
Accepted flit rate average= 0.110643
	minimum = 0.0719629 (at node 17)
	maximum = 0.166838 (at node 3)
Injected packet length average = 2.81468
Accepted packet length average = 2.81468
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 17 sec (3797 sec)
gpgpu_simulation_rate = 83172 (inst/sec)
gpgpu_simulation_rate = 1305 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83172

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83172

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4956648
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.7134
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 531313
gpu_stall_icnt2sh    = 3801734
gpu_total_sim_rate=83150

========= Core RFC stats =========
	Total RFC Accesses     = 28108514
	Total RFC Misses       = 16401928
	Total RFC Read Misses  = 5420949
	Total RFC Write Misses = 10980979
	Total RFC Evictions    = 11971677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 879604
	L1I_total_cache_miss_rate = 0.1319
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28972840
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108565, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 122903
	L1D_cache_core[1]: Access = 152832, Miss = 130492, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 181367
	L1D_cache_core[2]: Access = 154595, Miss = 132472, Miss_rate = 0.857, Pending_hits = 5, Reservation_fails = 204369
	L1D_cache_core[3]: Access = 169362, Miss = 141282, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 179198
	L1D_cache_core[4]: Access = 143091, Miss = 119030, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 134643
	L1D_cache_core[5]: Access = 141063, Miss = 118202, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 149180
	L1D_cache_core[6]: Access = 134966, Miss = 113030, Miss_rate = 0.837, Pending_hits = 1, Reservation_fails = 148204
	L1D_cache_core[7]: Access = 154025, Miss = 126711, Miss_rate = 0.823, Pending_hits = 1, Reservation_fails = 151120
	L1D_cache_core[8]: Access = 134697, Miss = 113586, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 138580
	L1D_cache_core[9]: Access = 146459, Miss = 121000, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 136099
	L1D_cache_core[10]: Access = 130601, Miss = 111243, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 143210
	L1D_cache_core[11]: Access = 135418, Miss = 115201, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 158448
	L1D_cache_core[12]: Access = 131596, Miss = 111597, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 155216
	L1D_cache_core[13]: Access = 130745, Miss = 108409, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 123158
	L1D_cache_core[14]: Access = 126092, Miss = 105838, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 136232
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776658
	L1D_total_cache_miss_rate = 0.8395
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 2261927
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1058
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4181
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1156450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1715614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 126084
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154938
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1058
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 365497
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4318
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267798
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 54732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5787321
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 879604
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28972840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3548372
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267806
gpgpu_n_mem_read_global = 1156450
gpgpu_n_mem_write_global = 416168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4181
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4181
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3544191
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1365244	W0_Idle:23162793	W0_Scoreboard:97762756	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9251600 {8:1156450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5122088 {8:640261,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510408 {136:3753,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619280 {40:5353,72:20132,136:242321,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157277200 {136:1156450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87075496 {136:640261,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142448 {8:267806,}
maxmrqlatency = 647 
maxdqlatency = 0 
maxmflatency = 1102 
averagemflatency = 275 
max_icnt2mem_latency = 849 
max_icnt2sh_latency = 4956647 
mrq_lat_table:981685 	28754 	22187 	84577 	398977 	195416 	76005 	11185 	423 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	626396 	1322016 	39806 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702061 	524088 	242760 	90349 	46213 	26222 	550 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400478 	573714 	297158 	36400 	258 	0 	0 	0 	0 	136 	959 	2182 	20027 	25582 	27330 	83697 	82168 	142860 	277280 	18000 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3955 	5618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        38        46        44        32        38        32        44        32        30        46        48        22        30        28        24 
dram[1]:        30        20        22        28        46        46        22        24        38        36        48        44        30        30        26        32 
dram[2]:        30        26        22        18        38        46        24        36        48        50        40        40        44        46        22        20 
dram[3]:        24        28        30        34        28        40        24        38        56        58        40        28        52        54        22        22 
dram[4]:        20        26        20        22        20        20        44        34        48        48        24        30        32        36        36        28 
dram[5]:        20        24        28        40        14        36        38        32        30        36        38        36        18        26        30        34 
maximum service time to same row:
dram[0]:     69341     82168     70824    107691     46362    129255     88644     66694     48545    130527     64834    130947     59756     59216     64813     39792 
dram[1]:     38918     39701     43188     71585     27313     44332     45698     44391     42760     47344     42604     43223     42999     40230     37267     40501 
dram[2]:     60951     43232     73346     65907     50675     62107    153239    120357     71278     49547     74277    132106    223617     72972     45560     66063 
dram[3]:     54106     63749     69649     90919     36972     62119     89212    112603     67547     54821     87153     46837    203654     64228     64726     51309 
dram[4]:     53560     30962     48319     40522     37272     42759     50320     25282     37743     42780     46567     42762     37525     44625     27542     45498 
dram[5]:     67578     83007    109086     60534     63818     57299     64862     67755     52800     45127    147163     94068     68622     47481     69692     47567 
average row accesses per activate:
dram[0]:  1.751141  1.749687  1.697945  1.711263  1.704148  1.710745  1.737890  1.733824  1.766295  1.754243  1.726884  1.731671  1.750047  1.758511  1.758556  1.753846 
dram[1]:  1.754097  1.741253  1.698661  1.703439  1.699871  1.702385  1.734320  1.733044  1.754719  1.761847  1.732482  1.723707  1.759955  1.761073  1.761881  1.749124 
dram[2]:  1.759084  1.738863  1.704144  1.703620  1.705984  1.708561  1.723337  1.730968  1.762725  1.759944  1.724970  1.734783  1.749488  1.745994  1.734285  1.739332 
dram[3]:  1.739979  1.743721  1.706331  1.720462  1.703421  1.716427  1.731450  1.724849  1.764596  1.744594  1.732958  1.746386  1.754793  1.751544  1.731675  1.745121 
dram[4]:  1.742495  1.744939  1.694864  1.693070  1.693279  1.705735  1.733577  1.724471  1.752443  1.745010  1.719901  1.725314  1.748262  1.762814  1.739758  1.739532 
dram[5]:  1.743018  1.744830  1.703287  1.708253  1.700367  1.702991  1.741903  1.718356  1.752036  1.757814  1.731605  1.731635  1.736920  1.741285  1.751360  1.752019 
average row locality = 1799211/1038065 = 1.733235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12313     12417     12601     12572     13212     13167     12251     12257     12547     12689     12376     12418     12523     12552     12208     12202 
dram[1]:     12425     12670     12722     12789     13288     13374     12513     12438     12569     12686     12519     12421     12617     12673     12289     12257 
dram[2]:     12435     12593     12778     12760     13309     13257     12443     12494     12658     12695     12521     12500     12637     12734     12412     12335 
dram[3]:     12519     12562     12616     12526     13236     13139     12296     12364     12631     12565     12522     12512     12543     12559     12345     12272 
dram[4]:     12582     12459     12557     12634     13166     13236     12381     12336     12688     12694     12498     12520     12629     12535     12248     12185 
dram[5]:     12502     12380     12671     12645     13070     13198     12396     12297     12697     12578     12378     12472     12583     12636     12323     12310 
total reads: 1208807
bank skew: 13374/12185 = 1.10
chip skew: 202561/200305 = 1.01
number of total write accesses:
dram[0]:      5715      5757      5910      5949      6384      6433      6513      6581      6287      6227      6207      6265      6157      6199      5673      5696 
dram[1]:      5772      5843      5931      6034      6422      6469      6705      6700      6303      6275      6346      6345      6255      6292      5728      5710 
dram[2]:      5768      5792      6017      6019      6390      6482      6624      6628      6286      6242      6207      6253      6156      6224      5687      5681 
dram[3]:      5843      5836      5954      5938      6384      6442      6582      6530      6319      6233      6239      6211      6128      6158      5751      5701 
dram[4]:      5817      5814      5956      5983      6410      6484      6593      6578      6319      6276      6230      6298      6233      6209      5715      5720 
dram[5]:      5784      5761      5934      5963      6372      6446      6589      6519      6232      6206      6190      6221      6174      6196      5702      5692 
total reads: 590404
bank skew: 6705/5673 = 1.18
chip skew: 99130/97953 = 1.01
average mf latency per bank:
dram[0]:        303       303       307       308       298       300       297       299       305       307       309       309       304       307       308       311
dram[1]:        300       302       306       308       297       298       295       297       304       307       305       309       304       307       307       311
dram[2]:        304       303       306       306       298       297       297       297       307       306       307       309       307       307       311       312
dram[3]:        300       302       309       309       299       299       298       299       304       307       309       311       309       309       312       313
dram[4]:        299       302       304       306       298       298       296       297       302       305       307       309       306       309       308       310
dram[5]:        300       304       305       308       298       298       295       298       305       307       309       312       307       309       309       311
maximum mf latency per bank:
dram[0]:        822       976       961       936       912       866       935       863       900       867       866       957       897       839       940       914
dram[1]:        981       960       867       887       863       843      1048       898       892       864      1081       979       852       931       892       853
dram[2]:        922      1058       959      1039       869       939      1007       879       888       952      1102      1009      1093       986      1037       879
dram[3]:        917       857       998       911       880       825       948       881       991       873       926       854       999       943       947       945
dram[4]:        862       886       918       839       850      1014       938       908       893      1090       961       876       926       912      1026       891
dram[5]:        920       851       909       967       872       919       888       897       880       892       893      1086       905       911       899      1058

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5623467 n_act=171747 n_pre=171731 n_req=298258 n_rd=400610 n_write=175220 bw_util=0.176
n_activity=3567370 dram_eff=0.3228
bk0: 24626a 6019489i bk1: 24834a 6000336i bk2: 25202a 5988769i bk3: 25144a 5978580i bk4: 26424a 5966249i bk5: 26334a 5949134i bk6: 24502a 5972841i bk7: 24514a 5956059i bk8: 25094a 5988156i bk9: 25378a 5975426i bk10: 24752a 5983960i bk11: 24836a 5969638i bk12: 25046a 5992554i bk13: 25104a 5976754i bk14: 24416a 6010345i bk15: 24404a 6000055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.878224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5613528 n_act=173709 n_pre=173693 n_req=301380 n_rd=404500 n_write=177345 bw_util=0.1779
n_activity=3633529 dram_eff=0.3203
bk0: 24850a 6014510i bk1: 25340a 5989206i bk2: 25444a 5987983i bk3: 25578a 5966300i bk4: 26576a 5960430i bk5: 26748a 5941058i bk6: 25026a 5959398i bk7: 24876a 5951735i bk8: 25138a 5989240i bk9: 25372a 5972836i bk10: 25038a 5976565i bk11: 24842a 5962570i bk12: 25234a 5987468i bk13: 25346a 5974094i bk14: 24578a 6005734i bk15: 24514a 5997539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.891254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5614233 n_act=173762 n_pre=173746 n_req=301017 n_rd=405122 n_write=175912 bw_util=0.1776
n_activity=3611753 dram_eff=0.3217
bk0: 24870a 6015722i bk1: 25186a 5993310i bk2: 25556a 5983343i bk3: 25520a 5972358i bk4: 26618a 5963201i bk5: 26514a 5947375i bk6: 24886a 5967218i bk7: 24988a 5952428i bk8: 25316a 5986620i bk9: 25390a 5972107i bk10: 25042a 5978927i bk11: 25000a 5967575i bk12: 25274a 5989624i bk13: 25468a 5972248i bk14: 24824a 6006557i bk15: 24670a 5993619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.882848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619256 n_act=172642 n_pre=172626 n_req=299456 n_rd=402414 n_write=175837 bw_util=0.1768
n_activity=3574502 dram_eff=0.3235
bk0: 25038a 6006847i bk1: 25124a 5992595i bk2: 25232a 5988453i bk3: 25052a 5977018i bk4: 26472a 5966453i bk5: 26278a 5949027i bk6: 24592a 5971115i bk7: 24728a 5960668i bk8: 25262a 5986604i bk9: 25130a 5975938i bk10: 25044a 5978402i bk11: 25024a 5968631i bk12: 25086a 5992993i bk13: 25118a 5980827i bk14: 24690a 6001952i bk15: 24544a 5995422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.881375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7fbe4338a370 :  mf: uid=40772386, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4956645), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5616672 n_act=173538 n_pre=173522 n_req=299983 n_rd=402696 n_write=176347 bw_util=0.177
n_activity=3634618 dram_eff=0.3186
bk0: 25164a 6009226i bk1: 24918a 5999454i bk2: 25114a 5989287i bk3: 25268a 5975132i bk4: 26332a 5964739i bk5: 26472a 5944387i bk6: 24762a 5969058i bk7: 24672a 5960124i bk8: 25376a 5987464i bk9: 25388a 5970550i bk10: 24996a 5978652i bk11: 25040a 5962658i bk12: 25258a 5989369i bk13: 25070a 5981171i bk14: 24496a 6008224i bk15: 24370a 5999035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.88572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6542775 n_nop=5619930 n_act=172718 n_pre=172702 n_req=299117 n_rd=402272 n_write=175153 bw_util=0.1765
n_activity=3600773 dram_eff=0.3207
bk0: 25004a 6010165i bk1: 24760a 6002809i bk2: 25342a 5990676i bk3: 25290a 5978263i bk4: 26140a 5969899i bk5: 26396a 5954428i bk6: 24792a 5973974i bk7: 24594a 5959960i bk8: 25394a 5986869i bk9: 25156a 5979121i bk10: 24756a 5988369i bk11: 24944a 5971309i bk12: 25166a 5988981i bk13: 25272a 5978329i bk14: 24646a 6012653i bk15: 24620a 5995300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.879962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220930, Miss = 100031, Miss_rate = 0.453, Pending_hits = 2653, Reservation_fails = 1312
L2_cache_bank[1]: Access = 210792, Miss = 100274, Miss_rate = 0.476, Pending_hits = 2781, Reservation_fails = 1143
L2_cache_bank[2]: Access = 209989, Miss = 100942, Miss_rate = 0.481, Pending_hits = 2664, Reservation_fails = 860
L2_cache_bank[3]: Access = 233049, Miss = 101308, Miss_rate = 0.435, Pending_hits = 2698, Reservation_fails = 1359
L2_cache_bank[4]: Access = 216082, Miss = 101193, Miss_rate = 0.468, Pending_hits = 2424, Reservation_fails = 700
L2_cache_bank[5]: Access = 230325, Miss = 101368, Miss_rate = 0.440, Pending_hits = 2471, Reservation_fails = 919
L2_cache_bank[6]: Access = 212731, Miss = 100708, Miss_rate = 0.473, Pending_hits = 2652, Reservation_fails = 708
L2_cache_bank[7]: Access = 215703, Miss = 100499, Miss_rate = 0.466, Pending_hits = 2744, Reservation_fails = 1106
L2_cache_bank[8]: Access = 217081, Miss = 100749, Miss_rate = 0.464, Pending_hits = 2620, Reservation_fails = 948
L2_cache_bank[9]: Access = 226769, Miss = 100599, Miss_rate = 0.444, Pending_hits = 2697, Reservation_fails = 693
L2_cache_bank[10]: Access = 219571, Miss = 100620, Miss_rate = 0.458, Pending_hits = 2462, Reservation_fails = 735
L2_cache_bank[11]: Access = 219221, Miss = 100516, Miss_rate = 0.459, Pending_hits = 2527, Reservation_fails = 782
L2_total_cache_accesses = 2632243
L2_total_cache_misses = 1208807
L2_total_cache_miss_rate = 0.4592
L2_total_cache_pending_hits = 31393
L2_total_cache_reservation_fails = 11265
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 702981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7247
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2595
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141199
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 288319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24061
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7281
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236464
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 950
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2333
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1420
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 636928
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 371
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2962
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2807
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=10421446
icnt_total_pkts_simt_to_mem=4385824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
