- ðŸ‘¨â€ðŸŽ“ Electronics & Communication Engineer with strong interest in VLSI, RTL design, and functional verification.
- ðŸ’¼ Currently working as an R&D Verification Intern at LogicFruit Technologies.
- ðŸ–Œï¸ Hands-on experience in FPGA/ASIC design, UVM methodology, and industry-standard protocols like AXI, APB, and SPI.
- ðŸ› ï¸ Skilled in Verilog, SystemVerilog, UVM, and FPGA tools like Vivado and ModelSim.
- ðŸ”­ Actively seeking opportunities in VLSI design and verification to contribute to cutting-edge semiconductor development.
- ðŸ“œ Resume -> [Resume.pdf](https://drive.google.com/drive/folders/1niIVONYikiXUTZe3jwNngfftPmfelfvI)

<!---
Griseoh/Griseoh is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
