// Generated by CIRCT 42e53322a
module rvecc_encode(	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:2:3
  input  [31:0] din,	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:2:30
  output [6:0]  ecc_out	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:2:46
);

  wire _din_18;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:38:11
  wire _din_7;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:36:11
  wire _din_14;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:35:11
  wire _din_22;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:34:11
  wire _din_29;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:33:11
  wire _din_2;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:31:11
  wire _din_5;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:30:11
  wire _din_9;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:29:11
  wire _din_12;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:28:11
  wire _din_16;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:27:11
  wire _din_20;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:26:11
  wire _din_24;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:25:11
  wire _din_27;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:24:11
  wire _din_1;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:21:11
  wire _din_0;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:20:11
  wire _din_3;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:19:11
  wire _din_4;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:18:11
  wire _din_6;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:17:11
  wire _din_8;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:16:11
  wire _din_10;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:15:11
  wire _din_11;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:14:11
  wire _din_13;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:13:11
  wire _din_15;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:12:10
  wire _din_17;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:11:10
  wire _din_19;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:10:10
  wire _din_21;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:9:10
  wire _din_23;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:8:10
  wire _din_25;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:7:10
  wire _din_26;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:6:10
  wire _din_28;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:5:10
  wire _GEN =
    _din_0 ^ _din_1 ^ _din_3 ^ _din_4 ^ _din_6 ^ _din_8 ^ _din_10 ^ _din_11 ^ _din_13
    ^ _din_15 ^ _din_17 ^ _din_19 ^ _din_21 ^ _din_23 ^ _din_25 ^ _din_26 ^ _din_28
    ^ din[30];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11
  assign _din_28 = din[28];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:5:10
  assign _din_26 = din[26];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:6:10
  assign _din_25 = din[25];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:7:10
  assign _din_23 = din[23];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:8:10
  assign _din_21 = din[21];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:9:10
  assign _din_19 = din[19];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:10:10
  assign _din_17 = din[17];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:11:10
  assign _din_15 = din[15];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:12:10
  assign _din_13 = din[13];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:13:11
  assign _din_11 = din[11];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:14:11
  assign _din_10 = din[10];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:15:11
  assign _din_8 = din[8];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:16:11
  assign _din_6 = din[6];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:17:11
  assign _din_4 = din[4];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:18:11
  assign _din_3 = din[3];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:19:11
  assign _din_0 = din[0];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:20:11
  assign _din_1 = din[1];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:21:11
  wire _GEN_0 =
    _din_0 ^ _din_2 ^ _din_3 ^ _din_5 ^ _din_6 ^ _din_9 ^ _din_10 ^ _din_12 ^ _din_13
    ^ _din_16 ^ _din_17 ^ _din_20 ^ _din_21 ^ _din_24 ^ _din_25 ^ _din_27 ^ _din_28
    ^ din[31];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:5:10, :7:10, :9:10, :11:10, :13:11, :15:11, :17:11, :19:11, :20:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11
  assign _din_27 = din[27];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:24:11
  assign _din_24 = din[24];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:25:11
  assign _din_20 = din[20];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:26:11
  assign _din_16 = din[16];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:27:11
  assign _din_12 = din[12];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:28:11
  assign _din_9 = din[9];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:29:11
  assign _din_5 = din[5];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:30:11
  assign _din_2 = din[2];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:31:11
  wire _GEN_1 =
    _din_1 ^ _din_2 ^ _din_3 ^ _din_7 ^ _din_8 ^ _din_9 ^ _din_10 ^ _din_14 ^ _din_15
    ^ _din_16 ^ _din_17 ^ _din_22 ^ _din_23 ^ _din_24 ^ _din_25 ^ _din_29 ^ din[30]
    ^ din[31];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:3:10, :7:10, :8:10, :11:10, :12:10, :15:11, :16:11, :19:11, :21:11, :22:11, :25:11, :27:11, :29:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11
  assign _din_29 = din[29];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:33:11
  assign _din_22 = din[22];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:34:11
  assign _din_14 = din[14];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:35:11
  assign _din_7 = din[7];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:36:11
  wire _GEN_2 =
    _din_4 ^ _din_5 ^ _din_6 ^ _din_7 ^ _din_8 ^ _din_9 ^ _din_10 ^ _din_18 ^ _din_19
    ^ _din_20 ^ _din_21 ^ _din_22 ^ _din_23 ^ _din_24 ^ _din_25;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:7:10, :8:10, :9:10, :10:10, :15:11, :16:11, :17:11, :18:11, :25:11, :26:11, :29:11, :30:11, :34:11, :36:11, :37:11, :38:11
  assign _din_18 = din[18];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:38:11
  wire _GEN_3 =
    _din_11 ^ _din_12 ^ _din_13 ^ _din_14 ^ _din_15 ^ _din_16 ^ _din_17 ^ _din_18
    ^ _din_19 ^ _din_20 ^ _din_21 ^ _din_22 ^ _din_23 ^ _din_24 ^ _din_25;	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :25:11, :26:11, :27:11, :28:11, :34:11, :35:11, :38:11, :39:11
  wire _GEN_4 = _din_26 ^ _din_27 ^ _din_28 ^ _din_29 ^ din[30] ^ din[31];	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:3:10, :5:10, :6:10, :22:11, :24:11, :33:11, :40:11
  assign ecc_out =
    {din[31] ^ din[30] ^ _din_29 ^ _din_28 ^ _din_27 ^ _din_26 ^ _din_25 ^ _din_24
       ^ _din_23 ^ _din_22 ^ _din_21 ^ _din_20 ^ _din_19 ^ _din_18 ^ _din_17 ^ _din_16
       ^ _din_15 ^ _din_14 ^ _din_13 ^ _din_12 ^ _din_11 ^ _din_10 ^ _din_9 ^ _din_8
       ^ _din_7 ^ _din_6 ^ _din_5 ^ _din_4 ^ _din_3 ^ _din_2 ^ _din_1 ^ _din_0 ^ _GEN_4
       ^ _GEN_3 ^ _GEN_2 ^ _GEN_1 ^ _GEN_0 ^ _GEN,
     _GEN_4,
     _GEN_3,
     _GEN_2,
     _GEN_1,
     _GEN_0,
     _GEN};	// /tmp/tmp.Yfz7Ons5ww/12196_OpenABC_leaf_level_verilog_nangate45_swerv_rvecc_encode.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:5
endmodule

