
*** Running vivado
    with args -log Exp1_Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Exp1_Main.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Exp1_Main.tcl -notrace
Command: synth_design -top Exp1_Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10716 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 301.469 ; gain = 77.047
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Exp1_Main' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
INFO: [Synth 8-3491] module 'clk_div_fs' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:33' bound to instance 'CLK_DIV' of component 'clk_div_fs' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:114]
INFO: [Synth 8-638] synthesizing module 'clk_div_fs' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_div_fs' (1#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-3491] module 'FSM_Exp1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:3' bound to instance 'FSM1' of component 'FSM_Exp1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:118]
INFO: [Synth 8-638] synthesizing module 'FSM_Exp1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'FSM_Exp1' (2#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:8]
INFO: [Synth 8-3491] module 'Counter_4Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:6' bound to instance 'COUNTER0' of component 'Counter_4Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Counter_4Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Counter_4Bit' (3#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:16]
INFO: [Synth 8-3491] module 'Counter_4Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:6' bound to instance 'COUNTER1' of component 'Counter_4Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:143]
INFO: [Synth 8-3491] module 'MUX_2x1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:6' bound to instance 'COUNTER_MUX' of component 'MUX_2x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:152]
INFO: [Synth 8-638] synthesizing module 'MUX_2x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MUX_2x1' (4#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd:13]
INFO: [Synth 8-3491] module 'MUX_4x1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:6' bound to instance 'RAM_MUX' of component 'MUX_4x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:158]
INFO: [Synth 8-638] synthesizing module 'MUX_4x1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'MUX_4x1' (5#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd:15]
INFO: [Synth 8-3491] module 'RAM_16x8' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:5' bound to instance 'RAM' of component 'RAM_16x8' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:166]
INFO: [Synth 8-638] synthesizing module 'RAM_16x8' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'RAM_16x8' (6#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd:13]
INFO: [Synth 8-3491] module 'Register_8Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd:6' bound to instance 'REG0' of component 'Register_8Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Register_8Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Register_8Bit' (7#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd:12]
INFO: [Synth 8-3491] module 'Register_8Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd:6' bound to instance 'REG1' of component 'Register_8Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:178]
INFO: [Synth 8-3491] module 'ROM_Exp1' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd:7' bound to instance 'ROM' of component 'ROM_Exp1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:183]
INFO: [Synth 8-638] synthesizing module 'ROM_Exp1' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ROM_Exp1' (8#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd:12]
INFO: [Synth 8-3491] module 'Comarator_GT' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd:6' bound to instance 'COMPARATOR' of component 'Comarator_GT' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Comarator_GT' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Comarator_GT' (9#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd:12]
INFO: [Synth 8-3491] module 'RCA_5Bit' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd:6' bound to instance 'RCA' of component 'RCA_5Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:192]
INFO: [Synth 8-638] synthesizing module 'RCA_5Bit' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd:13]
WARNING: [Synth 8-6014] Unused sequential element v_res_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RCA_5Bit' (10#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd:13]
INFO: [Synth 8-3491] module 'sseg_dec_uni' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:63' bound to instance 'SSEG_DISPLAY' of component 'sseg_dec_uni' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:198]
INFO: [Synth 8-638] synthesizing module 'sseg_dec_uni' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:80]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:417' bound to instance 'my_conv1' of component 'bin2bcdconv' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:429]
WARNING: [Synth 8-6014] Unused sequential element cnt_tot_13_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element cnt_tot_8_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element msd_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:441]
WARNING: [Synth 8-6014] Unused sequential element lsd_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element mmsd_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:443]
WARNING: [Synth 8-6014] Unused sequential element llsd_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (11#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:429]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:417' bound to instance 'my_conv2' of component 'bin2bcdconv' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:118]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:573' bound to instance 'my_clk' of component 'clk_div' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:578]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (12#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:578]
INFO: [Synth 8-226] default block is never used [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:142]
WARNING: [Synth 8-614] signal 'dp_position' is read in the process but is not in the sensitivity list [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:152]
INFO: [Synth 8-226] default block is never used [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:305]
INFO: [Synth 8-226] default block is never used [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:313]
INFO: [Synth 8-226] default block is never used [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:340]
INFO: [Synth 8-226] default block is never used [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:390]
WARNING: [Synth 8-6014] Unused sequential element v_msd_cnt1_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element mmsd_v_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element v_msd_cnt2_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:334]
WARNING: [Synth 8-6014] Unused sequential element v_lsd_cnt1_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec_uni' (13#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Exp1_Main' (14#1) [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 340.547 ; gain = 116.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 340.547 ; gain = 116.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 340.547 ; gain = 116.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5545] ROM "tmp_clks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_Exp1'
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:15]
INFO: [Synth 8-5544] ROM "VALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LD1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CSEL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RSEL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element t_cnt_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:23]
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp_position" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:15]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     st0 |                              000 |                              000
                     st1 |                              001 |                              001
                     st2 |                              010 |                              010
                     st3 |                              011 |                              011
                     st4 |                              100 |                              100
                     st5 |                              101 |                              101
                     st6 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_Exp1'
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd:15]
WARNING: [Synth 8-327] inferring latch for variable 'd_out_reg' [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 393.625 ; gain = 169.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 52    
	   2 Input      8 Bit       Adders := 20    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 50    
	   3 Input      4 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 11    
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 104   
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 124   
	   3 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 61    
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div_fs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module FSM_Exp1 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module Counter_4Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MUX_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module MUX_4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module RCA_5Bit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 26    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 24    
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 52    
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 50    
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 28    
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec_uni 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLK_DIV/div_cnt_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element CLK_DIV/tmp_clkf_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_div_fs.vhd:65]
INFO: [Synth 8-5545] ROM "CLK_DIV/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK_DIV/tmp_clks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SSEG_DISPLAY/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SSEG_DISPLAY/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element COUNTER0/t_cnt_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element COUNTER1/t_cnt_reg was removed.  [C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:23]
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COUNTER1/plusOp_inferred /\COUNTER1/t_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COUNTER1/plusOp_inferred /\COUNTER1/t_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COUNTER1/plusOp_inferred /\COUNTER1/t_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COUNTER1/plusOp_inferred /\COUNTER1/t_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COUNTER1/RCO_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\COUNTER0/RCO_reg )
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-3332] Sequential element (COUNTER1/RCO_reg) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (COUNTER0/RCO_reg) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (COUNTER1/t_cnt_reg[3]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (COUNTER1/t_cnt_reg[2]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (COUNTER1/t_cnt_reg[1]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (COUNTER1/t_cnt_reg[0]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \REG0/d_out_reg[1]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+----------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------+-----------+----------------------+----------------+
|Exp1_Main   | RAM/MY_RAM_reg | Implied   | 16 x 8               | RAM16X1S x 8   | 
+------------+----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[7]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[6]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[5]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[4]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[3]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[2]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[1]) is unused and will be removed from module Exp1_Main.
WARNING: [Synth 8-3332] Sequential element (REG0/d_out_reg[0]) is unused and will be removed from module Exp1_Main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    18|
|3     |LUT1     |    64|
|4     |LUT2     |    14|
|5     |LUT3     |    10|
|6     |LUT4     |    25|
|7     |LUT5     |    12|
|8     |LUT6     |    42|
|9     |MUXF7    |     7|
|10    |RAM16X1S |     8|
|11    |FDCE     |     4|
|12    |FDRE     |    71|
|13    |LD       |     8|
|14    |IBUF     |     2|
|15    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   299|
|2     |  COMPARATOR   |Comarator_GT  |     2|
|3     |  COUNTER0     |Counter_4Bit  |    12|
|4     |  CLK_DIV      |clk_div_fs    |    83|
|5     |  FSM1         |FSM_Exp1      |    24|
|6     |  RAM          |RAM_16x8      |    54|
|7     |  REG1         |Register_8Bit |    16|
|8     |  SSEG_DISPLAY |sseg_dec_uni  |    92|
|9     |    my_clk     |clk_div       |    83|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 512.949 ; gain = 288.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

89 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 575.672 ; gain = 355.637
INFO: [Common 17-1381] The checkpoint 'C:/Users/oousterm/Documents/GitHub/CPE-233/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1/Exp1_Main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 575.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 02:33:46 2017...
