
*** Running vivado
    with args -log rustos_fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rustos_fpga_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rustos_fpga_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/david/prj/my_repos/rustos/fpga/vivado/rustos/rustos.srcs/utils_1/imports/synth_1/rustos_fpga_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/david/prj/my_repos/rustos/fpga/vivado/rustos/rustos.srcs/utils_1/imports/synth_1/rustos_fpga_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rustos_fpga_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27831
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.746 ; gain = 404.715 ; free physical = 45390 ; free virtual = 62839
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rustos_fpga_top' [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga_top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'rustos_fpga' [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:25]
	Parameter G_VER_MAJOR bound to: 16'b0000000000000000 
	Parameter G_VER_MINOR bound to: 16'b0000000000000001 
INFO: [Synth 8-638] synthesizing module 'clocking' [/home/david/prj/my_repos/rustos/fpga/rtl/clocking.vhd:16]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/david/prj/my_repos/rustos/fpga/rtl/clocking.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clocking' (0#1) [/home/david/prj/my_repos/rustos/fpga/rtl/clocking.vhd:16]
INFO: [Synth 8-638] synthesizing module 'reset_sync' [/home/david/prj/my_repos/rustos/fpga/rtl/reset_sync.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'reset_sync' (0#1) [/home/david/prj/my_repos/rustos/fpga/rtl/reset_sync.vhd:32]
INFO: [Synth 8-638] synthesizing module 'bit_sync' [/home/david/prj/my_repos/rustos/fpga/rtl/bit_sync.vhd:36]
	Parameter G_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bit_sync' (0#1) [/home/david/prj/my_repos/rustos/fpga/rtl/bit_sync.vhd:36]
INFO: [Synth 8-638] synthesizing module 'bit_sync__parameterized0' [/home/david/prj/my_repos/rustos/fpga/rtl/bit_sync.vhd:36]
	Parameter G_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bit_sync__parameterized0' (0#1) [/home/david/prj/my_repos/rustos/fpga/rtl/bit_sync.vhd:36]
INFO: [Synth 8-638] synthesizing module 'neorv32_SystemTop_axi4lite' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:242]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 1 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 1 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 32 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 131072 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 65536 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter XIP_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_NUM_BLOCKS bound to: 8 - type: integer 
	Parameter XIP_CACHE_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 1 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
	Parameter IO_GPIO_NUM bound to: 8 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 64 - type: integer 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SPI_FIFO bound to: 64 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 1 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 1 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 1 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 32 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 131072 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 65536 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 1 - type: bool 
	Parameter MEM_EXT_TIMEOUT bound to: 0 - type: integer 
	Parameter MEM_EXT_PIPE_MODE bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_RX bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_TX bound to: 0 - type: bool 
	Parameter XIP_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_NUM_BLOCKS bound to: 8 - type: integer 
	Parameter XIP_CACHE_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 1 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
	Parameter IO_GPIO_NUM bound to: 8 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 64 - type: integer 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SPI_FIFO bound to: 64 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 1 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_top' declared at '/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_top.vhd:46' bound to instance 'neorv32_top_inst' of component 'neorv32_top' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:341]
INFO: [Synth 8-638] synthesizing module 'neorv32_top' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_top.vhd:265]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter CLOCK_GATING_EN bound to: 0 - type: bool 
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 1 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter REGFILE_HW_RST bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter PMP_TOR_MODE_EN bound to: 1 - type: bool 
	Parameter PMP_NAP_MODE_EN bound to: 1 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 1 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 32 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 131072 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 65536 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 1 - type: bool 
	Parameter MEM_EXT_TIMEOUT bound to: 0 - type: integer 
	Parameter MEM_EXT_PIPE_MODE bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_RX bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_TX bound to: 0 - type: bool 
	Parameter XIP_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_EN bound to: 0 - type: bool 
	Parameter XIP_CACHE_NUM_BLOCKS bound to: 8 - type: integer 
	Parameter XIP_CACHE_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter XIRQ_NUM_CH bound to: 1 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
	Parameter IO_GPIO_NUM bound to: 8 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 64 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 64 - type: integer 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SPI_FIFO bound to: 64 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 1 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu.vhd:99]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b11111111111111111100000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 1 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter REGFILE_HW_RST bound to: 0 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter PMP_TOR_MODE_EN bound to: 1 - type: bool 
	Parameter PMP_NAP_MODE_EN bound to: 1 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 1 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_control' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:125]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b11111111111111111100000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Smpmp bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 1 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter REGFILE_HW_RST bound to: 0 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 1 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 17 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: bool 
	Parameter FIFO_SAFE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_decompressor' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_decompressor.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_decompressor' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_decompressor.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_control' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:125]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_regfile' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_regfile.vhd:75]
	Parameter RST_EN bound to: 0 - type: bool 
	Parameter RVE_EN bound to: 0 - type: bool 
	Parameter RS3_EN bound to: 0 - type: bool 
	Parameter RS4_EN bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_regfile.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_regfile' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_regfile.vhd:75]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_alu' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_alu.vhd:82]
	Parameter CPU_EXTENSION_RISCV_B bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicond bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 1 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_alu.vhd:145]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_shifter' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd:63]
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_shifter' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd:63]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_muldiv' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd:65]
	Parameter FAST_MUL_EN bound to: 1 - type: bool 
	Parameter DIVISION_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_muldiv' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd:65]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_bitmanip' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd:71]
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_bitmanip' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_alu' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_alu.vhd:82]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_lsu' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_lsu.vhd:67]
	Parameter AMO_LRSC_ENABLE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_lsu' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_lsu.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu.vhd:99]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_switch' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:61]
	Parameter PORT_A_READ_ONLY bound to: 0 - type: bool 
	Parameter PORT_B_READ_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_switch' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:61]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_reservation_set' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:677]
	Parameter GRANULARITY bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_reservation_set' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:677]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_gateway' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:271]
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter IMEM_ENABLE bound to: 1 - type: bool 
	Parameter IMEM_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter IMEM_SIZE bound to: 131072 - type: integer 
	Parameter DMEM_ENABLE bound to: 1 - type: bool 
	Parameter DMEM_BASE bound to: 32'b10000000000000000000000000000000 
	Parameter DMEM_SIZE bound to: 65536 - type: integer 
	Parameter XIP_ENABLE bound to: 0 - type: bool 
	Parameter XIP_BASE bound to: 32'b11100000000000000000000000000000 
	Parameter XIP_SIZE bound to: 268435456 - type: integer 
	Parameter BOOT_ENABLE bound to: 1 - type: bool 
	Parameter BOOT_BASE bound to: 32'b11111111111111111100000000000000 
	Parameter BOOT_SIZE bound to: 8192 - type: integer 
	Parameter IO_ENABLE bound to: 1 - type: bool 
	Parameter IO_BASE bound to: 32'b11111111111111111110000000000000 
	Parameter IO_SIZE bound to: 8192 - type: integer 
	Parameter EXT_ENABLE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_gateway' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:271]
INFO: [Synth 8-638] synthesizing module 'neorv32_imem' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/mem/neorv32_imem.default.vhd:45]
	Parameter IMEM_SIZE bound to: 131072 - type: integer 
	Parameter IMEM_AS_IROM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_imem' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/mem/neorv32_imem.default.vhd:45]
INFO: [Synth 8-638] synthesizing module 'neorv32_dmem' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/mem/neorv32_dmem.default.vhd:41]
	Parameter DMEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_dmem' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/mem/neorv32_dmem.default.vhd:41]
INFO: [Synth 8-638] synthesizing module 'neorv32_boot_rom' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_boot_rom.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'neorv32_boot_rom' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_boot_rom.vhd:51]
INFO: [Synth 8-638] synthesizing module 'neorv32_wishbone' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_wishbone.vhd:76]
	Parameter BUS_TIMEOUT bound to: 0 - type: integer 
	Parameter PIPE_MODE bound to: 0 - type: bool 
	Parameter BIG_ENDIAN bound to: 0 - type: bool 
	Parameter ASYNC_RX bound to: 0 - type: bool 
	Parameter ASYNC_TX bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_wishbone' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_wishbone.vhd:76]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_io_switch' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:486]
	Parameter DEV_SIZE bound to: 256 - type: integer 
	Parameter DEV_00_EN bound to: 0 - type: bool 
	Parameter DEV_00_BASE bound to: 32'b11111111111111111111111100000000 
	Parameter DEV_01_EN bound to: 1 - type: bool 
	Parameter DEV_01_BASE bound to: 32'b11111111111111111111111000000000 
	Parameter DEV_02_EN bound to: 1 - type: bool 
	Parameter DEV_02_BASE bound to: 32'b11111111111111111111110100000000 
	Parameter DEV_03_EN bound to: 1 - type: bool 
	Parameter DEV_03_BASE bound to: 32'b11111111111111111111110000000000 
	Parameter DEV_04_EN bound to: 1 - type: bool 
	Parameter DEV_04_BASE bound to: 32'b11111111111111111111101100000000 
	Parameter DEV_05_EN bound to: 1 - type: bool 
	Parameter DEV_05_BASE bound to: 32'b11111111111111111111101000000000 
	Parameter DEV_06_EN bound to: 0 - type: bool 
	Parameter DEV_06_BASE bound to: 32'b11111111111111111111100100000000 
	Parameter DEV_07_EN bound to: 0 - type: bool 
	Parameter DEV_07_BASE bound to: 32'b11111111111111111111100000000000 
	Parameter DEV_08_EN bound to: 0 - type: bool 
	Parameter DEV_08_BASE bound to: 32'b11111111111111111111011100000000 
	Parameter DEV_09_EN bound to: 0 - type: bool 
	Parameter DEV_09_BASE bound to: 32'b11111111111111111111011000000000 
	Parameter DEV_10_EN bound to: 1 - type: bool 
	Parameter DEV_10_BASE bound to: 32'b11111111111111111111010100000000 
	Parameter DEV_11_EN bound to: 1 - type: bool 
	Parameter DEV_11_BASE bound to: 32'b11111111111111111111010000000000 
	Parameter DEV_12_EN bound to: 1 - type: bool 
	Parameter DEV_12_BASE bound to: 32'b11111111111111111111001100000000 
	Parameter DEV_13_EN bound to: 0 - type: bool 
	Parameter DEV_13_BASE bound to: 32'b11111111111111111111001000000000 
	Parameter DEV_14_EN bound to: 1 - type: bool 
	Parameter DEV_14_BASE bound to: 32'b11111111111111111111000100000000 
	Parameter DEV_15_EN bound to: 0 - type: bool 
	Parameter DEV_15_BASE bound to: 32'b11111111111111111111000000000000 
	Parameter DEV_16_EN bound to: 0 - type: bool 
	Parameter DEV_16_BASE bound to: 32'b11111111111111111110111100000000 
	Parameter DEV_17_EN bound to: 0 - type: bool 
	Parameter DEV_17_BASE bound to: 32'b11111111111111111110111000000000 
	Parameter DEV_18_EN bound to: 0 - type: bool 
	Parameter DEV_18_BASE bound to: 32'b11111111111111111110110100000000 
	Parameter DEV_19_EN bound to: 0 - type: bool 
	Parameter DEV_19_BASE bound to: 32'b11111111111111111110110000000000 
	Parameter DEV_20_EN bound to: 0 - type: bool 
	Parameter DEV_20_BASE bound to: 32'b11111111111111111110101100000000 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_io_switch' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_intercon.vhd:486]
INFO: [Synth 8-638] synthesizing module 'neorv32_gpio' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_gpio.vhd:55]
	Parameter GPIO_NUM bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_gpio' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_gpio.vhd:55]
INFO: [Synth 8-638] synthesizing module 'neorv32_wdt' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_wdt.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'neorv32_wdt' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_wdt.vhd:65]
INFO: [Synth 8-638] synthesizing module 'neorv32_mtime' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_mtime.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'neorv32_mtime' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_mtime.vhd:55]
INFO: [Synth 8-638] synthesizing module 'neorv32_uart' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_uart.vhd:81]
	Parameter SIM_LOG_FILE bound to: neorv32.uart0.sim_mode.text.out - type: string 
	Parameter UART_RX_FIFO bound to: 64 - type: integer 
	Parameter UART_TX_FIFO bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo__parameterized0' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_RSYNC bound to: 1 - type: bool 
	Parameter FIFO_SAFE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo__parameterized0' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_uart' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_uart.vhd:81]
INFO: [Synth 8-638] synthesizing module 'neorv32_trng' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:58]
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter NUM_CELLS bound to: 3 - type: integer 
	Parameter NUM_INV_START bound to: 5 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG' declared at '/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:290' bound to instance 'neoTRNG_inst' of component 'neoTRNG' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:176]
INFO: [Synth 8-638] synthesizing module 'neoTRNG' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:305]
	Parameter NUM_CELLS bound to: 3 - type: integer 
	Parameter NUM_INV_START bound to: 5 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
	Parameter NUM_INV bound to: 5 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG_cell' declared at '/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:486' bound to instance 'neoTRNG_cell_inst' of component 'neoTRNG_cell' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:353]
INFO: [Synth 8-638] synthesizing module 'neoTRNG_cell' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:500]
	Parameter NUM_INV bound to: 5 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neoTRNG_cell' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:500]
	Parameter NUM_INV bound to: 7 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG_cell' declared at '/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:486' bound to instance 'neoTRNG_cell_inst' of component 'neoTRNG_cell' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:353]
INFO: [Synth 8-638] synthesizing module 'neoTRNG_cell__parameterized1' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:500]
	Parameter NUM_INV bound to: 7 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neoTRNG_cell__parameterized1' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:500]
	Parameter NUM_INV bound to: 9 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'neoTRNG_cell' declared at '/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:486' bound to instance 'neoTRNG_cell_inst' of component 'neoTRNG_cell' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:353]
INFO: [Synth 8-638] synthesizing module 'neoTRNG_cell__parameterized3' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:500]
	Parameter NUM_INV bound to: 9 - type: integer 
	Parameter SIM_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neoTRNG_cell__parameterized3' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'neoTRNG' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:305]
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo__parameterized1' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_RSYNC bound to: 1 - type: bool 
	Parameter FIFO_SAFE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo__parameterized1' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_trng' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:58]
INFO: [Synth 8-638] synthesizing module 'neorv32_neoled' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_neoled.vhd:71]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo__parameterized2' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 34 - type: integer 
	Parameter FIFO_RSYNC bound to: 1 - type: bool 
	Parameter FIFO_SAFE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo__parameterized2' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_neoled' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_neoled.vhd:71]
INFO: [Synth 8-638] synthesizing module 'neorv32_xirq' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_xirq.vhd:64]
	Parameter XIRQ_NUM_CH bound to: 1 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'neorv32_xirq' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_xirq.vhd:64]
INFO: [Synth 8-638] synthesizing module 'neorv32_gptmr' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_gptmr.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'neorv32_gptmr' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_gptmr.vhd:58]
INFO: [Synth 8-638] synthesizing module 'neorv32_sysinfo' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_sysinfo.vhd:101]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter CLOCK_GATING_EN bound to: 0 - type: bool 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 131072 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 65536 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 1 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 0 - type: bool 
	Parameter IO_GPIO_EN bound to: 1 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_EN bound to: 0 - type: bool 
	Parameter IO_WDT_EN bound to: 1 - type: bool 
	Parameter IO_TRNG_EN bound to: 1 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_EN bound to: 1 - type: bool 
	Parameter IO_XIRQ_EN bound to: 1 - type: bool 
	Parameter IO_GPTMR_EN bound to: 1 - type: bool 
	Parameter XIP_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_sysinfo' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_sysinfo.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'neorv32_top' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_top.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'neorv32_SystemTop_axi4lite' (0#1) [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'rustos_fpga' (0#1) [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rustos_fpga_top' (0#1) [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga_top.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs1] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs2] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs3] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rd] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_mo_we] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_priv] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct3] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct12] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_opcode] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_priv] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_sleep] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_trap] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_debug] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:424]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dpc] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:1662]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[dscratch0] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:1662]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_hit_clr] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:1662]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata2] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:1662]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[lo][1] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:2182]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[hi][1] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:2182]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[ovf][1] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:2182]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[3].cnt_reg[hi][3] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:2182]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[3].cnt_reg[ovf][3] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:2182]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_execute] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:1662]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_action] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:1662]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[tdata1_dmode] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:1662]
WARNING: [Synth 8-3936] Found unconnected internal register 'cpu_counter_gen[3].cnt_reg[nxt][3]' and it is trimmed from '33' to '32' bits. [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_control.vhd:2203]
WARNING: [Synth 8-6014] Unused sequential element shifter_reg[start] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[state_ff] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_wishbone.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[timeout] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_wishbone.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element tx_engine_reg[done] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_uart.vhd:350]
WARNING: [Synth 8-6014] Unused sequential element serial_reg[done] was removed.  [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_neoled.vhd:269]
WARNING: [Synth 8-3848] Net sdi_dat_o in module/entity neorv32_SystemTop_axi4lite does not have driver. [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:215]
WARNING: [Synth 8-3848] Net s1_axis_tlast_int in module/entity neorv32_SystemTop_axi4lite does not have driver. [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd:258]
WARNING: [Synth 8-3848] Net m_axi_awready in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:107]
WARNING: [Synth 8-3848] Net m_axi_wready in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:111]
WARNING: [Synth 8-3848] Net m_axi_arready in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:115]
WARNING: [Synth 8-3848] Net m_axi_rdata in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:116]
WARNING: [Synth 8-3848] Net m_axi_rresp in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:117]
WARNING: [Synth 8-3848] Net m_axi_rvalid in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:118]
WARNING: [Synth 8-3848] Net m_axi_bresp in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:120]
WARNING: [Synth 8-3848] Net m_axi_bvalid in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:121]
WARNING: [Synth 8-3848] Net s0_axis_tready in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:126]
WARNING: [Synth 8-3848] Net s1_axis_tdata in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:127]
WARNING: [Synth 8-3848] Net s1_axis_tvalid in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:128]
WARNING: [Synth 8-3848] Net s1_axis_tlast in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:129]
WARNING: [Synth 8-3848] Net jtag_trst_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:131]
WARNING: [Synth 8-3848] Net jtag_tck_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:132]
WARNING: [Synth 8-3848] Net jtag_tdi_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:133]
WARNING: [Synth 8-3848] Net jtag_tms_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:135]
WARNING: [Synth 8-3848] Net xip_dat_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:138]
WARNING: [Synth 8-3848] Net uart0_cts_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:145]
WARNING: [Synth 8-3848] Net uart1_rxd_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:147]
WARNING: [Synth 8-3848] Net uart1_cts_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:149]
WARNING: [Synth 8-3848] Net spi_dat_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:152]
WARNING: [Synth 8-3848] Net sdi_clk_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:154]
WARNING: [Synth 8-3848] Net sdi_dat_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:156]
WARNING: [Synth 8-3848] Net sdi_csn_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:157]
WARNING: [Synth 8-3848] Net twi_sda_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:158]
WARNING: [Synth 8-3848] Net twi_scl_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:160]
WARNING: [Synth 8-3848] Net onewire_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:162]
WARNING: [Synth 8-3848] Net cfs_in_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:165]
WARNING: [Synth 8-3848] Net xirq_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:168]
WARNING: [Synth 8-3848] Net mtime_irq_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:169]
WARNING: [Synth 8-3848] Net msw_irq_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:170]
WARNING: [Synth 8-3848] Net mext_irq_i in module/entity rustos_fpga does not have driver. [/home/david/prj/my_repos/rustos/fpga/rtl/rustos_fpga.vhd:171]
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[src] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[priv] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[rvso] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[fence] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][14] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][13] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][12] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][11] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][10] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][9] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][8] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][7] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][6] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][5] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][4] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][1] in module neorv32_gptmr is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][0] in module neorv32_gptmr is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2361.715 ; gain = 549.684 ; free physical = 45209 ; free virtual = 62660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2370.621 ; gain = 558.590 ; free physical = 45209 ; free virtual = 62660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2370.621 ; gain = 558.590 ; free physical = 45209 ; free virtual = 62660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2373.590 ; gain = 0.000 ; free physical = 45219 ; free virtual = 62670
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/s1_axis_tvalid.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/david/prj/my_repos/rustos/fpga/constrs/vivado_managed.xdc]
Finished Parsing XDC File [/home/david/prj/my_repos/rustos/fpga/constrs/vivado_managed.xdc]
Parsing XDC File [/home/david/prj/my_repos/rustos/fpga/constrs/timing.xdc]
Finished Parsing XDC File [/home/david/prj/my_repos/rustos/fpga/constrs/timing.xdc]
Parsing XDC File [/home/david/prj/my_repos/rustos/fpga/constrs/physical.xdc]
Finished Parsing XDC File [/home/david/prj/my_repos/rustos/fpga/constrs/physical.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/david/prj/my_repos/rustos/fpga/constrs/physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rustos_fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rustos_fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.371 ; gain = 0.000 ; free physical = 45218 ; free virtual = 62669
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.406 ; gain = 0.000 ; free physical = 45218 ; free virtual = 62669
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.406 ; gain = 698.375 ; free physical = 45215 ; free virtual = 62666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.406 ; gain = 698.375 ; free physical = 45215 ; free virtual = 62666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.406 ; gain = 698.375 ; free physical = 45215 ; free virtual = 62666
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fetch_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'execute_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_reg[state]' in module 'neorv32_cpu_cp_muldiv'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_state_reg' in module 'neorv32_cpu_cp_bitmanip'
INFO: [Synth 8-802] inferred FSM for state register 'arbiter_reg[state]' in module 'neorv32_bus_switch'
INFO: [Synth 8-802] inferred FSM for state register 'rsvs_reg[state]' in module 'neorv32_bus_reservation_set'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
              if_request |                               01 |                               01
              if_pending |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fetch_engine_reg[state]' using encoding 'sequential' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 restart |                             0001 |                             0011
                branched |                             0010 |                             1001
                dispatch |                             0000 |                             0000
              trap_enter |                             1000 |                             0001
                 execute |                             1001 |                             0110
                alu_wait |                             1010 |                             0111
                 mem_req |                             0111 |                             1011
                mem_wait |                             0110 |                             1100
                  branch |                             1011 |                             1000
                   fence |                             0011 |                             0100
                  iSTATE |                             1100 |                             1010
*
               trap_exit |                             0100 |                             0010
                   sleep |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'execute_engine_reg[state]' using encoding 'sequential' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
                  s_busy |                              010 |                               01
                  s_done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_cp_muldiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                              000
           s_start_clmul |                               01 |                              011
            s_busy_clmul |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_state_reg' using encoding 'sequential' in module 'neorv32_cpu_cp_bitmanip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                  busy_a |                              010 |                               01
                  busy_b |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbiter_reg[state]' using encoding 'one-hot' in module 'neorv32_bus_switch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                  iSTATE |                               01 |                               10
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rsvs_reg[state]' using encoding 'sequential' in module 'neorv32_bus_reservation_set'
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[0].ring_osc_start.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:524]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[1].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[2].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[3].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[4].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[0].ring_osc_start.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:524]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[1].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[2].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[3].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[4].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[5].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[6].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[0].ring_osc_start.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:524]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[1].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[2].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[3].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[4].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[5].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[6].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[7].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
WARNING: [Synth 8-327] inferring latch for variable 'sim_mode_false.ring_osc[8].ring_osc_chain.rosc_reg' [/home/david/prj/my_repos/rustos/fpga/lib/neorv32/rtl/core/neorv32_trng.vhd:529]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.406 ; gain = 698.375 ; free physical = 45214 ; free virtual = 62667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	  17 Input    5 Bit       Adders := 1     
	   9 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   5 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 48    
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 144   
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 157   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	             256K Bit	(32768 X 8 bit)          RAMs := 4     
	             128K Bit	(16384 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 104   
	   3 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 9     
	  22 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 6     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	  33 Input    6 Bit        Muxes := 1     
	  34 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	  67 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  31 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 19    
	   3 Input    2 Bit        Muxes := 4     
	   8 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 288   
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 19    
	  16 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z], operation Mode is: A*B.
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
DSP Report: Generating DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
DSP Report: Generating DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z], operation Mode is: A*B.
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
DSP Report: Generating DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z], operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
DSP Report: operator neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z] is absorbed into DSP neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z].
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][47]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][46]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][45]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][44]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][43]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][42]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][41]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][40]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][39]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][38]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][37]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][36]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][35]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][34]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][33]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][32]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][31]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][30]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][29]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][28]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][27]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][26]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][25]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][24]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][23]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][22]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][21]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][20]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][19]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][18]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][17]) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][47]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][46]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][45]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][44]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][43]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][42]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][41]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][40]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][39]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][38]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][37]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][36]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][35]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][34]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][33]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][32]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][31]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][30]__0) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][47]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][46]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][45]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][44]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][43]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][42]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][41]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][40]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][39]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][38]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][37]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][36]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][35]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][34]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][33]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][32]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][31]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][30]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][29]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][28]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][27]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][26]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][25]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][24]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][23]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][22]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][21]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][20]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][19]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][18]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][17]__1) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_parallel.mul_reg[prod][47]__2) is unused and will be removed from module neorv32_cpu_alu.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_arbiter_reg[state][0]) is unused and will be removed from module neorv32_bus_switch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2510.406 ; gain = 698.375 ; free physical = 45189 ; free virtual = 62653
---------------------------------------------------------------------------------
 Sort Area is  neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z]_0 : 0 0 : 2701 5011 : Used 1 time 0
 Sort Area is  neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z]_0 : 0 1 : 2310 5011 : Used 1 time 0
 Sort Area is  neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z]_3 : 0 0 : 2304 4387 : Used 1 time 0
 Sort Area is  neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[dsp_z]_3 : 0 1 : 2083 4387 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|neorv32_boot_rom | rdata_reg  | 1024x32       | Block RAM      | 
+-----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                          | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\core_complex.neorv32_cpu_inst /neorv32_cpu_regfile_inst         | register_file_fpga.reg_file_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b0_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b1_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b2_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b3_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b0_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b1_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b2_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b3_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neorv32_cpu_alu | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neorv32_cpu_alu | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neorv32_cpu_alu | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neorv32_cpu_alu | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2510.406 ; gain = 698.375 ; free physical = 45189 ; free virtual = 62653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2574.895 ; gain = 762.863 ; free physical = 45061 ; free virtual = 62525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                          | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\core_complex.neorv32_cpu_inst /neorv32_cpu_regfile_inst         | register_file_fpga.reg_file_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b0_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b1_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b2_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  | imem_ram.mem_ram_b3_reg         | 32 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b0_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b1_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b2_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|\rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst /\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  | mem_ram_b3_reg                  | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance rustos_fpga_inst/neorv32_SystemTop_axi4lite_inst/neorv32_top_inst/memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2584.902 ; gain = 772.871 ; free physical = 45046 ; free virtual = 62511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2596.777 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2596.777 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.777 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.777 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.777 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.777 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neorv32_cpu_alu | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neorv32_cpu_alu | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|neorv32_cpu_alu | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neorv32_cpu_alu | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   200|
|3     |DSP48E1     |     4|
|5     |LUT1        |    59|
|6     |LUT2        |   348|
|7     |LUT3        |   635|
|8     |LUT4        |   706|
|9     |LUT5        |   719|
|10    |LUT6        |  1800|
|11    |MMCME2_BASE |     1|
|12    |MUXF7       |   135|
|13    |MUXF8       |    65|
|14    |RAMB36E1    |    50|
|18    |FDCE        |  1894|
|19    |FDPE        |   128|
|20    |FDRE        |  1155|
|21    |LDC         |    21|
|22    |IBUF        |    11|
|23    |OBUF        |     9|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.777 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62511
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1529 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2596.777 ; gain = 644.961 ; free physical = 45047 ; free virtual = 62511
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.785 ; gain = 784.746 ; free physical = 45047 ; free virtual = 62511
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2596.785 ; gain = 0.000 ; free physical = 45337 ; free virtual = 62802
INFO: [Netlist 29-17] Analyzing 476 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.730 ; gain = 0.000 ; free physical = 45337 ; free virtual = 62802
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LDC => LDCE: 21 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Synth Design complete | Checksum: 86a432cc
INFO: [Common 17-83] Releasing license: Synthesis
180 Infos, 270 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2634.766 ; gain = 1153.711 ; free physical = 45337 ; free virtual = 62801
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1880.915; main = 1688.179; forked = 381.657
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4128.785; main = 2634.734; forked = 1642.426
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 45337 ; free virtual = 62802
INFO: [Common 17-1381] The checkpoint '/home/david/prj/my_repos/rustos/fpga/vivado/rustos/rustos.runs/synth_1/rustos_fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rustos_fpga_top_utilization_synth.rpt -pb rustos_fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 17:35:47 2024...
