{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597604047244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597604047252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 21:54:07 2020 " "Processing started: Sun Aug 16 21:54:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597604047252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604047252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SV2Lab -c SV2Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off SV2Lab -c SV2Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604047252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597604047990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597604047990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/aux_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/aux_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aux_timer " "Found entity 1: aux_timer" {  } { { "rtl/aux_timer.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/aux_timer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/onetens_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/onetens_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onetens_sec_counter " "Found entity 1: onetens_sec_counter" {  } { { "rtl/onetens_sec_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/onetens_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "rtl/hexss.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/hexss.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bomb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bomb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb_fsm " "Found entity 1: bomb_fsm" {  } { { "rtl/bomb_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/bomb_fsm.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/topbomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/topbomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topBomb " "Found entity 1: topBomb" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ramzor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ramzor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramzor_fsm " "Found entity 1: ramzor_fsm" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ramzor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ramzor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramzor " "Found entity 1: ramzor" {  } { { "rtl/ramzor.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "rtl/one_sec_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "rtl/decimal_down_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/decimal_2_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/decimal_2_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_2_digits_counter " "Found entity 1: decimal_2_digits_counter" {  } { { "rtl/decimal_2_digits_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/decimal_2_digits_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datain.v 1 1 " "Found 1 design units, including 1 entities, in source file datain.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataIn " "Found entity 1: DataIn" {  } { { "DataIn.v" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/DataIn.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597604067039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604067039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bomb_fsm " "Elaborating entity \"bomb_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597604067110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597604068173 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597604068473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597604068871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597604068871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597604068996 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597604068996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597604068996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597604068996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597604069059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 21:54:29 2020 " "Processing ended: Sun Aug 16 21:54:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597604069059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597604069059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597604069059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597604069059 ""}
