// Seed: 3356876431
module module_0;
  always_ff
    if (-1) begin : LABEL_0
      #(1);
    end
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output supply0 id_2
    , id_19,
    input wor id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    output uwire id_10,
    output wire id_11,
    input wand id_12,
    output supply1 id_13,
    output wand id_14,
    input tri id_15,
    output uwire id_16
    , id_20,
    input wand id_17
);
  assign id_6 = 1 == (id_1);
  module_0 modCall_1 ();
endmodule
