#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000001c6e7908db0 .scope module, "alu_tb" "alu_tb" 2 1;
 .timescale 0 0;
v000001c6e7914660_0 .var "A", 7 0;
v000001c6e7977c00_0 .var "B", 7 0;
v000001c6e79773e0_0 .net "Car_out", 0 0, v000001c6e7909170_0;  1 drivers
v000001c6e7977b60_0 .net "borrow", 0 0, v000001c6e7914200_0;  1 drivers
v000001c6e7977ac0_0 .var "car_in", 0 0;
v000001c6e7977160_0 .net "invalid_op", 0 0, v000001c6e7914340_0;  1 drivers
v000001c6e7977ca0_0 .var "opcode", 3 0;
v000001c6e7977520_0 .net "parity", 0 0, L_000001c6e7977660;  1 drivers
v000001c6e7977a20_0 .net "y", 7 0, v000001c6e7914520_0;  1 drivers
v000001c6e79775c0_0 .net "zero", 0 0, L_000001c6e7977480;  1 drivers
S_000001c6e7908f40 .scope module, "uut" "Alu" 2 9, 3 1 0, S_000001c6e7908db0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 1 "car_in";
    .port_info 4 /OUTPUT 8 "y";
    .port_info 5 /OUTPUT 1 "Car_out";
    .port_info 6 /OUTPUT 1 "borrow";
    .port_info 7 /OUTPUT 1 "zero";
    .port_info 8 /OUTPUT 1 "parity";
    .port_info 9 /OUTPUT 1 "invalid_op";
P_000001c6e791c5e0 .param/l "bus_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001c6e791c618 .param/l "op_add" 1 3 17, C4<0001>;
P_000001c6e791c650 .param/l "op_add_with_carry" 1 3 18, C4<0010>;
P_000001c6e791c688 .param/l "op_and" 1 3 22, C4<0110>;
P_000001c6e791c6c0 .param/l "op_dec" 1 3 21, C4<0101>;
P_000001c6e791c6f8 .param/l "op_inc" 1 3 20, C4<0100>;
P_000001c6e791c730 .param/l "op_not" 1 3 23, C4<0111>;
P_000001c6e791c768 .param/l "op_rol" 1 3 24, C4<1000>;
P_000001c6e791c7a0 .param/l "op_ror" 1 3 25, C4<1001>;
P_000001c6e791c7d8 .param/l "op_sub" 1 3 19, C4<0011>;
v000001c6e78e36c0_0 .net "A", 7 0, v000001c6e7914660_0;  1 drivers
v000001c6e79090d0_0 .net "B", 7 0, v000001c6e7977c00_0;  1 drivers
v000001c6e7909170_0 .var "Car_out", 0 0;
v000001c6e791c820_0 .net *"_ivl_0", 31 0, L_000001c6e7977200;  1 drivers
L_000001c6e7978088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6e791c8c0_0 .net *"_ivl_3", 23 0, L_000001c6e7978088;  1 drivers
L_000001c6e79780d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c6e791c960_0 .net/2u *"_ivl_4", 31 0, L_000001c6e79780d0;  1 drivers
v000001c6e7914200_0 .var "borrow", 0 0;
v000001c6e79142a0_0 .net "car_in", 0 0, v000001c6e7977ac0_0;  1 drivers
v000001c6e7914340_0 .var "invalid_op", 0 0;
v000001c6e79143e0_0 .net "opcode", 3 0, v000001c6e7977ca0_0;  1 drivers
v000001c6e7914480_0 .net "parity", 0 0, L_000001c6e7977660;  alias, 1 drivers
v000001c6e7914520_0 .var "y", 7 0;
v000001c6e79145c0_0 .net "zero", 0 0, L_000001c6e7977480;  alias, 1 drivers
E_000001c6e7908bb0 .event anyedge, v000001c6e79143e0_0, v000001c6e78e36c0_0, v000001c6e79090d0_0, v000001c6e79142a0_0;
L_000001c6e7977200 .concat [ 8 24 0 0], v000001c6e7914520_0, L_000001c6e7978088;
L_000001c6e7977480 .cmp/eq 32, L_000001c6e7977200, L_000001c6e79780d0;
L_000001c6e7977660 .reduce/xor v000001c6e7914520_0;
    .scope S_000001c6e7908f40;
T_0 ;
    %wait E_000001c6e7908bb0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7909170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7914200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7914340_0, 0, 1;
    %load/vec4 v000001c6e79143e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c6e7914340_0, 0, 1;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000001c6e78e36c0_0;
    %pad/u 9;
    %load/vec4 v000001c6e79090d0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %store/vec4 v000001c6e7909170_0, 0, 1;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000001c6e78e36c0_0;
    %pad/u 9;
    %load/vec4 v000001c6e79090d0_0;
    %pad/u 9;
    %add;
    %load/vec4 v000001c6e79142a0_0;
    %pad/u 9;
    %pushi/vec4 1, 0, 9;
    %and;
    %add;
    %split/vec4 8;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %store/vec4 v000001c6e7909170_0, 0, 1;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000001c6e78e36c0_0;
    %load/vec4 v000001c6e79090d0_0;
    %sub;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %load/vec4 v000001c6e78e36c0_0;
    %load/vec4 v000001c6e79090d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000001c6e7914200_0, 0, 1;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000001c6e78e36c0_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %store/vec4 v000001c6e7909170_0, 0, 1;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000001c6e78e36c0_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %load/vec4 v000001c6e78e36c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c6e7914200_0, 0, 1;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001c6e78e36c0_0;
    %load/vec4 v000001c6e79090d0_0;
    %and;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000001c6e78e36c0_0;
    %inv;
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000001c6e78e36c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001c6e78e36c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000001c6e78e36c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001c6e78e36c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c6e7914520_0, 0, 8;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c6e7908db0;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c6e7908db0 {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 26 "$display", "ADD     : A=%d B=%d Y=%d Car_out=%b", v000001c6e7914660_0, v000001c6e7977c00_0, v000001c6e7977a20_0, v000001c6e79773e0_0 {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 29 "$display", "ADC     : A=%d B=%d Y=%d Car_out=%b", v000001c6e7914660_0, v000001c6e7977c00_0, v000001c6e7977a20_0, v000001c6e79773e0_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 32 "$display", "SUB     : A=%d B=%d Y=%d Borrow=%b", v000001c6e7914660_0, v000001c6e7977c00_0, v000001c6e7977a20_0, v000001c6e7977b60_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 35 "$display", "INC     : A=%d Y=%d Car_out=%b", v000001c6e7914660_0, v000001c6e7977a20_0, v000001c6e79773e0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "DEC     : A=%d Y=%d Borrow=%b", v000001c6e7914660_0, v000001c6e7977a20_0, v000001c6e7977b60_0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 41 "$display", "AND     : A=%b B=%b Y=%b", v000001c6e7914660_0, v000001c6e7977c00_0, v000001c6e7977a20_0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 44 "$display", "NOT     : A=%b Y=%b", v000001c6e7914660_0, v000001c6e7977a20_0 {0 0 0};
    %pushi/vec4 153, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 47 "$display", "ROL     : A=%b Y=%b", v000001c6e7914660_0, v000001c6e7977a20_0 {0 0 0};
    %pushi/vec4 153, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 50 "$display", "ROR     : A=%b Y=%b", v000001c6e7914660_0, v000001c6e7977a20_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7914660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c6e7977c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c6e7977ac0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001c6e7977ca0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 53 "$display", "INVALID : Opcode=%d Invalid_op=%b", v000001c6e7977ca0_0, v000001c6e7977160_0 {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ALU.v";
    "ALU.v";
