// Seed: 3536717745
module module_0;
  wire id_2;
  assign id_1 = id_2;
  parameter id_3 = -1;
  assign module_1.id_3 = 0;
  wire id_4, id_5 = id_5, id_6, id_7;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wor id_4
);
  wire id_6;
  bufif0 primCall (id_2, id_4, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3
);
  wire id_5;
  xor primCall (id_1, id_2, id_3, id_5);
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
