

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26'
================================================================
* Date:           Thu Mar 13 12:52:36 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26  |        ?|        ?|        35|          1|          1|     ?|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cc = alloca i32 1" [merged_conv_top.cpp:174]   --->   Operation 38 'alloca' 'cc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rr = alloca i32 1" [merged_conv_top.cpp:173]   --->   Operation 39 'alloca' 'rr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten188 = alloca i32 1"   --->   Operation 40 'alloca' 'indvar_flatten188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ic2 = alloca i32 1" [merged_conv_top.cpp:172]   --->   Operation 41 'alloca' 'ic2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten209 = alloca i32 1"   --->   Operation 42 'alloca' 'indvar_flatten209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 43 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln88_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln88_1"   --->   Operation 44 'read' 'sext_ln88_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast33_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_cast33"   --->   Operation 45 'read' 'p_cast33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln88_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln88_3"   --->   Operation 46 'read' 'sext_ln88_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln88_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln88_2"   --->   Operation 47 'read' 'sext_ln88_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln89_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln89"   --->   Operation 48 'read' 'sext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln172_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln172"   --->   Operation 49 'read' 'zext_ln172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mul_ln89_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln89_2"   --->   Operation 50 'read' 'mul_ln89_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mul_ln172_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln172"   --->   Operation 51 'read' 'mul_ln172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_ln89_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln89_1"   --->   Operation 52 'read' 'add_ln89_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln88_1_cast = sext i32 %sext_ln88_1_read"   --->   Operation 53 'sext' 'sext_ln88_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_cast33_cast = sext i32 %p_cast33_read"   --->   Operation 54 'sext' 'p_cast33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln88_3_cast = sext i32 %sext_ln88_3_read"   --->   Operation 55 'sext' 'sext_ln88_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln88_2_cast = sext i32 %sext_ln88_2_read"   --->   Operation 56 'sext' 'sext_ln88_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln89_cast = sext i32 %sext_ln89_read"   --->   Operation 57 'sext' 'sext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln172_cast = zext i32 %zext_ln172_read"   --->   Operation 58 'zext' 'zext_ln172_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem1, void @empty_15, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_20, void @empty_16, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten209"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln172 = store i31 0, i31 %ic2" [merged_conv_top.cpp:172]   --->   Operation 61 'store' 'store_ln172' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten188"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln173 = store i31 0, i31 %rr" [merged_conv_top.cpp:173]   --->   Operation 63 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln174 = store i31 0, i31 %cc" [merged_conv_top.cpp:174]   --->   Operation 64 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body242"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%cc_1 = load i31 %cc" [merged_conv_top.cpp:174]   --->   Operation 66 'load' 'cc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten188_load = load i64 %indvar_flatten188" [merged_conv_top.cpp:173]   --->   Operation 67 'load' 'indvar_flatten188_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten209_load = load i96 %indvar_flatten209" [merged_conv_top.cpp:172]   --->   Operation 68 'load' 'indvar_flatten209_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem1"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i31 %cc_1" [merged_conv_top.cpp:174]   --->   Operation 70 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.01ns)   --->   "%icmp_ln174 = icmp_slt  i32 %zext_ln174_1, i32 %add_ln89_1_read" [merged_conv_top.cpp:174]   --->   Operation 71 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.33ns)   --->   "%icmp_ln172 = icmp_eq  i96 %indvar_flatten209_load, i96 %mul_ln172_read" [merged_conv_top.cpp:172]   --->   Operation 72 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.33ns)   --->   "%add_ln172_1 = add i96 %indvar_flatten209_load, i96 1" [merged_conv_top.cpp:172]   --->   Operation 73 'add' 'add_ln172_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc274.loopexit, void %VITIS_LOOP_25_2.i.preheader.exitStub" [merged_conv_top.cpp:172]   --->   Operation 74 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%rr_load = load i31 %rr" [merged_conv_top.cpp:172]   --->   Operation 75 'load' 'rr_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.08ns)   --->   "%icmp_ln173 = icmp_eq  i64 %indvar_flatten188_load, i64 %mul_ln89_2_read" [merged_conv_top.cpp:173]   --->   Operation 76 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln172)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.41ns)   --->   "%select_ln172 = select i1 %icmp_ln173, i31 0, i31 %rr_load" [merged_conv_top.cpp:172]   --->   Operation 77 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln173)   --->   "%select_ln172_1 = select i1 %icmp_ln173, i31 0, i31 %cc_1" [merged_conv_top.cpp:172]   --->   Operation 78 'select' 'select_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.01ns)   --->   "%icmp_ln174_1 = icmp_sgt  i32 %add_ln89_1_read, i32 0" [merged_conv_top.cpp:174]   --->   Operation 79 'icmp' 'icmp_ln174_1' <Predicate = (!icmp_ln172)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.17ns)   --->   "%select_ln172_2 = select i1 %icmp_ln173, i1 %icmp_ln174_1, i1 %icmp_ln174" [merged_conv_top.cpp:172]   --->   Operation 80 'select' 'select_ln172_2' <Predicate = (!icmp_ln172)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.00ns)   --->   "%add_ln173 = add i31 %select_ln172, i31 1" [merged_conv_top.cpp:173]   --->   Operation 81 'add' 'add_ln173' <Predicate = (!icmp_ln172)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln173 = select i1 %select_ln172_2, i31 %select_ln172_1, i31 0" [merged_conv_top.cpp:173]   --->   Operation 82 'select' 'select_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.41ns)   --->   "%select_ln173_1 = select i1 %select_ln172_2, i31 %select_ln172, i31 %add_ln173" [merged_conv_top.cpp:173]   --->   Operation 83 'select' 'select_ln173_1' <Predicate = (!icmp_ln172)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [35/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 84 'urem' 'urem_ln173' <Predicate = (!icmp_ln172)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [35/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 85 'urem' 'urem_ln174' <Predicate = (!icmp_ln172)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.00ns)   --->   "%add_ln174 = add i31 %select_ln173, i31 1" [merged_conv_top.cpp:174]   --->   Operation 86 'add' 'add_ln174' <Predicate = (!icmp_ln172)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.08ns)   --->   "%add_ln173_1 = add i64 %indvar_flatten188_load, i64 1" [merged_conv_top.cpp:173]   --->   Operation 87 'add' 'add_ln173_1' <Predicate = (!icmp_ln172)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%select_ln173_2 = select i1 %icmp_ln173, i64 1, i64 %add_ln173_1" [merged_conv_top.cpp:173]   --->   Operation 88 'select' 'select_ln173_2' <Predicate = (!icmp_ln172)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln172 = store i96 %add_ln172_1, i96 %indvar_flatten209" [merged_conv_top.cpp:172]   --->   Operation 89 'store' 'store_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln173 = store i64 %select_ln173_2, i64 %indvar_flatten188" [merged_conv_top.cpp:173]   --->   Operation 90 'store' 'store_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln173 = store i31 %select_ln173_1, i31 %rr" [merged_conv_top.cpp:173]   --->   Operation 91 'store' 'store_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln174 = store i31 %add_ln174, i31 %cc" [merged_conv_top.cpp:174]   --->   Operation 92 'store' 'store_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 6.33>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%ic2_load = load i31 %ic2" [merged_conv_top.cpp:172]   --->   Operation 93 'load' 'ic2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.00ns)   --->   "%add_ln172 = add i31 %ic2_load, i31 1" [merged_conv_top.cpp:172]   --->   Operation 94 'add' 'add_ln172' <Predicate = (icmp_ln173)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.41ns)   --->   "%select_ln172_3 = select i1 %icmp_ln173, i31 %add_ln172, i31 %ic2_load" [merged_conv_top.cpp:172]   --->   Operation 95 'select' 'select_ln172_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i31 %select_ln172_3" [merged_conv_top.cpp:173]   --->   Operation 96 'trunc' 'trunc_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln173, i3 0" [merged_conv_top.cpp:178]   --->   Operation 97 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%ic2_1_cast27 = zext i31 %select_ln172_3" [merged_conv_top.cpp:172]   --->   Operation 98 'zext' 'ic2_1_cast27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.01ns)   --->   "%empty = add i33 %ic2_1_cast27, i33 %zext_ln172_cast" [merged_conv_top.cpp:172]   --->   Operation 99 'add' 'empty' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i33.i10, i33 %empty, i10 0" [merged_conv_top.cpp:172]   --->   Operation 100 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i43 %tmp_40" [merged_conv_top.cpp:173]   --->   Operation 101 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i31 %select_ln173_1" [merged_conv_top.cpp:173]   --->   Operation 102 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i31 %select_ln173_1" [merged_conv_top.cpp:173]   --->   Operation 103 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.41ns)   --->   "%mul_ln173 = mul i63 %zext_ln173_2, i63 2863311531" [merged_conv_top.cpp:173]   --->   Operation 104 'mul' 'mul_ln173' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%udiv_ln2_cast = partselect i9 @_ssdm_op_PartSelect.i9.i63.i32.i32, i63 %mul_ln173, i32 33, i32 41" [merged_conv_top.cpp:178]   --->   Operation 105 'partselect' 'udiv_ln2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.77ns)   --->   "%add_ln178 = add i9 %tmp_s, i9 %udiv_ln2_cast" [merged_conv_top.cpp:178]   --->   Operation 106 'add' 'add_ln178' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln178, i3 0" [merged_conv_top.cpp:178]   --->   Operation 107 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [34/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 108 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.01ns)   --->   "%empty_49 = add i33 %zext_ln173_1, i33 %sext_ln89_cast" [merged_conv_top.cpp:173]   --->   Operation 109 'add' 'empty_49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast31 = sext i33 %empty_49" [merged_conv_top.cpp:173]   --->   Operation 110 'sext' 'p_cast31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (3.41ns)   --->   "%empty_50 = mul i62 %p_cast31, i62 %sext_ln88_2_cast" [merged_conv_top.cpp:173]   --->   Operation 111 'mul' 'empty_50' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln177_1)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %empty_49, i32 32" [merged_conv_top.cpp:173]   --->   Operation 112 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln177_1)   --->   "%rev434 = xor i1 %tmp_42, i1 1" [merged_conv_top.cpp:173]   --->   Operation 113 'xor' 'rev434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.01ns)   --->   "%notrhs = icmp_slt  i33 %empty_49, i33 %sext_ln88_3_cast" [merged_conv_top.cpp:173]   --->   Operation 114 'icmp' 'notrhs' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i31 %select_ln173" [merged_conv_top.cpp:174]   --->   Operation 115 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i31 %select_ln173" [merged_conv_top.cpp:174]   --->   Operation 116 'zext' 'zext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (3.41ns)   --->   "%mul_ln174 = mul i63 %zext_ln174_2, i63 2863311531" [merged_conv_top.cpp:174]   --->   Operation 117 'mul' 'mul_ln174' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%udiv_ln3_cast = partselect i12 @_ssdm_op_PartSelect.i12.i63.i32.i32, i63 %mul_ln174, i32 33, i32 44" [merged_conv_top.cpp:178]   --->   Operation 118 'partselect' 'udiv_ln3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.80ns)   --->   "%add_ln178_1 = add i12 %tmp, i12 %udiv_ln3_cast" [merged_conv_top.cpp:178]   --->   Operation 119 'add' 'add_ln178_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [34/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 120 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.01ns)   --->   "%add_ln176 = add i33 %zext_ln174, i33 %p_cast33_cast" [merged_conv_top.cpp:176]   --->   Operation 121 'add' 'add_ln176' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i33 %add_ln176" [merged_conv_top.cpp:177]   --->   Operation 122 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln177_1)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln176, i32 32" [merged_conv_top.cpp:177]   --->   Operation 123 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln177_1)   --->   "%xor_ln177 = xor i1 %tmp_43, i1 1" [merged_conv_top.cpp:177]   --->   Operation 124 'xor' 'xor_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.01ns)   --->   "%icmp_ln177 = icmp_slt  i33 %add_ln176, i33 %sext_ln88_1_cast" [merged_conv_top.cpp:177]   --->   Operation 125 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln177_1)   --->   "%and_ln177_2 = and i1 %icmp_ln177, i1 %xor_ln177" [merged_conv_top.cpp:177]   --->   Operation 126 'and' 'and_ln177_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln177_1)   --->   "%and_ln177 = and i1 %rev434, i1 %notrhs" [merged_conv_top.cpp:177]   --->   Operation 127 'and' 'and_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln177_1 = and i1 %and_ln177, i1 %and_ln177_2" [merged_conv_top.cpp:177]   --->   Operation 128 'and' 'and_ln177_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %and_ln177_1, void %for.inc268, void %if.then" [merged_conv_top.cpp:177]   --->   Operation 129 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.08ns)   --->   "%add_ln179 = add i62 %sext_ln177, i62 %empty_50" [merged_conv_top.cpp:179]   --->   Operation 130 'add' 'add_ln179' <Predicate = (and_ln177_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln179, i2 0" [merged_conv_top.cpp:179]   --->   Operation 131 'bitconcatenate' 'shl_ln4' <Predicate = (and_ln177_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln179_2 = add i64 %shl_ln4, i64 %input_r_read" [merged_conv_top.cpp:179]   --->   Operation 132 'add' 'add_ln179_2' <Predicate = (and_ln177_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln179_1 = add i64 %add_ln179_2, i64 %zext_ln173" [merged_conv_top.cpp:179]   --->   Operation 133 'add' 'add_ln179_1' <Predicate = (and_ln177_1)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln179_1, i32 2, i32 63" [merged_conv_top.cpp:179]   --->   Operation 134 'partselect' 'trunc_ln8' <Predicate = (and_ln177_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i62 %trunc_ln8" [merged_conv_top.cpp:179]   --->   Operation 135 'sext' 'sext_ln179' <Predicate = (and_ln177_1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%mem1_addr = getelementptr i32 %mem1, i64 %sext_ln179" [merged_conv_top.cpp:179]   --->   Operation 136 'getelementptr' 'mem1_addr' <Predicate = (and_ln177_1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.inc268" [merged_conv_top.cpp:180]   --->   Operation 137 'br' 'br_ln180' <Predicate = (and_ln177_1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln172 = store i31 %select_ln172_3, i31 %ic2" [merged_conv_top.cpp:172]   --->   Operation 138 'store' 'store_ln172' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.body242" [merged_conv_top.cpp:174]   --->   Operation 139 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 140 [33/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 140 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [33/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 141 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [8/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 142 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 143 [32/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 143 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [32/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 144 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [7/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 145 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 146 [31/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 146 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [31/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 147 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [6/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 148 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 149 [30/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 149 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [30/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 150 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [5/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 151 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 152 [29/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 152 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [29/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 153 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [4/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 154 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 155 [28/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 155 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [28/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 156 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [3/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 157 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 158 [27/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 158 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [27/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 159 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [2/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 160 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 161 [26/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 161 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [26/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 162 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/8] (7.30ns)   --->   "%mem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem1_addr, i64 1" [merged_conv_top.cpp:179]   --->   Operation 163 'readreq' 'mem1_load_1_req' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 164 [25/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 164 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [25/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 165 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (7.30ns)   --->   "%mem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem1_addr" [merged_conv_top.cpp:179]   --->   Operation 166 'read' 'mem1_addr_read' <Predicate = (and_ln177_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln179 = bitcast i32 %mem1_addr_read" [merged_conv_top.cpp:179]   --->   Operation 167 'bitcast' 'bitcast_ln179' <Predicate = (and_ln177_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 168 [24/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 168 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [24/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 169 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 170 [23/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 170 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [23/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 171 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 172 [22/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 172 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [22/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 173 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 174 [21/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 174 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [21/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 175 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 176 [20/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 176 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [20/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 177 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 178 [19/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 178 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [19/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 179 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 180 [18/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 180 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [18/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 181 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 182 [17/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 182 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [17/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 183 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 184 [16/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 184 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [16/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 185 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 186 [15/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 186 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [15/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 187 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 188 [14/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 188 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [14/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 189 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 190 [13/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 190 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [13/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 191 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 192 [12/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 192 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [12/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 193 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 194 [11/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 194 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 195 [11/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 195 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 196 [10/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 196 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 197 [10/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 197 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 198 [9/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 198 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 199 [9/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 199 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 200 [8/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 200 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 201 [8/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 201 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 202 [7/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 202 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [7/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 203 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 204 [6/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 204 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [6/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 205 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 206 [5/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 206 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 207 [5/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 207 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 208 [4/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 208 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 209 [4/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 209 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.45>
ST_34 : Operation 210 [3/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 210 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 211 [3/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 211 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.45>
ST_35 : Operation 212 [2/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 212 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 213 [2/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 213 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 255 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.42>

State 36 <SV = 35> <Delay = 3.43>
ST_36 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26_str"   --->   Operation 214 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 215 [1/35] (1.45ns)   --->   "%urem_ln173 = urem i31 %select_ln173_1, i31 3" [merged_conv_top.cpp:173]   --->   Operation 215 'urem' 'urem_ln173' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = trunc i2 %urem_ln173" [merged_conv_top.cpp:173]   --->   Operation 216 'trunc' 'trunc_ln173_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [merged_conv_top.cpp:174]   --->   Operation 217 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i12 %add_ln178_1" [merged_conv_top.cpp:178]   --->   Operation 218 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 219 [1/1] (0.00ns)   --->   "%localIn_addr_1 = getelementptr i32 %localIn, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 219 'getelementptr' 'localIn_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 220 [1/1] (0.00ns)   --->   "%localIn_1_addr_1 = getelementptr i32 %localIn_1, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 220 'getelementptr' 'localIn_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 221 [1/1] (0.00ns)   --->   "%localIn_2_addr_1 = getelementptr i32 %localIn_2, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 221 'getelementptr' 'localIn_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 222 [1/1] (0.00ns)   --->   "%localIn_3_addr_1 = getelementptr i32 %localIn_3, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 222 'getelementptr' 'localIn_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 223 [1/1] (0.00ns)   --->   "%localIn_4_addr_1 = getelementptr i32 %localIn_4, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 223 'getelementptr' 'localIn_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%localIn_5_addr_1 = getelementptr i32 %localIn_5, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 224 'getelementptr' 'localIn_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "%localIn_6_addr_1 = getelementptr i32 %localIn_6, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 225 'getelementptr' 'localIn_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%localIn_7_addr_1 = getelementptr i32 %localIn_7, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 226 'getelementptr' 'localIn_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%localIn_8_addr_1 = getelementptr i32 %localIn_8, i64 0, i64 %zext_ln178" [merged_conv_top.cpp:178]   --->   Operation 227 'getelementptr' 'localIn_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 228 [1/35] (1.45ns)   --->   "%urem_ln174 = urem i31 %select_ln173, i31 3" [merged_conv_top.cpp:174]   --->   Operation 228 'urem' 'urem_ln174' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i2 %urem_ln174" [merged_conv_top.cpp:174]   --->   Operation 229 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.73ns)   --->   "%switch_ln178 = switch i2 %trunc_ln173_1, void %arrayidx2676.case.2, i2 0, void %arrayidx2676.case.0, i2 1, void %arrayidx2676.case.1" [merged_conv_top.cpp:178]   --->   Operation 230 'switch' 'switch_ln178' <Predicate = (and_ln177_1)> <Delay = 0.73>
ST_36 : Operation 231 [1/1] (0.73ns)   --->   "%switch_ln178 = switch i2 %trunc_ln174, void %arrayidx2676.case.2281, i2 0, void %arrayidx2676.case.0279, i2 1, void %arrayidx2676.case.1280" [merged_conv_top.cpp:178]   --->   Operation 231 'switch' 'switch_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1)> <Delay = 0.73>
ST_36 : Operation 232 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_4_addr_1" [merged_conv_top.cpp:178]   --->   Operation 232 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1 & trunc_ln174 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit278" [merged_conv_top.cpp:178]   --->   Operation 233 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1 & trunc_ln174 == 1)> <Delay = 0.00>
ST_36 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_3_addr_1" [merged_conv_top.cpp:178]   --->   Operation 234 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1 & trunc_ln174 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit278" [merged_conv_top.cpp:178]   --->   Operation 235 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1 & trunc_ln174 == 0)> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_5_addr_1" [merged_conv_top.cpp:178]   --->   Operation 236 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1 & trunc_ln174 != 0 & trunc_ln174 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit278" [merged_conv_top.cpp:178]   --->   Operation 237 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1 & trunc_ln174 != 0 & trunc_ln174 != 1)> <Delay = 0.00>
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit" [merged_conv_top.cpp:178]   --->   Operation 238 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 1)> <Delay = 0.00>
ST_36 : Operation 239 [1/1] (0.73ns)   --->   "%switch_ln178 = switch i2 %trunc_ln174, void %arrayidx2676.case.2276, i2 0, void %arrayidx2676.case.0274, i2 1, void %arrayidx2676.case.1275" [merged_conv_top.cpp:178]   --->   Operation 239 'switch' 'switch_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0)> <Delay = 0.73>
ST_36 : Operation 240 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_1_addr_1" [merged_conv_top.cpp:178]   --->   Operation 240 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0 & trunc_ln174 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit273" [merged_conv_top.cpp:178]   --->   Operation 241 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0 & trunc_ln174 == 1)> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_addr_1" [merged_conv_top.cpp:178]   --->   Operation 242 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0 & trunc_ln174 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit273" [merged_conv_top.cpp:178]   --->   Operation 243 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0 & trunc_ln174 == 0)> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_2_addr_1" [merged_conv_top.cpp:178]   --->   Operation 244 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0 & trunc_ln174 != 0 & trunc_ln174 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit273" [merged_conv_top.cpp:178]   --->   Operation 245 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0 & trunc_ln174 != 0 & trunc_ln174 != 1)> <Delay = 0.00>
ST_36 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit" [merged_conv_top.cpp:178]   --->   Operation 246 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 == 0)> <Delay = 0.00>
ST_36 : Operation 247 [1/1] (0.73ns)   --->   "%switch_ln178 = switch i2 %trunc_ln174, void %arrayidx2676.case.2286, i2 0, void %arrayidx2676.case.0284, i2 1, void %arrayidx2676.case.1285" [merged_conv_top.cpp:178]   --->   Operation 247 'switch' 'switch_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1)> <Delay = 0.73>
ST_36 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_7_addr_1" [merged_conv_top.cpp:178]   --->   Operation 248 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1 & trunc_ln174 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit283" [merged_conv_top.cpp:178]   --->   Operation 249 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1 & trunc_ln174 == 1)> <Delay = 0.00>
ST_36 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_6_addr_1" [merged_conv_top.cpp:178]   --->   Operation 250 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1 & trunc_ln174 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit283" [merged_conv_top.cpp:178]   --->   Operation 251 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1 & trunc_ln174 == 0)> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln178 = store i32 %bitcast_ln179, i12 %localIn_8_addr_1" [merged_conv_top.cpp:178]   --->   Operation 252 'store' 'store_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1 & trunc_ln174 != 0 & trunc_ln174 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit283" [merged_conv_top.cpp:178]   --->   Operation 253 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1 & trunc_ln174 != 0 & trunc_ln174 != 1)> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln178 = br void %arrayidx2676.exit" [merged_conv_top.cpp:178]   --->   Operation 254 'br' 'br_ln178' <Predicate = (and_ln177_1 & trunc_ln173_1 != 0 & trunc_ln173_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 96 bit ('indvar_flatten209') [25]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten209' [43]  (0.427 ns)

 <State 2>: 4.385ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten188_load', merged_conv_top.cpp:173) on local variable 'indvar_flatten188' [51]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln173', merged_conv_top.cpp:173) [64]  (1.085 ns)
	'select' operation 31 bit ('select_ln172', merged_conv_top.cpp:172) [65]  (0.418 ns)
	'add' operation 31 bit ('add_ln173', merged_conv_top.cpp:173) [71]  (1.006 ns)
	'select' operation 31 bit ('select_ln173_1', merged_conv_top.cpp:173) [73]  (0.418 ns)
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 3>: 6.338ns
The critical path consists of the following:
	'add' operation 33 bit ('empty_49', merged_conv_top.cpp:173) [87]  (1.016 ns)
	'mul' operation 62 bit ('empty_50', merged_conv_top.cpp:173) [89]  (3.415 ns)
	'add' operation 62 bit ('add_ln179', merged_conv_top.cpp:179) [121]  (1.088 ns)
	'add' operation 64 bit ('add_ln179_2', merged_conv_top.cpp:179) [123]  (0.000 ns)
	'add' operation 64 bit ('add_ln179_1', merged_conv_top.cpp:179) [124]  (0.819 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem1_load_1_req', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [128]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('mem1_addr_read', merged_conv_top.cpp:179) on port 'mem1' (merged_conv_top.cpp:179) [129]  (7.300 ns)

 <State 13>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 14>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 15>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 16>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 17>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 18>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 19>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 20>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 21>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 22>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 23>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 24>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 25>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 26>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 27>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 28>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 29>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 30>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 31>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 32>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 33>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 34>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 35>: 1.458ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln173', merged_conv_top.cpp:173) [85]  (1.458 ns)

 <State 36>: 3.431ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln174', merged_conv_top.cpp:174) [109]  (1.458 ns)
	'store' operation 0 bit ('store_ln178', merged_conv_top.cpp:178) of variable 'bitcast_ln179', merged_conv_top.cpp:179 on array 'localIn_4' [135]  (1.237 ns)
	blocking operation 0.735125 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
