Reading pref.tcl

# 10.6b

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L secureip $m work.glbl}
start uart_testbench
# vsim -L unisims_ver -L unimacro_ver -L secureip uart_testbench work.glbl 
# Start time: 17:55:34 on Sep 27,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 10.6b May 25 2017Linux 2.6.32-754.3.5.el6.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.uart_testbench(fast)
# Loading work.uart(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_receiver(fast)
# Loading work.glbl(fast)
add wave uart_testbench/*
add wave uart_testbench/off_chip_uart/*
add wave uart_testbench/off_chip_uart/uareceive/*
add wave uart_testbench/off_chip_uart/uatransmit/*
add wave uart_testbench/on_chip_uart/*
add wave uart_testbench/on_chip_uart/uareceive/*
add wave uart_testbench/on_chip_uart/uatransmit/*
run 100ms
# Test Successful
# ** Note: $finish    : ../../lab5.srcs/sources_1/new/uart_testbench.v(120)
#    Time: 87116 ns  Iteration: 1  Instance: /uart_testbench
# End time: 17:55:35 on Sep 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
