Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 11 16:22:26 2021
| Host         : DESKTOP-RPQ2DOT running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_simple_methodology_drc_routed.rpt -pb top_simple_methodology_drc_routed.pb -rpx top_simple_methodology_drc_routed.rpx
| Design       : top_simple
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 219
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 17         |
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal      | 9          |
| SYNTH-12  | Warning  | DSP input not registered                        | 15         |
| TIMING-16 | Warning  | Large setup violation                           | 173        |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction     | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X77Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X76Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X74Y41 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X78Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X72Y41 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X73Y38 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X74Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X69Y38 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4] in site SLICE_X68Y38 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5] in site SLICE_X75Y38 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[6] in site SLICE_X70Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[7] in site SLICE_X70Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[8] in site SLICE_X71Y38 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[9] in site SLICE_X72Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X78Y35 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X79Y34 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X78Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance conv_layer3/conv_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer2/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[0].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#8 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[1].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#9 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pool_layer4/pool_controller/genblk1[0].br_coupler/genblk1[2].BRAM/mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[0].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[1].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#3 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[2].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#4 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[3].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#5 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[4].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#6 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[5].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#7 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[6].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#8 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[7].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#9 Warning
DSP input not registered  
DSP instance conv_layer1/genblk1[0].MA/genblk1[8].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#10 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[0].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#11 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[1].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#12 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[2].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#13 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[3].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#14 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[7].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#15 Warning
DSP input not registered  
DSP instance conv_layer3/genblk1[0].MA/genblk1[8].inputMulti/product_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1069]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between pool_layer2/pool_controller/control_registers_reg[0][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/dataSet_reg[0][3][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between pool_layer2/pool_controller/control_registers_reg[0][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/dataSet_reg[0][4][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between pool_layer2/pool_controller/control_registers_reg[0][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/dataSet_reg[0][4][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between pool_layer2/pool_controller/control_registers_reg[0][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/dataSet_reg[0][5][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between pool_layer2/pool_controller/control_registers_reg[0][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/dataSet_reg[0][6][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1066]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1066]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.414 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1066]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1066]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.522 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.529 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1064]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1065]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i_reg[1049]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.654 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.654 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.671 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.692 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.699 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.734 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.742 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.762 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.762 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.842 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.884 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.898 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.932 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.942 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.981 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.981 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/s_axi_rdata_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.002 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.011 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.013 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.014 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.015 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.052 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i_reg[1066]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.062 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.095 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.163 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.181 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.236 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.238 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.244 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.272 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.286 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -2.294 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state_reg[m_valid_i]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -2.332 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -2.335 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.355 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -2.434 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -2.446 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -2.448 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -2.519 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer3/conv_controller/s_axi_rdata_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -2.557 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -2.592 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -2.593 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i_reg[1061]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/s_axi_rdata_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -2.613 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -2.635 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -2.725 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -2.732 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -2.755 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -2.776 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -2.783 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -2.787 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -2.792 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -2.836 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -2.841 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1062]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.272 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.524 ns between nolabel_line46/design_2_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i_reg[1063]/C (clocked by clk_fpga_0) and conv_layer1/conv_controller/s_axi_rdata_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -9.142 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -9.328 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -9.328 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -9.332 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -9.337 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -9.383 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -9.387 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -9.387 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -9.387 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -9.389 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -9.390 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -9.437 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -9.440 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -9.445 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -9.447 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -9.449 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -9.451 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -9.453 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -9.456 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -9.458 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -9.458 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -9.465 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -9.467 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -9.470 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -9.508 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -9.509 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -9.510 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -9.511 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -9.520 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -9.525 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -9.528 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -9.534 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -9.535 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -9.606 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -9.611 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -9.613 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -9.623 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -9.626 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -9.627 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -9.628 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -9.628 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -9.644 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -9.678 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -9.680 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -9.684 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -9.688 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -9.689 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -9.701 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -9.706 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -9.712 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -9.719 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -9.721 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -9.763 ns between pool_layer2/pool_controller/dataSet_reg[0][3][0]/C (clocked by clk_fpga_0) and pool_layer2/pool_controller/avg_buff_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -9.770 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -9.773 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -9.773 ns between pool_layer4/pool_controller/dataSet_reg[0][4][11]/C (clocked by clk_fpga_0) and pool_layer4/pool_controller/avg_buff_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1680 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


