<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_nlp</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>43.996</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>125925</Best-caseLatency>
            <Average-caseLatency>125925</Average-caseLatency>
            <Worst-caseLatency>125925</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.540 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.540 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.540 ms</Worst-caseRealTimeLatency>
            <Interval-min>125926</Interval-min>
            <Interval-max>125926</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_301_2>
                <TripCount>10</TripCount>
                <Latency>24300</Latency>
                <AbsoluteTimeLatency>1069102</AbsoluteTimeLatency>
                <IterationLatency>2430</IterationLatency>
            </VITIS_LOOP_301_2>
            <VITIS_LOOP_322_1>
                <TripCount>5</TripCount>
                <Latency>8185</Latency>
                <AbsoluteTimeLatency>360107</AbsoluteTimeLatency>
                <IterationLatency>1637</IterationLatency>
            </VITIS_LOOP_322_1>
            <VITIS_LOOP_360_2>
                <TripCount>10</TripCount>
                <Latency>72460</Latency>
                <AbsoluteTimeLatency>3187950</AbsoluteTimeLatency>
                <IterationLatency>7246</IterationLatency>
            </VITIS_LOOP_360_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1482</BRAM_18K>
            <DSP>591</DSP>
            <FF>260336</FF>
            <LUT>374068</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWVALID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWREADY</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWADDR</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWLEN</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWSIZE</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWBURST</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWLOCK</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWCACHE</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWPROT</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWQOS</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWREGION</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_AWUSER</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_WVALID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_WREADY</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_WDATA</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_WSTRB</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_WLAST</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_WID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_WUSER</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARVALID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARREADY</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARADDR</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARLEN</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARSIZE</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARBURST</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARLOCK</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARCACHE</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARPROT</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARQOS</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARREGION</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_ARUSER</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_RVALID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_RREADY</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_RDATA</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_RLAST</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_RID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_RUSER</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_RRESP</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_BVALID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_BREADY</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_BRESP</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_BID</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_A_BUSER</name>
            <Object>kernel_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWVALID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWREADY</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWADDR</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWLEN</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWSIZE</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWBURST</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWLOCK</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWCACHE</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWPROT</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWQOS</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWREGION</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_AWUSER</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_WVALID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_WREADY</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_WDATA</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_WSTRB</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_WLAST</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_WID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_WUSER</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARVALID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARREADY</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARADDR</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARLEN</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARSIZE</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARBURST</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARLOCK</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARCACHE</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARPROT</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARQOS</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARREGION</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_ARUSER</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_RVALID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_RREADY</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_RDATA</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_RLAST</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_RID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_RUSER</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_RRESP</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_BVALID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_BREADY</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_BRESP</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_BID</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u1_BUSER</name>
            <Object>kernel_u1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWVALID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWREADY</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWADDR</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWLEN</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWSIZE</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWBURST</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWLOCK</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWCACHE</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWPROT</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWQOS</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWREGION</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_AWUSER</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_WVALID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_WREADY</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_WDATA</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_WSTRB</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_WLAST</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_WID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_WUSER</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARVALID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARREADY</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARADDR</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARLEN</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARSIZE</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARBURST</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARLOCK</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARCACHE</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARPROT</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARQOS</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARREGION</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_ARUSER</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_RVALID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_RREADY</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_RDATA</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_RLAST</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_RID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_RUSER</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_RRESP</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_BVALID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_BREADY</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_BRESP</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_BID</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e1_BUSER</name>
            <Object>kernel_e1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWVALID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWREADY</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWADDR</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWLEN</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWSIZE</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWBURST</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWLOCK</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWCACHE</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWPROT</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWQOS</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWREGION</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_AWUSER</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_WVALID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_WREADY</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_WDATA</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_WSTRB</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_WLAST</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_WID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_WUSER</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARVALID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARREADY</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARADDR</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARLEN</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARSIZE</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARBURST</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARLOCK</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARCACHE</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARPROT</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARQOS</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARREGION</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_ARUSER</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_RVALID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_RREADY</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_RDATA</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_RLAST</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_RID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_RUSER</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_RRESP</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_BVALID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_BREADY</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_BRESP</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_BID</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_u2_BUSER</name>
            <Object>kernel_u2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWVALID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWREADY</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWADDR</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWLEN</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWSIZE</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWBURST</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWLOCK</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWCACHE</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWPROT</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWQOS</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWREGION</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_AWUSER</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_WVALID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_WREADY</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_WDATA</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_WSTRB</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_WLAST</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_WID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_WUSER</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARVALID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARREADY</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARADDR</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARLEN</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARSIZE</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARBURST</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARLOCK</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARCACHE</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARPROT</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARQOS</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARREGION</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_ARUSER</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_RVALID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_RREADY</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_RDATA</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_RLAST</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_RID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_RUSER</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_RRESP</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_BVALID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_BREADY</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_BRESP</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_BID</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_e2_BUSER</name>
            <Object>kernel_e2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWVALID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWREADY</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWADDR</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWLEN</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWSIZE</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWBURST</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWLOCK</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWCACHE</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWPROT</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWQOS</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWREGION</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_AWUSER</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_WVALID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_WREADY</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_WDATA</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_WSTRB</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_WLAST</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_WID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_WUSER</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARVALID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARREADY</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARADDR</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARLEN</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARSIZE</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARBURST</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARLOCK</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARCACHE</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARPROT</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARQOS</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARREGION</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_ARUSER</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_RVALID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_RREADY</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_RDATA</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_RLAST</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_RID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_RUSER</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_RRESP</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_BVALID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_BREADY</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_BRESP</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_BID</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_w_BUSER</name>
            <Object>kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWVALID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWREADY</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWADDR</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWLEN</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWSIZE</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWBURST</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWLOCK</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWCACHE</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWPROT</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWQOS</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWREGION</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_AWUSER</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_WVALID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_WREADY</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_WDATA</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_WSTRB</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_WLAST</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_WID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_WUSER</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARVALID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARREADY</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARADDR</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARLEN</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARSIZE</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARBURST</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARLOCK</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARCACHE</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARPROT</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARQOS</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARREGION</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_ARUSER</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_RVALID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_RREADY</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_RDATA</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_RLAST</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_RID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_RUSER</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_RRESP</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_BVALID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_BREADY</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_BRESP</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_BID</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_x_BUSER</name>
            <Object>kernel_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWVALID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWREADY</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWADDR</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWLEN</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWSIZE</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWBURST</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWLOCK</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWCACHE</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWPROT</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWQOS</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWREGION</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_AWUSER</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_WVALID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_WREADY</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_WDATA</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_WSTRB</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_WLAST</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_WID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_WUSER</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARVALID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARREADY</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARADDR</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARLEN</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARSIZE</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARBURST</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARLOCK</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARCACHE</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARPROT</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARQOS</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARREGION</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_ARUSER</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_RVALID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_RREADY</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_RDATA</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_RLAST</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_RID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_RUSER</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_RRESP</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_BVALID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_BREADY</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_BRESP</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_BID</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_y_BUSER</name>
            <Object>kernel_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWVALID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWREADY</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWADDR</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWLEN</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWSIZE</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWBURST</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWLOCK</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWCACHE</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWPROT</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWQOS</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWREGION</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_AWUSER</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_WVALID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_WREADY</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_WDATA</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_WSTRB</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_WLAST</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_WID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_WUSER</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARVALID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARREADY</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARADDR</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARLEN</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARSIZE</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARBURST</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARLOCK</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARCACHE</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARPROT</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARQOS</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARREGION</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_ARUSER</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_RVALID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_RREADY</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_RDATA</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1024</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_RLAST</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_RID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_RUSER</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_RRESP</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_BVALID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_BREADY</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_BRESP</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_BID</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_z_BUSER</name>
            <Object>kernel_z</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_nlp</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_14_1_fu_9889</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>9889</ID>
                    <BindInstances>add_ln14_1_fu_374_p2 add_ln14_fu_652_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_37_1_fu_9904</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_37_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>9904</ID>
                    <BindInstances>add_ln37_1_fu_1118_p2 mul_mul_9ns_10ns_19_4_1_U12 mul_mul_9ns_10ns_19_4_1_U13 mul_mul_9ns_10ns_19_4_1_U14 mul_mul_9ns_10ns_19_4_1_U15 mul_mul_9ns_10ns_19_4_1_U16 mul_mul_9ns_10ns_19_4_1_U17 mul_mul_9ns_10ns_19_4_1_U18 mul_mul_9ns_10ns_19_4_1_U19 mul_mul_9ns_10ns_19_4_1_U20 mul_mul_9ns_10ns_19_4_1_U21 mul_mul_9ns_10ns_19_4_1_U22 mul_mul_9ns_10ns_19_4_1_U23 mul_mul_9ns_10ns_19_4_1_U24 mul_mul_9ns_10ns_19_4_1_U25 mul_mul_9ns_10ns_19_4_1_U26 mul_mul_9ns_10ns_19_4_1_U27 add_ln37_fu_1136_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_9951</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>9951</ID>
                    <BindInstances>add_ln60_1_fu_5046_p2 add_ln60_fu_5263_p2 sub_ln64_fu_5459_p2 mul_mul_9ns_10ns_19_4_1_U73 add_ln64_fu_5861_p2 add_ln64_1_fu_5881_p2 mul_mul_9ns_10ns_19_4_1_U74 add_ln65_fu_5918_p2 add_ln65_1_fu_5938_p2 mul_mul_9ns_10ns_19_4_1_U75 add_ln66_fu_5975_p2 add_ln66_1_fu_5995_p2 mul_mul_9ns_10ns_19_4_1_U76 add_ln67_fu_6032_p2 add_ln67_1_fu_6052_p2 mul_mul_9ns_10ns_19_4_1_U77 add_ln68_fu_6089_p2 add_ln68_1_fu_6109_p2 mul_mul_9ns_10ns_19_4_1_U78 add_ln69_fu_6146_p2 add_ln69_1_fu_6166_p2 mul_mul_9ns_10ns_19_4_1_U79 add_ln70_fu_6203_p2 add_ln70_1_fu_6223_p2 mul_mul_9ns_10ns_19_4_1_U80 add_ln71_fu_6260_p2 add_ln71_1_fu_6280_p2 mul_mul_9ns_10ns_19_4_1_U81 add_ln72_fu_6317_p2 add_ln72_1_fu_6337_p2 mul_mul_9ns_10ns_19_4_1_U82 add_ln73_fu_6374_p2 add_ln73_1_fu_6394_p2 mul_mul_9ns_10ns_19_4_1_U83 add_ln74_fu_6431_p2 add_ln74_1_fu_6451_p2 mul_mul_9ns_10ns_19_4_1_U84 add_ln75_fu_6488_p2 add_ln75_1_fu_6508_p2 mul_mul_9ns_10ns_19_4_1_U85 add_ln76_fu_6545_p2 add_ln76_1_fu_6565_p2 mul_mul_9ns_10ns_19_4_1_U86 add_ln77_fu_6602_p2 add_ln77_1_fu_6622_p2 mul_mul_9ns_10ns_19_4_1_U87 add_ln78_fu_6659_p2 add_ln78_1_fu_6679_p2 mul_mul_9ns_10ns_19_4_1_U88 add_ln79_fu_6716_p2 add_ln79_1_fu_6736_p2 add_ln61_fu_5081_p2 add_ln61_1_fu_5087_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_85_1_fu_10278</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_85_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>10278</ID>
                    <BindInstances>add_ln85_1_fu_374_p2 add_ln85_fu_652_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_108_1_fu_10293</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_108_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>10293</ID>
                    <BindInstances>add_ln108_1_fu_6120_p2 add_ln108_fu_6267_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_131_1_fu_10700</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_131_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>10700</ID>
                    <BindInstances>add_ln131_1_fu_374_p2 add_ln131_fu_652_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_154_1_fu_10715</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_154_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>10715</ID>
                    <BindInstances>add_ln154_1_fu_6120_p2 add_ln154_fu_6267_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_177_1_fu_11122</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_177_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>11122</ID>
                    <BindInstances>add_ln177_1_fu_374_p2 add_ln177_fu_652_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_200_1_fu_11137</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_200_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>11137</ID>
                    <BindInstances>add_ln200_1_fu_374_p2 add_ln200_fu_652_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_302_3_fu_11152</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_302_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>11152</ID>
                    <BindInstances>add_ln302_fu_6743_p2 sub_ln310_fu_6872_p2 add_ln310_fu_8662_p2 add_ln310_1_fu_6878_p2 add_ln310_2_fu_6891_p2 add_ln310_3_fu_6904_p2 add_ln310_4_fu_6917_p2 add_ln310_5_fu_6930_p2 add_ln310_6_fu_6943_p2 add_ln310_7_fu_6956_p2 add_ln310_8_fu_7108_p2 add_ln310_9_fu_7120_p2 add_ln310_10_fu_7132_p2 add_ln310_11_fu_7144_p2 add_ln310_12_fu_7156_p2 add_ln310_13_fu_7168_p2 add_ln310_14_fu_7180_p2 add_ln310_15_fu_7626_p2 add_ln310_16_fu_7638_p2 add_ln310_17_fu_7650_p2 add_ln310_18_fu_7662_p2 add_ln310_19_fu_7674_p2 add_ln310_20_fu_7686_p2 add_ln310_21_fu_7698_p2 add_ln310_22_fu_8144_p2 add_ln310_23_fu_8156_p2 add_ln310_24_fu_8168_p2 add_ln310_25_fu_8180_p2 add_ln310_26_fu_8192_p2 add_ln310_27_fu_8204_p2 add_ln310_28_fu_8216_p2 add_ln310_29_fu_8674_p2 add_ln310_30_fu_8686_p2 add_ln310_31_fu_8698_p2 add_ln310_32_fu_8710_p2 add_ln310_33_fu_8722_p2 add_ln310_34_fu_8734_p2 add_ln310_35_fu_8746_p2 add_ln310_36_fu_9204_p2 add_ln310_37_fu_9216_p2 add_ln310_38_fu_9228_p2 add_ln310_39_fu_9240_p2 add_ln310_40_fu_8758_p2 add_ln310_41_fu_6976_p2 add_ln310_42_fu_6989_p2 add_ln310_43_fu_7002_p2 add_ln310_44_fu_7015_p2 add_ln310_45_fu_7028_p2 add_ln310_46_fu_7041_p2 add_ln310_47_fu_7054_p2 add_ln310_48_fu_7192_p2 add_ln310_49_fu_7204_p2 add_ln310_50_fu_7216_p2 add_ln310_51_fu_7228_p2 add_ln310_52_fu_7240_p2 add_ln310_53_fu_7252_p2 add_ln310_54_fu_7264_p2 add_ln310_55_fu_7710_p2 add_ln310_56_fu_7722_p2 add_ln310_57_fu_7734_p2 add_ln310_58_fu_7746_p2 add_ln310_59_fu_7758_p2 add_ln310_60_fu_7770_p2 add_ln310_61_fu_7782_p2 add_ln310_62_fu_8228_p2 add_ln310_63_fu_8240_p2 add_ln310_64_fu_8252_p2 add_ln310_65_fu_8264_p2 add_ln310_66_fu_8276_p2 add_ln310_67_fu_8288_p2 add_ln310_68_fu_8300_p2 add_ln310_69_fu_8770_p2 add_ln310_70_fu_8782_p2 add_ln310_71_fu_8794_p2 add_ln310_72_fu_8806_p2 add_ln310_73_fu_8818_p2 add_ln310_74_fu_8830_p2 add_ln310_75_fu_8842_p2 add_ln310_76_fu_9252_p2 add_ln310_77_fu_9264_p2 add_ln310_78_fu_9276_p2 add_ln310_79_fu_9288_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_344_2_fu_11658</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_344_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>11658</ID>
                    <BindInstances>add_ln344_fu_11022_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_324_3_fu_12470</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_324_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>12470</ID>
                    <BindInstances>add_ln324_fu_8877_p2 sub_ln332_fu_8895_p2 add_ln332_fu_8901_p2 add_ln332_1_fu_10209_p2 add_ln332_2_fu_10219_p2 add_ln332_3_fu_10229_p2 add_ln332_4_fu_10239_p2 add_ln332_5_fu_10249_p2 add_ln332_6_fu_10259_p2 add_ln332_7_fu_10269_p2 add_ln332_8_fu_10279_p2 add_ln332_9_fu_10289_p2 add_ln332_10_fu_8913_p2 add_ln332_11_fu_8925_p2 add_ln332_12_fu_8937_p2 add_ln332_13_fu_8949_p2 add_ln332_14_fu_8961_p2 add_ln332_15_fu_8973_p2 add_ln332_16_fu_8985_p2 add_ln332_17_fu_8997_p2 add_ln332_18_fu_9009_p2 add_ln332_19_fu_9021_p2 add_ln332_20_fu_9033_p2 add_ln332_21_fu_9045_p2 add_ln332_22_fu_9057_p2 add_ln332_23_fu_9069_p2 add_ln332_24_fu_9081_p2 add_ln332_25_fu_9093_p2 add_ln332_26_fu_9105_p2 add_ln332_27_fu_9117_p2 add_ln332_28_fu_9129_p2 add_ln332_29_fu_10299_p2 add_ln332_30_fu_9141_p2 add_ln332_31_fu_9153_p2 add_ln332_32_fu_9165_p2 add_ln332_33_fu_9177_p2 add_ln332_34_fu_9189_p2 add_ln332_35_fu_9201_p2 add_ln332_36_fu_9213_p2 add_ln332_37_fu_9225_p2 add_ln332_38_fu_9237_p2 add_ln332_39_fu_9249_p2 add_ln332_40_fu_10309_p2 add_ln332_41_fu_10319_p2 add_ln332_42_fu_10329_p2 add_ln332_43_fu_10339_p2 add_ln332_44_fu_10349_p2 add_ln332_45_fu_10359_p2 add_ln332_46_fu_10369_p2 add_ln332_47_fu_10379_p2 add_ln332_48_fu_10389_p2 add_ln332_49_fu_10399_p2 add_ln332_50_fu_10409_p2 add_ln332_51_fu_10419_p2 add_ln332_52_fu_10429_p2 add_ln332_53_fu_10439_p2 add_ln332_54_fu_10449_p2 add_ln332_55_fu_9261_p2 add_ln332_56_fu_9273_p2 add_ln332_57_fu_10459_p2 add_ln332_58_fu_10469_p2 add_ln332_59_fu_10479_p2 add_ln332_60_fu_10489_p2 add_ln332_61_fu_10499_p2 add_ln332_62_fu_10509_p2 add_ln332_63_fu_10519_p2 add_ln332_64_fu_10529_p2 add_ln332_65_fu_10539_p2 add_ln332_66_fu_10549_p2 add_ln332_67_fu_10559_p2 add_ln332_68_fu_10569_p2 add_ln332_69_fu_10579_p2 add_ln332_70_fu_10589_p2 add_ln332_71_fu_10599_p2 add_ln332_72_fu_10609_p2 add_ln332_73_fu_10619_p2 add_ln332_74_fu_10629_p2 add_ln332_75_fu_10639_p2 add_ln332_76_fu_10649_p2 add_ln332_77_fu_10659_p2 add_ln332_78_fu_10669_p2 add_ln332_79_fu_10679_p2 add_ln332_80_fu_9292_p2 add_ln332_81_fu_10689_p2 add_ln332_82_fu_10699_p2 add_ln332_83_fu_10709_p2 add_ln332_84_fu_10719_p2 add_ln332_85_fu_10729_p2 add_ln332_86_fu_10739_p2 add_ln332_87_fu_10749_p2 add_ln332_88_fu_10759_p2 add_ln332_89_fu_10769_p2 add_ln332_90_fu_9304_p2 add_ln332_91_fu_9316_p2 add_ln332_92_fu_9328_p2 add_ln332_93_fu_9340_p2 add_ln332_94_fu_9352_p2 add_ln332_95_fu_9364_p2 add_ln332_96_fu_9376_p2 add_ln332_97_fu_9388_p2 add_ln332_98_fu_9400_p2 add_ln332_99_fu_9412_p2 add_ln332_100_fu_9424_p2 add_ln332_101_fu_9436_p2 add_ln332_102_fu_9448_p2 add_ln332_103_fu_9460_p2 add_ln332_104_fu_9472_p2 add_ln332_105_fu_9484_p2 add_ln332_106_fu_9496_p2 add_ln332_107_fu_9508_p2 add_ln332_108_fu_9520_p2 add_ln332_109_fu_10779_p2 add_ln332_110_fu_9532_p2 add_ln332_111_fu_9544_p2 add_ln332_112_fu_9556_p2 add_ln332_113_fu_9568_p2 add_ln332_114_fu_9580_p2 add_ln332_115_fu_9592_p2 add_ln332_116_fu_9604_p2 add_ln332_117_fu_9616_p2 add_ln332_118_fu_9628_p2 add_ln332_119_fu_9640_p2 add_ln332_120_fu_10789_p2 add_ln332_121_fu_10799_p2 add_ln332_122_fu_10809_p2 add_ln332_123_fu_10819_p2 add_ln332_124_fu_10829_p2 add_ln332_125_fu_10839_p2 add_ln332_126_fu_10849_p2 add_ln332_127_fu_10859_p2 add_ln332_128_fu_10869_p2 add_ln332_129_fu_10879_p2 add_ln332_130_fu_10889_p2 add_ln332_131_fu_10899_p2 add_ln332_132_fu_10909_p2 add_ln332_133_fu_10919_p2 add_ln332_134_fu_10929_p2 add_ln332_135_fu_9652_p2 add_ln332_136_fu_9664_p2 add_ln332_137_fu_10939_p2 add_ln332_138_fu_10949_p2 add_ln332_139_fu_10959_p2 add_ln332_140_fu_10969_p2 add_ln332_141_fu_10979_p2 add_ln332_142_fu_10989_p2 add_ln332_143_fu_10999_p2 add_ln332_144_fu_11009_p2 add_ln332_145_fu_11019_p2 add_ln332_146_fu_11029_p2 add_ln332_147_fu_11039_p2 add_ln332_148_fu_11049_p2 add_ln332_149_fu_11059_p2 add_ln332_150_fu_11069_p2 add_ln332_151_fu_11079_p2 add_ln332_152_fu_11089_p2 add_ln332_153_fu_11099_p2 add_ln332_154_fu_11109_p2 add_ln332_155_fu_11119_p2 add_ln332_156_fu_11129_p2 add_ln332_157_fu_11139_p2 add_ln332_158_fu_11149_p2 add_ln332_159_fu_11159_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_361_3_fu_13044</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_361_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13044</ID>
                    <BindInstances>add_ln361_fu_7223_p2 sub_ln369_fu_6089_p2 add_ln369_fu_6095_p2 add_ln369_1_fu_6109_p2 add_ln369_2_fu_6123_p2 add_ln369_3_fu_6137_p2 add_ln369_4_fu_6151_p2 add_ln369_5_fu_6165_p2 add_ln369_6_fu_6179_p2 add_ln369_7_fu_6193_p2 add_ln369_8_fu_6207_p2 add_ln369_9_fu_6221_p2 add_ln369_10_fu_6235_p2 add_ln369_11_fu_6249_p2 add_ln369_12_fu_6263_p2 add_ln369_13_fu_6277_p2 add_ln369_14_fu_6291_p2 add_ln369_15_fu_6305_p2 add_ln369_16_fu_6319_p2 add_ln369_17_fu_6333_p2 add_ln369_18_fu_6347_p2 add_ln369_19_fu_6361_p2 add_ln369_20_fu_6375_p2 add_ln369_21_fu_6389_p2 add_ln369_22_fu_6403_p2 add_ln369_23_fu_6417_p2 add_ln369_24_fu_6431_p2 add_ln369_25_fu_6445_p2 add_ln369_26_fu_6459_p2 add_ln369_27_fu_6473_p2 add_ln369_28_fu_6487_p2 add_ln369_29_fu_6501_p2 add_ln369_30_fu_6515_p2 add_ln369_31_fu_6529_p2 add_ln369_32_fu_6543_p2 add_ln369_33_fu_6557_p2 add_ln369_34_fu_6571_p2 add_ln369_35_fu_6585_p2 add_ln369_36_fu_6599_p2 add_ln369_37_fu_6613_p2 add_ln369_38_fu_6627_p2 add_ln369_39_fu_6641_p2 add_ln369_40_fu_6663_p2 add_ln369_41_fu_6677_p2 add_ln369_42_fu_6691_p2 add_ln369_43_fu_6705_p2 add_ln369_44_fu_6719_p2 add_ln369_45_fu_6733_p2 add_ln369_46_fu_6747_p2 add_ln369_47_fu_6761_p2 add_ln369_48_fu_6775_p2 add_ln369_49_fu_6789_p2 add_ln369_50_fu_6803_p2 add_ln369_51_fu_6817_p2 add_ln369_52_fu_6831_p2 add_ln369_53_fu_6845_p2 add_ln369_54_fu_6859_p2 add_ln369_55_fu_6873_p2 add_ln369_56_fu_6887_p2 add_ln369_57_fu_6901_p2 add_ln369_58_fu_6915_p2 add_ln369_59_fu_6929_p2 add_ln369_60_fu_6943_p2 add_ln369_61_fu_6957_p2 add_ln369_62_fu_6971_p2 add_ln369_63_fu_6985_p2 add_ln369_64_fu_6999_p2 add_ln369_65_fu_7013_p2 add_ln369_66_fu_7027_p2 add_ln369_67_fu_7041_p2 add_ln369_68_fu_7055_p2 add_ln369_69_fu_7069_p2 add_ln369_70_fu_7083_p2 add_ln369_71_fu_7097_p2 add_ln369_72_fu_7111_p2 add_ln369_73_fu_7125_p2 add_ln369_74_fu_7139_p2 add_ln369_75_fu_7153_p2 add_ln369_76_fu_7167_p2 add_ln369_77_fu_7181_p2 add_ln369_78_fu_7195_p2 add_ln369_79_fu_7209_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2_fu_13461</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13461</ID>
                    <BindInstances>add_ln223_1_fu_5713_p2 add_ln223_fu_5924_p2 sub_ln227_fu_5966_p2 mul_mul_9ns_10ns_19_4_1_U3600 add_ln227_fu_6000_p2 add_ln227_1_fu_6020_p2 mul_mul_9ns_10ns_19_4_1_U3601 add_ln228_fu_6057_p2 add_ln228_1_fu_6077_p2 mul_mul_9ns_10ns_19_4_1_U3602 add_ln229_fu_6114_p2 add_ln229_1_fu_6134_p2 mul_mul_9ns_10ns_19_4_1_U3603 add_ln230_fu_6171_p2 add_ln230_1_fu_6191_p2 mul_mul_9ns_10ns_19_4_1_U3604 add_ln231_fu_6228_p2 add_ln231_1_fu_6248_p2 mul_mul_9ns_10ns_19_4_1_U3605 add_ln232_fu_6285_p2 add_ln232_1_fu_6305_p2 mul_mul_9ns_10ns_19_4_1_U3606 add_ln233_fu_6342_p2 add_ln233_1_fu_6362_p2 mul_mul_9ns_10ns_19_4_1_U3607 add_ln234_fu_6399_p2 add_ln234_1_fu_6419_p2 mul_mul_9ns_10ns_19_4_1_U3608 add_ln235_fu_6456_p2 add_ln235_1_fu_6476_p2 mul_mul_9ns_10ns_19_4_1_U3609 add_ln236_fu_6513_p2 add_ln236_1_fu_6533_p2 mul_mul_9ns_10ns_19_4_1_U3610 add_ln237_fu_6570_p2 add_ln237_1_fu_6590_p2 mul_mul_9ns_10ns_19_4_1_U3611 add_ln238_fu_6627_p2 add_ln238_1_fu_6647_p2 mul_mul_9ns_10ns_19_4_1_U3612 add_ln239_fu_6684_p2 add_ln239_1_fu_6704_p2 mul_mul_9ns_10ns_19_4_1_U3613 add_ln240_fu_6741_p2 add_ln240_1_fu_6761_p2 mul_mul_9ns_10ns_19_4_1_U3614 add_ln241_fu_6798_p2 add_ln241_1_fu_6818_p2 mul_mul_9ns_10ns_19_4_1_U3615 add_ln242_fu_6855_p2 add_ln242_1_fu_6875_p2 add_ln224_fu_5748_p2 add_ln224_1_fu_5754_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_249_1_fu_13788</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_249_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13788</ID>
                    <BindInstances>add_ln249_1_fu_4061_p2 add_ln249_fu_6784_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_nlp_Pipeline_VITIS_LOOP_273_1_fu_14195</InstName>
                    <ModuleName>kernel_nlp_Pipeline_VITIS_LOOP_273_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14195</ID>
                    <BindInstances>add_ln273_1_fu_321_p2 add_ln273_fu_370_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>y_0_U y_1_U y_2_U y_3_U y_4_U y_5_U y_6_U y_7_U u1_0_U u1_1_U u1_2_U u1_3_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 u1_5_U u1_6_U u1_7_U w_0_U w_1_U w_2_U w_3_U w_4_U w_5_U w_6_U w_7_U e1_0_U e1_1_U e1_2_U e1_3_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 e1_5_U e1_6_U e1_7_U e1_8_U e1_9_U e1_10_U e1_11_U e1_12_U e1_13_U e1_14_U e1_15_U e1_16_U e1_17_U e1_18_U dmul_64ns_64ns_64_6_max_dsp_1_U4356 dmul_64ns_64ns_64_6_max_dsp_1_U4357 dadd_64ns_64ns_64_5_full_dsp_1_U4556 dadd_64ns_64ns_64_5_full_dsp_1_U4557 e1_23_U e1_24_U e1_25_U e1_26_U e1_27_U e1_28_U e1_29_U e1_30_U e1_31_U e1_32_U e1_33_U e1_34_U e1_35_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 e1_37_U e1_38_U e1_39_U A_0_0_U A_0_1_U A_0_2_U A_0_3_U A_0_4_U A_0_5_U A_0_6_U A_0_7_U A_0_8_U A_0_9_U A_0_10_U A_0_11_U dmul_64ns_64ns_64_6_max_dsp_1_U4351 A_0_13_U A_0_14_U A_0_15_U A_0_16_U A_0_17_U A_0_18_U A_0_19_U A_0_20_U A_0_21_U A_0_22_U A_0_23_U A_0_24_U A_0_25_U A_0_26_U A_0_27_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 A_0_29_U A_0_30_U A_0_31_U dmul_64ns_64ns_64_6_max_dsp_1_U4358 dmul_64ns_64ns_64_6_max_dsp_1_U4359 dadd_64ns_64ns_64_5_full_dsp_1_U4557 dadd_64ns_64ns_64_5_full_dsp_1_U4558 A_0_36_U A_0_37_U A_0_38_U A_0_39_U A_0_40_U A_0_41_U A_0_42_U A_0_43_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 A_0_45_U A_0_46_U A_0_47_U A_0_48_U A_0_49_U A_0_50_U A_0_51_U A_0_52_U A_0_53_U A_0_54_U A_0_55_U A_0_56_U A_0_57_U A_0_58_U A_0_59_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 A_0_61_U A_0_62_U A_0_63_U A_0_64_U A_0_65_U A_0_66_U A_0_67_U A_0_68_U A_0_69_U A_0_70_U A_0_71_U A_0_72_U A_0_73_U A_0_74_U A_0_75_U dmul_64ns_64ns_64_6_max_dsp_1_U4351 A_0_77_U A_0_78_U A_0_79_U A_0_80_U A_0_81_U A_0_82_U A_0_83_U A_0_84_U dmul_64ns_64ns_64_6_max_dsp_1_U4360 dmul_64ns_64ns_64_6_max_dsp_1_U4361 dadd_64ns_64ns_64_5_full_dsp_1_U4558 dadd_64ns_64ns_64_5_full_dsp_1_U4559 A_0_89_U A_0_90_U A_0_91_U dmul_64ns_64ns_64_6_max_dsp_1_U4351 A_0_93_U A_0_94_U A_0_95_U A_0_96_U A_0_97_U A_0_98_U A_0_99_U A_0_100_U A_0_101_U A_0_102_U A_0_103_U A_0_104_U A_0_105_U A_0_106_U A_0_107_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 A_0_109_U A_0_110_U A_0_111_U A_0_112_U A_0_113_U A_0_114_U A_0_115_U A_0_116_U A_0_117_U A_0_118_U A_0_119_U A_0_120_U A_0_121_U A_0_122_U A_0_123_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 A_0_125_U A_0_126_U A_0_127_U A_0_128_U A_0_129_U A_0_130_U A_0_131_U A_0_132_U A_0_133_U A_0_134_U A_0_135_U A_0_136_U A_0_137_U dmul_64ns_64ns_64_6_max_dsp_1_U4362 dmul_64ns_64ns_64_6_max_dsp_1_U4363 dadd_64ns_64ns_64_5_full_dsp_1_U4559 dadd_64ns_64ns_64_5_full_dsp_1_U4560 A_0_142_U A_0_143_U A_0_144_U A_0_145_U A_0_146_U A_0_147_U A_0_148_U A_0_149_U A_0_150_U A_0_151_U A_0_152_U A_0_153_U A_0_154_U A_0_155_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 A_0_157_U A_0_158_U A_0_159_U A_1_0_U A_1_1_U A_1_2_U A_1_3_U A_1_4_U A_1_5_U A_1_6_U A_1_7_U A_1_8_U A_1_9_U A_1_10_U A_1_11_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 A_1_13_U A_1_14_U A_1_15_U A_1_16_U A_1_17_U A_1_18_U A_1_19_U A_1_20_U A_1_21_U A_1_22_U A_1_23_U A_1_24_U A_1_25_U A_1_26_U A_1_27_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 A_1_29_U A_1_30_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 dmul_64ns_64ns_64_6_max_dsp_1_U4351 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4560 A_1_35_U A_1_36_U A_1_37_U A_1_38_U A_1_39_U A_1_40_U A_1_41_U A_1_42_U A_1_43_U dmul_64ns_64ns_64_6_max_dsp_1_U4351 A_1_45_U A_1_46_U A_1_47_U A_1_48_U A_1_49_U A_1_50_U A_1_51_U A_1_52_U A_1_53_U A_1_54_U A_1_55_U A_1_56_U A_1_57_U A_1_58_U A_1_59_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 A_1_61_U A_1_62_U A_1_63_U A_1_64_U A_1_65_U A_1_66_U A_1_67_U A_1_68_U A_1_69_U A_1_70_U A_1_71_U A_1_72_U A_1_73_U A_1_74_U A_1_75_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 A_1_77_U A_1_78_U A_1_79_U A_1_80_U A_1_81_U A_1_82_U A_1_83_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 dmul_64ns_64ns_64_6_max_dsp_1_U4353 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4561 A_1_88_U A_1_89_U A_1_90_U A_1_91_U dmul_64ns_64ns_64_6_max_dsp_1_U4351 A_1_93_U A_1_94_U A_1_95_U A_1_96_U A_1_97_U A_1_98_U A_1_99_U A_1_100_U A_1_101_U A_1_102_U A_1_103_U A_1_104_U A_1_105_U A_1_106_U A_1_107_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 A_1_109_U A_1_110_U A_1_111_U A_1_112_U A_1_113_U A_1_114_U A_1_115_U A_1_116_U A_1_117_U A_1_118_U A_1_119_U A_1_120_U A_1_121_U A_1_122_U A_1_123_U dmul_64ns_64ns_64_6_max_dsp_1_U4352 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4555 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4555 dadd_64ns_64ns_64_5_full_dsp_1_U4562 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4555 dadd_64ns_64ns_64_5_full_dsp_1_U4556 dadd_64ns_64ns_64_5_full_dsp_1_U4557 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4555 dadd_64ns_64ns_64_5_full_dsp_1_U4555 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4556 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4557 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4554 dadd_64ns_64ns_64_5_full_dsp_1_U4556 dadd_64ns_64ns_64_5_full_dsp_1_U4557 dadd_64ns_64ns_64_5_full_dsp_1_U4556 dadd_64ns_64ns_64_5_full_dsp_1_U4557 dadd_64ns_64ns_64_5_full_dsp_1_U4553 dadd_64ns_64ns_64_5_full_dsp_1_U4553 z_7_U u2_0_U u2_1_U dmul_64ns_64ns_64_6_max_dsp_1_U4350 u2_3_U u2_4_U u2_5_U dmul_64ns_64ns_64_6_max_dsp_1_U4351 dadd_64ns_64ns_64_5_full_dsp_1_U4553 add_ln301_fu_20564_p2 empty_74_fu_20590_p2 empty_218_fu_21398_p2 empty_235_fu_21479_p2 empty_252_fu_21560_p2 empty_269_fu_21641_p2 empty_286_fu_21722_p2 dmul_64ns_64ns_64_6_max_dsp_1_U4356 empty_320_fu_21884_p2 empty_337_fu_21965_p2 empty_354_fu_22046_p2 empty_371_fu_22127_p2 empty_388_fu_22208_p2 empty_405_fu_22289_p2 empty_422_fu_22370_p2 dmul_64ns_64ns_64_6_max_dsp_1_U4363 empty_456_fu_22532_p2 empty_473_fu_22613_p2 empty_490_fu_22694_p2 empty_507_fu_22775_p2 empty_524_fu_22856_p2 empty_541_fu_22937_p2 empty_558_fu_23018_p2 dadd_64ns_64ns_64_5_full_dsp_1_U4563 empty_592_fu_23180_p2 empty_609_fu_23261_p2 empty_626_fu_23342_p2 empty_643_fu_23423_p2 empty_660_fu_23504_p2 empty_677_fu_23585_p2 empty_694_fu_23666_p2 empty_711_fu_23747_p2 empty_728_fu_23828_p2 empty_745_fu_23909_p2 mul_mul_9ns_10ns_19_4_1_U4393 mul_mul_9ns_10ns_19_4_1_U4394 mul_mul_9ns_10ns_19_4_1_U4395 mul_mul_9ns_10ns_19_4_1_U4396 mul_mul_9ns_10ns_19_4_1_U4397 mul_mul_9ns_10ns_19_4_1_U4398 mul_mul_9ns_10ns_19_4_1_U4399 mul_mul_9ns_10ns_19_4_1_U4400 mul_mul_9ns_10ns_19_4_1_U4401 mul_mul_9ns_10ns_19_4_1_U4402 mul_mul_9ns_10ns_19_4_1_U4403 mul_mul_9ns_10ns_19_4_1_U4404 mul_mul_9ns_10ns_19_4_1_U4405 mul_mul_9ns_10ns_19_4_1_U4406 mul_mul_9ns_10ns_19_4_1_U4407 mul_mul_9ns_10ns_19_4_1_U4408 mul_mul_9ns_10ns_19_4_1_U4409 mul_mul_9ns_10ns_19_4_1_U4410 mul_mul_9ns_10ns_19_4_1_U4411 mul_mul_9ns_10ns_19_4_1_U4412 mul_mul_9ns_10ns_19_4_1_U4413 mul_mul_9ns_10ns_19_4_1_U4414 mul_mul_9ns_10ns_19_4_1_U4415 mul_mul_9ns_10ns_19_4_1_U4416 mul_mul_9ns_10ns_19_4_1_U4417 mul_mul_9ns_10ns_19_4_1_U4418 mul_mul_9ns_10ns_19_4_1_U4419 mul_mul_9ns_10ns_19_4_1_U4420 mul_mul_9ns_10ns_19_4_1_U4421 mul_mul_9ns_10ns_19_4_1_U4422 mul_mul_9ns_10ns_19_4_1_U4423 mul_mul_9ns_10ns_19_4_1_U4424 mul_mul_9ns_10ns_19_4_1_U4425 mul_mul_9ns_10ns_19_4_1_U4426 mul_mul_9ns_10ns_19_4_1_U4427 mul_mul_9ns_10ns_19_4_1_U4428 mul_mul_9ns_10ns_19_4_1_U4429 mul_mul_9ns_10ns_19_4_1_U4430 mul_mul_9ns_10ns_19_4_1_U4431 mul_mul_9ns_10ns_19_4_1_U4432 add_ln322_fu_27454_p2 grp_fu_27486_p0 empty_779_fu_27577_p2 empty_780_fu_27582_p2 empty_781_fu_27587_p2 empty_782_fu_27592_p2 empty_783_fu_27597_p2 empty_784_fu_27602_p2 empty_785_fu_27607_p2 empty_786_fu_27612_p2 empty_787_fu_27617_p2 empty_788_fu_27622_p2 empty_789_fu_27627_p2 empty_790_fu_27632_p2 empty_791_fu_27637_p2 empty_792_fu_27642_p2 empty_793_fu_27647_p2 empty_794_fu_27652_p2 empty_795_fu_27657_p2 empty_796_fu_27662_p2 empty_797_fu_27667_p2 empty_798_fu_27672_p2 empty_799_fu_27677_p2 empty_800_fu_27682_p2 empty_801_fu_27687_p2 empty_802_fu_27692_p2 empty_803_fu_27697_p2 empty_804_fu_27702_p2 empty_805_fu_27707_p2 empty_806_fu_27712_p2 empty_807_fu_27717_p2 empty_808_fu_27722_p2 empty_809_fu_27727_p2 empty_810_fu_27732_p2 empty_811_fu_27737_p2 empty_812_fu_27742_p2 empty_813_fu_27747_p2 empty_814_fu_27752_p2 empty_815_fu_27757_p2 empty_816_fu_27762_p2 empty_817_fu_27767_p2 empty_818_fu_27772_p2 empty_819_fu_27777_p2 empty_820_fu_27782_p2 empty_821_fu_27787_p2 empty_822_fu_27792_p2 empty_823_fu_27797_p2 empty_824_fu_27802_p2 empty_825_fu_27807_p2 empty_826_fu_27812_p2 empty_827_fu_27817_p2 empty_828_fu_27822_p2 empty_829_fu_27827_p2 empty_830_fu_27832_p2 empty_831_fu_27837_p2 empty_832_fu_27842_p2 empty_833_fu_27847_p2 empty_834_fu_27852_p2 empty_835_fu_27857_p2 empty_836_fu_27862_p2 empty_837_fu_27867_p2 empty_838_fu_27872_p2 empty_839_fu_27877_p2 empty_840_fu_27882_p2 empty_841_fu_27887_p2 empty_842_fu_27892_p2 mul_mul_9ns_10ns_19_4_1_U4433 mul_mul_9ns_10ns_19_4_1_U4434 mul_mul_9ns_10ns_19_4_1_U4435 mul_mul_9ns_10ns_19_4_1_U4436 mul_mul_9ns_10ns_19_4_1_U4437 mul_mul_9ns_10ns_19_4_1_U4438 mul_mul_9ns_10ns_19_4_1_U4439 mul_mul_9ns_10ns_19_4_1_U4440 mul_mul_9ns_10ns_19_4_1_U4441 mul_mul_9ns_10ns_19_4_1_U4442 mul_mul_9ns_10ns_19_4_1_U4443 mul_mul_9ns_10ns_19_4_1_U4444 mul_mul_9ns_10ns_19_4_1_U4445 mul_mul_9ns_10ns_19_4_1_U4446 mul_mul_9ns_10ns_19_4_1_U4447 mul_mul_9ns_10ns_19_4_1_U4448 mul_mul_9ns_10ns_19_4_1_U4449 mul_mul_9ns_10ns_19_4_1_U4450 mul_mul_9ns_10ns_19_4_1_U4451 mul_mul_9ns_10ns_19_4_1_U4452 mul_mul_9ns_10ns_19_4_1_U4453 mul_mul_9ns_10ns_19_4_1_U4454 mul_mul_9ns_10ns_19_4_1_U4455 mul_mul_9ns_10ns_19_4_1_U4456 mul_mul_9ns_10ns_19_4_1_U4457 mul_mul_9ns_10ns_19_4_1_U4458 mul_mul_9ns_10ns_19_4_1_U4459 mul_mul_9ns_10ns_19_4_1_U4460 mul_mul_9ns_10ns_19_4_1_U4461 mul_mul_9ns_10ns_19_4_1_U4462 mul_mul_9ns_10ns_19_4_1_U4463 mul_mul_9ns_10ns_19_4_1_U4464 mul_mul_9ns_10ns_19_4_1_U4465 mul_mul_9ns_10ns_19_4_1_U4466 mul_mul_9ns_10ns_19_4_1_U4467 mul_mul_9ns_10ns_19_4_1_U4468 mul_mul_9ns_10ns_19_4_1_U4469 mul_mul_9ns_10ns_19_4_1_U4470 mul_mul_9ns_10ns_19_4_1_U4471 mul_mul_9ns_10ns_19_4_1_U4472 mul_mul_9ns_10ns_19_4_1_U4473 mul_mul_9ns_10ns_19_4_1_U4474 mul_mul_9ns_10ns_19_4_1_U4475 mul_mul_9ns_10ns_19_4_1_U4476 mul_mul_9ns_10ns_19_4_1_U4477 mul_mul_9ns_10ns_19_4_1_U4478 mul_mul_9ns_10ns_19_4_1_U4479 mul_mul_9ns_10ns_19_4_1_U4480 mul_mul_9ns_10ns_19_4_1_U4481 mul_mul_9ns_10ns_19_4_1_U4482 mul_mul_9ns_10ns_19_4_1_U4483 mul_mul_9ns_10ns_19_4_1_U4484 mul_mul_9ns_10ns_19_4_1_U4485 mul_mul_9ns_10ns_19_4_1_U4486 mul_mul_9ns_10ns_19_4_1_U4487 mul_mul_9ns_10ns_19_4_1_U4488 mul_mul_9ns_10ns_19_4_1_U4489 mul_mul_9ns_10ns_19_4_1_U4490 mul_mul_9ns_10ns_19_4_1_U4491 mul_mul_9ns_10ns_19_4_1_U4492 mul_mul_9ns_10ns_19_4_1_U4493 mul_mul_9ns_10ns_19_4_1_U4494 mul_mul_9ns_10ns_19_4_1_U4495 mul_mul_9ns_10ns_19_4_1_U4496 mul_mul_9ns_10ns_19_4_1_U4497 mul_mul_9ns_10ns_19_4_1_U4498 mul_mul_9ns_10ns_19_4_1_U4499 mul_mul_9ns_10ns_19_4_1_U4500 mul_mul_9ns_10ns_19_4_1_U4501 mul_mul_9ns_10ns_19_4_1_U4502 mul_mul_9ns_10ns_19_4_1_U4503 mul_mul_9ns_10ns_19_4_1_U4504 mul_mul_9ns_10ns_19_4_1_U4505 mul_mul_9ns_10ns_19_4_1_U4506 mul_mul_9ns_10ns_19_4_1_U4507 mul_mul_9ns_10ns_19_4_1_U4508 mul_mul_9ns_10ns_19_4_1_U4509 mul_mul_9ns_10ns_19_4_1_U4510 mul_mul_9ns_10ns_19_4_1_U4511 mul_mul_9ns_10ns_19_4_1_U4512 add_ln360_fu_44469_p2 grp_fu_44501_p0 empty_988_fu_44512_p2 empty_1005_fu_44517_p2 empty_1022_fu_44522_p2 empty_1039_fu_44527_p2 empty_1056_fu_44532_p2 empty_1073_fu_44537_p2 empty_1090_fu_44542_p2 empty_1107_fu_44547_p2 empty_1124_fu_44552_p2 empty_1141_fu_44557_p2 empty_1158_fu_44562_p2 empty_1175_fu_44567_p2 empty_1192_fu_44572_p2 empty_1209_fu_44577_p2 empty_1226_fu_44582_p2 empty_1243_fu_44587_p2 empty_1260_fu_44592_p2 empty_1277_fu_44597_p2 empty_1294_fu_44602_p2 empty_1311_fu_44607_p2 empty_1328_fu_44612_p2 empty_1345_fu_44617_p2 empty_1362_fu_44622_p2 empty_1379_fu_44627_p2 empty_1396_fu_44632_p2 empty_1413_fu_44637_p2 empty_1430_fu_44642_p2 empty_1447_fu_44647_p2 empty_1464_fu_44652_p2 empty_1481_fu_44657_p2 empty_1498_fu_44662_p2 empty_1515_fu_44667_p2 mul_mul_9ns_10ns_19_4_1_U4513 mul_mul_9ns_10ns_19_4_1_U4514 mul_mul_9ns_10ns_19_4_1_U4515 mul_mul_9ns_10ns_19_4_1_U4516 mul_mul_9ns_10ns_19_4_1_U4517 mul_mul_9ns_10ns_19_4_1_U4518 mul_mul_9ns_10ns_19_4_1_U4519 mul_mul_9ns_10ns_19_4_1_U4520 mul_mul_9ns_10ns_19_4_1_U4521 mul_mul_9ns_10ns_19_4_1_U4522 mul_mul_9ns_10ns_19_4_1_U4523 mul_mul_9ns_10ns_19_4_1_U4524 mul_mul_9ns_10ns_19_4_1_U4525 mul_mul_9ns_10ns_19_4_1_U4526 mul_mul_9ns_10ns_19_4_1_U4527 mul_mul_9ns_10ns_19_4_1_U4528 mul_mul_9ns_10ns_19_4_1_U4529 mul_mul_9ns_10ns_19_4_1_U4530 mul_mul_9ns_10ns_19_4_1_U4531 mul_mul_9ns_10ns_19_4_1_U4532 mul_mul_9ns_10ns_19_4_1_U4533 mul_mul_9ns_10ns_19_4_1_U4534 mul_mul_9ns_10ns_19_4_1_U4535 mul_mul_9ns_10ns_19_4_1_U4536 mul_mul_9ns_10ns_19_4_1_U4537 mul_mul_9ns_10ns_19_4_1_U4538 mul_mul_9ns_10ns_19_4_1_U4539 mul_mul_9ns_10ns_19_4_1_U4540 mul_mul_9ns_10ns_19_4_1_U4541 mul_mul_9ns_10ns_19_4_1_U4542 mul_mul_9ns_10ns_19_4_1_U4543 mul_mul_9ns_10ns_19_4_1_U4544 mul_mul_9ns_10ns_19_4_1_U4545 mul_mul_9ns_10ns_19_4_1_U4546 mul_mul_9ns_10ns_19_4_1_U4547 mul_mul_9ns_10ns_19_4_1_U4548 mul_mul_9ns_10ns_19_4_1_U4549 mul_mul_9ns_10ns_19_4_1_U4550 mul_mul_9ns_10ns_19_4_1_U4551 mul_mul_9ns_10ns_19_4_1_U4552 dmul_64ns_64ns_64_6_max_dsp_1_U4350 dmul_64ns_64ns_64_6_max_dsp_1_U4351 dmul_64ns_64ns_64_6_max_dsp_1_U4352 dmul_64ns_64ns_64_6_max_dsp_1_U4353 dmul_64ns_64ns_64_6_max_dsp_1_U4354 dmul_64ns_64ns_64_6_max_dsp_1_U4355 dmul_64ns_64ns_64_6_max_dsp_1_U4356 dmul_64ns_64ns_64_6_max_dsp_1_U4357 dmul_64ns_64ns_64_6_max_dsp_1_U4358 dmul_64ns_64ns_64_6_max_dsp_1_U4359 dmul_64ns_64ns_64_6_max_dsp_1_U4360 dmul_64ns_64ns_64_6_max_dsp_1_U4361 dmul_64ns_64ns_64_6_max_dsp_1_U4362 dmul_64ns_64ns_64_6_max_dsp_1_U4363 dmul_64ns_64ns_64_6_max_dsp_1_U4364 dmul_64ns_64ns_64_6_max_dsp_1_U4365 dmul_64ns_64ns_64_6_max_dsp_1_U4366 dmul_64ns_64ns_64_6_max_dsp_1_U4367 dmul_64ns_64ns_64_6_max_dsp_1_U4368 dmul_64ns_64ns_64_6_max_dsp_1_U4369 dmul_64ns_64ns_64_6_max_dsp_1_U4370 dmul_64ns_64ns_64_6_max_dsp_1_U4371 dmul_64ns_64ns_64_6_max_dsp_1_U4372 dmul_64ns_64ns_64_6_max_dsp_1_U4373 dmul_64ns_64ns_64_6_max_dsp_1_U4374 dmul_64ns_64ns_64_6_max_dsp_1_U4375 dmul_64ns_64ns_64_6_max_dsp_1_U4376 dmul_64ns_64ns_64_6_max_dsp_1_U4377 dmul_64ns_64ns_64_6_max_dsp_1_U4378 dmul_64ns_64ns_64_6_max_dsp_1_U4379 dmul_64ns_64ns_64_6_max_dsp_1_U4380 dmul_64ns_64ns_64_6_max_dsp_1_U4381 dmul_64ns_64ns_64_6_max_dsp_1_U4382 dmul_64ns_64ns_64_6_max_dsp_1_U4383 dmul_64ns_64ns_64_6_max_dsp_1_U4384 dmul_64ns_64ns_64_6_max_dsp_1_U4385 dmul_64ns_64ns_64_6_max_dsp_1_U4386 dmul_64ns_64ns_64_6_max_dsp_1_U4387 dmul_64ns_64ns_64_6_max_dsp_1_U4388 dmul_64ns_64ns_64_6_max_dsp_1_U4389</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_14_1</Name>
            <Loops>
                <VITIS_LOOP_14_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_1>
                        <Name>VITIS_LOOP_14_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_14_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1044</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_374_p2" SOURCE="code_generated.cpp:14" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_652_p2" SOURCE="code_generated.cpp:14" URAM="0" VARIABLE="add_ln14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_37_1</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.152 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.152 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1436</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1586</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_1118_p2" SOURCE="code_generated.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U12" SOURCE="code_generated.cpp:40" URAM="0" VARIABLE="mul_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U13" SOURCE="code_generated.cpp:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U14" SOURCE="code_generated.cpp:42" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U15" SOURCE="code_generated.cpp:43" URAM="0" VARIABLE="mul_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U16" SOURCE="code_generated.cpp:44" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U17" SOURCE="code_generated.cpp:45" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U18" SOURCE="code_generated.cpp:46" URAM="0" VARIABLE="mul_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U19" SOURCE="code_generated.cpp:47" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U20" SOURCE="code_generated.cpp:48" URAM="0" VARIABLE="mul_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U21" SOURCE="code_generated.cpp:49" URAM="0" VARIABLE="mul_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U22" SOURCE="code_generated.cpp:50" URAM="0" VARIABLE="mul_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U23" SOURCE="code_generated.cpp:51" URAM="0" VARIABLE="mul_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U24" SOURCE="code_generated.cpp:52" URAM="0" VARIABLE="mul_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U25" SOURCE="code_generated.cpp:53" URAM="0" VARIABLE="mul_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U26" SOURCE="code_generated.cpp:54" URAM="0" VARIABLE="mul_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_37_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U27" SOURCE="code_generated.cpp:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1136_p2" SOURCE="code_generated.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
            <Loops>
                <VITIS_LOOP_60_1_VITIS_LOOP_61_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10013</Best-caseLatency>
                    <Average-caseLatency>10013</Average-caseLatency>
                    <Worst-caseLatency>10013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.052 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.052 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.052 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                        <Name>VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
                        <TripCount>10000</TripCount>
                        <Latency>10011</Latency>
                        <AbsoluteTimeLatency>40.044 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1533</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1140</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_5046_p2" SOURCE="code_generated.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_5263_p2" SOURCE="code_generated.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_fu_5459_p2" SOURCE="code_generated.cpp:64" URAM="0" VARIABLE="sub_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U73" SOURCE="code_generated.cpp:64" URAM="0" VARIABLE="mul_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_5861_p2" SOURCE="code_generated.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_5881_p2" SOURCE="code_generated.cpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U74" SOURCE="code_generated.cpp:65" URAM="0" VARIABLE="mul_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_5918_p2" SOURCE="code_generated.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_5938_p2" SOURCE="code_generated.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U75" SOURCE="code_generated.cpp:66" URAM="0" VARIABLE="mul_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_5975_p2" SOURCE="code_generated.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_5995_p2" SOURCE="code_generated.cpp:66" URAM="0" VARIABLE="add_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U76" SOURCE="code_generated.cpp:67" URAM="0" VARIABLE="mul_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_6032_p2" SOURCE="code_generated.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_6052_p2" SOURCE="code_generated.cpp:67" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U77" SOURCE="code_generated.cpp:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_6089_p2" SOURCE="code_generated.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_6109_p2" SOURCE="code_generated.cpp:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U78" SOURCE="code_generated.cpp:69" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6146_p2" SOURCE="code_generated.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_6166_p2" SOURCE="code_generated.cpp:69" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U79" SOURCE="code_generated.cpp:70" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_6203_p2" SOURCE="code_generated.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_6223_p2" SOURCE="code_generated.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U80" SOURCE="code_generated.cpp:71" URAM="0" VARIABLE="mul_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_6260_p2" SOURCE="code_generated.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_6280_p2" SOURCE="code_generated.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U81" SOURCE="code_generated.cpp:72" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_6317_p2" SOURCE="code_generated.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_6337_p2" SOURCE="code_generated.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U82" SOURCE="code_generated.cpp:73" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_6374_p2" SOURCE="code_generated.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_6394_p2" SOURCE="code_generated.cpp:73" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U83" SOURCE="code_generated.cpp:74" URAM="0" VARIABLE="mul_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_6431_p2" SOURCE="code_generated.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_6451_p2" SOURCE="code_generated.cpp:74" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U84" SOURCE="code_generated.cpp:75" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_6488_p2" SOURCE="code_generated.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_6508_p2" SOURCE="code_generated.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U85" SOURCE="code_generated.cpp:76" URAM="0" VARIABLE="mul_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_6545_p2" SOURCE="code_generated.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_6565_p2" SOURCE="code_generated.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U86" SOURCE="code_generated.cpp:77" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_6602_p2" SOURCE="code_generated.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_6622_p2" SOURCE="code_generated.cpp:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U87" SOURCE="code_generated.cpp:78" URAM="0" VARIABLE="mul_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_6659_p2" SOURCE="code_generated.cpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_6679_p2" SOURCE="code_generated.cpp:78" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U88" SOURCE="code_generated.cpp:79" URAM="0" VARIABLE="mul_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_6716_p2" SOURCE="code_generated.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_6736_p2" SOURCE="code_generated.cpp:79" URAM="0" VARIABLE="add_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_5081_p2" SOURCE="code_generated.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_5087_p2" SOURCE="code_generated.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_85_1</Name>
            <Loops>
                <VITIS_LOOP_85_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_1>
                        <Name>VITIS_LOOP_85_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_85_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1044</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_374_p2" SOURCE="code_generated.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_652_p2" SOURCE="code_generated.cpp:85" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_108_1</Name>
            <Loops>
                <VITIS_LOOP_108_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.108 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.108 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_1>
                        <Name>VITIS_LOOP_108_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_108_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25729</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_6120_p2" SOURCE="code_generated.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_6267_p2" SOURCE="code_generated.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_131_1</Name>
            <Loops>
                <VITIS_LOOP_131_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1>
                        <Name>VITIS_LOOP_131_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_131_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1044</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_374_p2" SOURCE="code_generated.cpp:131" URAM="0" VARIABLE="add_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_652_p2" SOURCE="code_generated.cpp:131" URAM="0" VARIABLE="add_ln131"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_154_1</Name>
            <Loops>
                <VITIS_LOOP_154_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.108 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.108 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_1>
                        <Name>VITIS_LOOP_154_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_154_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25729</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_1_fu_6120_p2" SOURCE="code_generated.cpp:154" URAM="0" VARIABLE="add_ln154_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_6267_p2" SOURCE="code_generated.cpp:154" URAM="0" VARIABLE="add_ln154"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_177_1</Name>
            <Loops>
                <VITIS_LOOP_177_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_1>
                        <Name>VITIS_LOOP_177_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_177_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1044</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_374_p2" SOURCE="code_generated.cpp:177" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_652_p2" SOURCE="code_generated.cpp:177" URAM="0" VARIABLE="add_ln177"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_200_1</Name>
            <Loops>
                <VITIS_LOOP_200_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_200_1>
                        <Name>VITIS_LOOP_200_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_200_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1044</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_200_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_1_fu_374_p2" SOURCE="code_generated.cpp:200" URAM="0" VARIABLE="add_ln200_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_200_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_652_p2" SOURCE="code_generated.cpp:200" URAM="0" VARIABLE="add_ln200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_302_3</Name>
            <Loops>
                <VITIS_LOOP_302_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2416</Best-caseLatency>
                    <Average-caseLatency>2416</Average-caseLatency>
                    <Worst-caseLatency>2416</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.868 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.868 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.868 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2416</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_302_3>
                        <Name>VITIS_LOOP_302_3</Name>
                        <TripCount>400</TripCount>
                        <Latency>2414</Latency>
                        <AbsoluteTimeLatency>13.856 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_302_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6226</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25083</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_6743_p2" SOURCE="code_generated.cpp:302" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln310_fu_6872_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="sub_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_8662_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_1_fu_6878_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_2_fu_6891_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_3_fu_6904_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_4_fu_6917_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_5_fu_6930_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_6_fu_6943_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_7_fu_6956_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_8_fu_7108_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_9_fu_7120_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_10_fu_7132_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_11_fu_7144_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_12_fu_7156_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_13_fu_7168_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_14_fu_7180_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_15_fu_7626_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_16_fu_7638_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_17_fu_7650_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_18_fu_7662_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_19_fu_7674_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_20_fu_7686_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_21_fu_7698_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_22_fu_8144_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_23_fu_8156_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_24_fu_8168_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_25_fu_8180_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_26_fu_8192_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_27_fu_8204_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_28_fu_8216_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_29_fu_8674_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_30_fu_8686_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_31_fu_8698_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_32_fu_8710_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_33_fu_8722_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_34_fu_8734_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_35_fu_8746_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_36_fu_9204_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_37_fu_9216_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_38_fu_9228_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_39_fu_9240_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_40_fu_8758_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_41_fu_6976_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_42_fu_6989_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_43_fu_7002_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_44_fu_7015_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_45_fu_7028_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_46_fu_7041_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_47_fu_7054_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_48_fu_7192_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_49_fu_7204_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_50_fu_7216_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_51_fu_7228_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_52_fu_7240_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_53_fu_7252_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_54_fu_7264_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_55_fu_7710_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_56_fu_7722_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_57_fu_7734_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_58_fu_7746_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_59_fu_7758_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_60_fu_7770_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_61_fu_7782_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_62_fu_8228_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_63_fu_8240_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_64_fu_8252_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_65_fu_8264_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_66_fu_8276_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_67_fu_8288_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_68_fu_8300_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_69_fu_8770_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_70_fu_8782_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_71_fu_8794_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_72_fu_8806_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_73_fu_8818_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_74_fu_8830_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_75_fu_8842_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_76_fu_9252_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_77_fu_9264_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_78_fu_9276_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_79_fu_9288_p2" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="add_ln310_79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_324_3</Name>
            <Loops>
                <VITIS_LOOP_324_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.792</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1621</Best-caseLatency>
                    <Average-caseLatency>1621</Average-caseLatency>
                    <Worst-caseLatency>1621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.389 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.389 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.389 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_324_3>
                        <Name>VITIS_LOOP_324_3</Name>
                        <TripCount>200</TripCount>
                        <Latency>1619</Latency>
                        <AbsoluteTimeLatency>9.377 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_324_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19888</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17265</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_8877_p2" SOURCE="code_generated.cpp:324" URAM="0" VARIABLE="add_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln332_fu_8895_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="sub_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_fu_8901_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_1_fu_10209_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_2_fu_10219_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_3_fu_10229_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_4_fu_10239_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_5_fu_10249_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_6_fu_10259_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_7_fu_10269_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_8_fu_10279_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_9_fu_10289_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_10_fu_8913_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_11_fu_8925_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_12_fu_8937_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_13_fu_8949_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_14_fu_8961_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_15_fu_8973_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_16_fu_8985_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_17_fu_8997_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_18_fu_9009_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_19_fu_9021_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_20_fu_9033_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_21_fu_9045_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_22_fu_9057_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_23_fu_9069_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_24_fu_9081_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_25_fu_9093_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_26_fu_9105_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_27_fu_9117_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_28_fu_9129_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_29_fu_10299_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_30_fu_9141_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_31_fu_9153_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_32_fu_9165_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_33_fu_9177_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_34_fu_9189_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_35_fu_9201_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_36_fu_9213_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_37_fu_9225_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_38_fu_9237_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_39_fu_9249_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_40_fu_10309_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_41_fu_10319_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_42_fu_10329_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_43_fu_10339_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_44_fu_10349_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_45_fu_10359_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_46_fu_10369_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_47_fu_10379_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_48_fu_10389_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_49_fu_10399_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_50_fu_10409_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_51_fu_10419_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_52_fu_10429_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_53_fu_10439_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_54_fu_10449_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_55_fu_9261_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_56_fu_9273_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_57_fu_10459_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_58_fu_10469_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_59_fu_10479_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_60_fu_10489_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_61_fu_10499_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_62_fu_10509_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_63_fu_10519_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_64_fu_10529_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_65_fu_10539_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_66_fu_10549_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_67_fu_10559_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_68_fu_10569_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_69_fu_10579_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_70_fu_10589_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_71_fu_10599_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_72_fu_10609_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_73_fu_10619_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_74_fu_10629_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_75_fu_10639_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_76_fu_10649_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_77_fu_10659_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_78_fu_10669_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_79_fu_10679_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_80_fu_9292_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_81_fu_10689_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_82_fu_10699_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_83_fu_10709_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_84_fu_10719_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_85_fu_10729_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_86_fu_10739_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_87_fu_10749_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_88_fu_10759_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_89_fu_10769_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_90_fu_9304_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_91_fu_9316_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_92_fu_9328_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_93_fu_9340_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_94_fu_9352_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_95_fu_9364_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_96_fu_9376_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_97_fu_9388_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_98_fu_9400_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_99_fu_9412_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_100_fu_9424_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_101_fu_9436_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_102_fu_9448_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_103_fu_9460_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_104_fu_9472_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_105_fu_9484_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_106_fu_9496_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_107_fu_9508_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_108_fu_9520_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_109_fu_10779_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_110_fu_9532_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_111_fu_9544_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_112_fu_9556_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_113_fu_9568_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_114_fu_9580_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_115_fu_9592_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_116_fu_9604_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_117_fu_9616_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_118_fu_9628_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_119_fu_9640_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_120_fu_10789_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_121_fu_10799_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_122_fu_10809_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_123_fu_10819_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_124_fu_10829_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_125_fu_10839_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_126_fu_10849_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_127_fu_10859_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_128_fu_10869_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_129_fu_10879_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_130_fu_10889_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_131_fu_10899_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_132_fu_10909_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_133_fu_10919_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_134_fu_10929_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_135_fu_9652_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_136_fu_9664_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_137_fu_10939_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_138_fu_10949_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_139_fu_10959_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_140_fu_10969_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_141_fu_10979_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_142_fu_10989_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_143_fu_10999_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_144_fu_11009_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_145_fu_11019_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_146_fu_11029_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_147_fu_11039_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_148_fu_11049_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_149_fu_11059_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_150_fu_11069_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_151_fu_11079_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_152_fu_11089_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_153_fu_11099_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_154_fu_11109_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_155_fu_11119_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_156_fu_11129_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_157_fu_11139_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_158_fu_11149_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_159_fu_11159_p2" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="add_ln332_159"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_344_2</Name>
            <Loops>
                <VITIS_LOOP_344_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>43.996</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.329 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.329 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.329 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_344_2>
                        <Name>VITIS_LOOP_344_2</Name>
                        <TripCount>200</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>35.241 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_344_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25841</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>34625</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_344_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_11022_p2" SOURCE="code_generated.cpp:344" URAM="0" VARIABLE="add_ln344"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_361_3</Name>
            <Loops>
                <VITIS_LOOP_361_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>5.028</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7231</Best-caseLatency>
                    <Average-caseLatency>7231</Average-caseLatency>
                    <Worst-caseLatency>7231</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.357 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>36.357 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>36.357 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7231</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_361_3>
                        <Name>VITIS_LOOP_361_3</Name>
                        <TripCount>400</TripCount>
                        <Latency>7229</Latency>
                        <AbsoluteTimeLatency>36.347 us</AbsoluteTimeLatency>
                        <PipelineII>18</PipelineII>
                        <PipelineDepth>48</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_361_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5162</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20148</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_7223_p2" SOURCE="code_generated.cpp:361" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln369_fu_6089_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="sub_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_6095_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_1_fu_6109_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_2_fu_6123_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_3_fu_6137_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_4_fu_6151_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_5_fu_6165_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_6_fu_6179_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_7_fu_6193_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_8_fu_6207_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_9_fu_6221_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_10_fu_6235_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_11_fu_6249_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_12_fu_6263_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_13_fu_6277_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_14_fu_6291_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_15_fu_6305_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_16_fu_6319_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_17_fu_6333_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_18_fu_6347_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_19_fu_6361_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_20_fu_6375_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_21_fu_6389_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_22_fu_6403_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_23_fu_6417_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_24_fu_6431_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_25_fu_6445_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_26_fu_6459_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_27_fu_6473_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_28_fu_6487_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_29_fu_6501_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_30_fu_6515_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_31_fu_6529_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_32_fu_6543_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_33_fu_6557_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_34_fu_6571_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_35_fu_6585_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_36_fu_6599_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_37_fu_6613_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_38_fu_6627_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_39_fu_6641_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_40_fu_6663_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_41_fu_6677_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_42_fu_6691_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_43_fu_6705_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_44_fu_6719_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_45_fu_6733_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_46_fu_6747_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_47_fu_6761_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_48_fu_6775_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_49_fu_6789_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_50_fu_6803_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_51_fu_6817_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_52_fu_6831_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_53_fu_6845_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_54_fu_6859_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_55_fu_6873_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_56_fu_6887_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_57_fu_6901_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_58_fu_6915_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_59_fu_6929_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_60_fu_6943_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_61_fu_6957_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_62_fu_6971_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_63_fu_6985_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_64_fu_6999_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_65_fu_7013_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_66_fu_7027_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_67_fu_7041_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_68_fu_7055_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_69_fu_7069_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_70_fu_7083_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_71_fu_7097_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_72_fu_7111_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_73_fu_7125_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_74_fu_7139_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_75_fu_7153_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_76_fu_7167_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_77_fu_7181_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_78_fu_7195_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_79_fu_7209_p2" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="add_ln369_79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2</Name>
            <Loops>
                <VITIS_LOOP_223_1_VITIS_LOOP_224_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10015</Best-caseLatency>
                    <Average-caseLatency>10015</Average-caseLatency>
                    <Worst-caseLatency>10015</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10015</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_223_1_VITIS_LOOP_224_2>
                        <Name>VITIS_LOOP_223_1_VITIS_LOOP_224_2</Name>
                        <TripCount>10000</TripCount>
                        <Latency>10013</Latency>
                        <AbsoluteTimeLatency>40.052 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_223_1_VITIS_LOOP_224_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>14921</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2842</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_1_fu_5713_p2" SOURCE="code_generated.cpp:223" URAM="0" VARIABLE="add_ln223_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_5924_p2" SOURCE="code_generated.cpp:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln227_fu_5966_p2" SOURCE="code_generated.cpp:227" URAM="0" VARIABLE="sub_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3600" SOURCE="code_generated.cpp:227" URAM="0" VARIABLE="mul_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_6000_p2" SOURCE="code_generated.cpp:227" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_1_fu_6020_p2" SOURCE="code_generated.cpp:227" URAM="0" VARIABLE="add_ln227_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3601" SOURCE="code_generated.cpp:228" URAM="0" VARIABLE="mul_ln228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_6057_p2" SOURCE="code_generated.cpp:228" URAM="0" VARIABLE="add_ln228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_1_fu_6077_p2" SOURCE="code_generated.cpp:228" URAM="0" VARIABLE="add_ln228_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3602" SOURCE="code_generated.cpp:229" URAM="0" VARIABLE="mul_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_6114_p2" SOURCE="code_generated.cpp:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_1_fu_6134_p2" SOURCE="code_generated.cpp:229" URAM="0" VARIABLE="add_ln229_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3603" SOURCE="code_generated.cpp:230" URAM="0" VARIABLE="mul_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_6171_p2" SOURCE="code_generated.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_1_fu_6191_p2" SOURCE="code_generated.cpp:230" URAM="0" VARIABLE="add_ln230_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3604" SOURCE="code_generated.cpp:231" URAM="0" VARIABLE="mul_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_6228_p2" SOURCE="code_generated.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_6248_p2" SOURCE="code_generated.cpp:231" URAM="0" VARIABLE="add_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3605" SOURCE="code_generated.cpp:232" URAM="0" VARIABLE="mul_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_6285_p2" SOURCE="code_generated.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_6305_p2" SOURCE="code_generated.cpp:232" URAM="0" VARIABLE="add_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3606" SOURCE="code_generated.cpp:233" URAM="0" VARIABLE="mul_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_6342_p2" SOURCE="code_generated.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_1_fu_6362_p2" SOURCE="code_generated.cpp:233" URAM="0" VARIABLE="add_ln233_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3607" SOURCE="code_generated.cpp:234" URAM="0" VARIABLE="mul_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_6399_p2" SOURCE="code_generated.cpp:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_1_fu_6419_p2" SOURCE="code_generated.cpp:234" URAM="0" VARIABLE="add_ln234_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3608" SOURCE="code_generated.cpp:235" URAM="0" VARIABLE="mul_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_6456_p2" SOURCE="code_generated.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_1_fu_6476_p2" SOURCE="code_generated.cpp:235" URAM="0" VARIABLE="add_ln235_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3609" SOURCE="code_generated.cpp:236" URAM="0" VARIABLE="mul_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_6513_p2" SOURCE="code_generated.cpp:236" URAM="0" VARIABLE="add_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_1_fu_6533_p2" SOURCE="code_generated.cpp:236" URAM="0" VARIABLE="add_ln236_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3610" SOURCE="code_generated.cpp:237" URAM="0" VARIABLE="mul_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_6570_p2" SOURCE="code_generated.cpp:237" URAM="0" VARIABLE="add_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_1_fu_6590_p2" SOURCE="code_generated.cpp:237" URAM="0" VARIABLE="add_ln237_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3611" SOURCE="code_generated.cpp:238" URAM="0" VARIABLE="mul_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_6627_p2" SOURCE="code_generated.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_1_fu_6647_p2" SOURCE="code_generated.cpp:238" URAM="0" VARIABLE="add_ln238_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3612" SOURCE="code_generated.cpp:239" URAM="0" VARIABLE="mul_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_6684_p2" SOURCE="code_generated.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_1_fu_6704_p2" SOURCE="code_generated.cpp:239" URAM="0" VARIABLE="add_ln239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3613" SOURCE="code_generated.cpp:240" URAM="0" VARIABLE="mul_ln240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_6741_p2" SOURCE="code_generated.cpp:240" URAM="0" VARIABLE="add_ln240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_1_fu_6761_p2" SOURCE="code_generated.cpp:240" URAM="0" VARIABLE="add_ln240_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3614" SOURCE="code_generated.cpp:241" URAM="0" VARIABLE="mul_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_6798_p2" SOURCE="code_generated.cpp:241" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_1_fu_6818_p2" SOURCE="code_generated.cpp:241" URAM="0" VARIABLE="add_ln241_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U3615" SOURCE="code_generated.cpp:242" URAM="0" VARIABLE="mul_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_6855_p2" SOURCE="code_generated.cpp:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_1_fu_6875_p2" SOURCE="code_generated.cpp:242" URAM="0" VARIABLE="add_ln242_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_5748_p2" SOURCE="code_generated.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_5754_p2" SOURCE="code_generated.cpp:224" URAM="0" VARIABLE="add_ln224_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_249_1</Name>
            <Loops>
                <VITIS_LOOP_249_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_249_1>
                        <Name>VITIS_LOOP_249_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_249_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2244</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>28655</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_1_fu_4061_p2" SOURCE="code_generated.cpp:249" URAM="0" VARIABLE="add_ln249_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_6784_p2" SOURCE="code_generated.cpp:249" URAM="0" VARIABLE="add_ln249"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_Pipeline_VITIS_LOOP_273_1</Name>
            <Loops>
                <VITIS_LOOP_273_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_273_1>
                        <Name>VITIS_LOOP_273_1</Name>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_273_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1044</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_1_fu_321_p2" SOURCE="code_generated.cpp:273" URAM="0" VARIABLE="add_ln273_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_370_p2" SOURCE="code_generated.cpp:273" URAM="0" VARIABLE="add_ln273"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp</Name>
            <Loops>
                <VITIS_LOOP_301_2/>
                <VITIS_LOOP_322_1/>
                <VITIS_LOOP_360_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>43.996</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125925</Best-caseLatency>
                    <Average-caseLatency>125925</Average-caseLatency>
                    <Worst-caseLatency>125925</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.540 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.540 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.540 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125926</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_301_2>
                        <Name>VITIS_LOOP_301_2</Name>
                        <TripCount>10</TripCount>
                        <Latency>24300</Latency>
                        <AbsoluteTimeLatency>1.069 ms</AbsoluteTimeLatency>
                        <IterationLatency>2430</IterationLatency>
                        <PipelineDepth>2430</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_301_2>
                    <VITIS_LOOP_322_1>
                        <Name>VITIS_LOOP_322_1</Name>
                        <TripCount>5</TripCount>
                        <Latency>8185</Latency>
                        <AbsoluteTimeLatency>0.360 ms</AbsoluteTimeLatency>
                        <IterationLatency>1637</IterationLatency>
                        <PipelineDepth>1637</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_322_1>
                    <VITIS_LOOP_360_2>
                        <Name>VITIS_LOOP_360_2</Name>
                        <TripCount>10</TripCount>
                        <Latency>72460</Latency>
                        <AbsoluteTimeLatency>3.188 ms</AbsoluteTimeLatency>
                        <IterationLatency>7246</IterationLatency>
                        <PipelineDepth>7246</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_360_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1482</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>591</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>260336</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>374068</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_0_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_1_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_2_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_3_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_4_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_5_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_6_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_7_U" SOURCE="code_generated.cpp:403" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u1_0_U" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u1_1_U" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u1_2_U" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u1_3_U" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u1_5_U" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u1_6_U" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u1_7_U" SOURCE="code_generated.cpp:404" URAM="0" VARIABLE="u1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_0_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_1_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_2_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_3_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_4_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_5_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_6_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="w_7_U" SOURCE="code_generated.cpp:405" URAM="0" VARIABLE="w_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_0_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_1_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_2_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_3_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_5_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_6_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_7_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_8_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_9_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_10_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_11_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_12_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_13_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_14_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_15_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_16_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_17_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_18_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4356" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4357" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4556" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4557" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_23_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_24_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_25_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_26_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_27_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_28_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_29_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_30_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_31_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_32_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_33_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_34_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_35_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_37_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_38_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="e1_39_U" SOURCE="code_generated.cpp:406" URAM="0" VARIABLE="e1_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_0_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_1_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_2_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_3_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_4_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_5_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_6_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_7_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_8_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_9_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_10_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_11_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_13_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_14_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_15_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_16_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_17_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_18_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_19_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_20_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_21_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_22_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_23_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_24_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_25_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_26_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_27_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_29_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_30_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_31_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4358" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4359" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4557" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4558" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_36_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_37_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_38_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_39_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_40_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_41_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_42_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_43_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_45_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_46_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_47_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_48_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_49_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_50_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_51_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_52_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_53_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_54_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_55_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_56_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_57_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_58_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_59_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_61_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_62_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_63_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_64_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_64"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_65_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_65"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_66_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_66"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_67_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_67"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_68_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_68"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_69_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_69"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_70_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_70"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_71_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_71"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_72_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_72"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_73_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_73"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_74_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_74"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_75_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_75"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_76"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_77_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_77"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_78_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_78"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_79_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_79"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_80_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_80"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_81_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_81"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_82_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_82"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_83_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_83"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_84_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_84"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4360" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_85"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4361" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_86"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4558" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_87"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4559" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_88"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_89_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_89"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_90_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_90"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_91_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_91"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_92"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_93_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_93"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_94_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_94"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_95_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_95"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_96_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_96"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_97_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_97"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_98_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_98"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_99_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_99"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_100_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_100"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_101_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_101"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_102_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_102"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_103_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_103"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_104_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_104"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_105_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_105"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_106_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_106"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_107_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_107"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_108"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_109_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_109"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_110_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_110"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_111_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_111"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_112_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_112"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_113_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_113"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_114_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_114"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_115_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_115"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_116_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_116"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_117_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_117"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_118_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_118"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_119_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_119"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_120_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_120"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_121_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_121"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_122_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_122"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_123_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_123"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_124"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_125_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_125"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_126_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_126"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_127_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_127"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_128_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_128"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_129_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_129"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_130_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_130"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_131_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_131"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_132_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_132"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_133_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_133"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_134_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_134"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_135_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_135"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_136_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_136"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_137_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_137"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4362" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_138"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4363" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_139"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4559" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_140"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4560" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_141"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_142_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_142"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_143_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_143"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_144_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_144"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_145_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_145"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_146_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_146"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_147_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_147"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_148_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_148"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_149_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_149"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_150_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_150"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_151_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_151"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_152_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_152"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_153_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_153"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_154_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_154"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_155_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_155"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_156"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_157_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_157"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_158_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_158"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_159_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_0_159"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_0_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_1_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_2_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_3_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_4_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_5_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_6_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_7_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_8_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_9_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_10_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_11_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_13_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_14_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_15_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_16_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_17_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_18_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_19_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_20_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_21_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_22_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_23_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_24_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_25_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_26_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_27_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_29_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_30_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4560" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_35_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_36_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_37_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_38_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_39_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_40_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_40"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_41_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_41"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_42_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_42"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_43_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_43"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_44"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_45_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_45"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_46_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_46"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_47_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_47"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_48_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_48"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_49_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_49"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_50_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_50"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_51_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_51"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_52_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_52"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_53_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_53"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_54_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_54"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_55_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_55"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_56_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_56"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_57_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_57"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_58_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_58"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_59_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_59"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_60"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_61_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_61"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_62_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_62"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_63_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_63"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_64_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_64"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_65_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_65"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_66_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_66"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_67_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_67"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_68_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_68"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_69_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_69"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_70_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_70"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_71_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_71"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_72_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_72"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_73_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_73"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_74_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_74"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_75_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_75"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_76"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_77_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_77"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_78_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_78"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_79_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_79"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_80_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_80"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_81_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_81"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_82_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_82"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_83_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_83"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_84"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4353" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_85"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_86"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4561" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_87"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_88_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_88"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_89_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_89"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_90_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_90"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_91_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_91"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_92"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_93_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_93"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_94_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_94"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_95_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_95"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_96_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_96"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_97_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_97"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_98_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_98"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_99_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_99"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_100_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_100"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_101_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_101"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_102_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_102"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_103_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_103"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_104_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_104"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_105_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_105"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_106_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_106"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_107_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_107"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_108"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_109_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_109"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_110_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_110"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_111_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_111"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_112_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_112"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_113_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_113"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_114_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_114"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_115_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_115"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_116_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_116"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_117_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_117"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_118_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_118"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_119_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_119"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_120_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_120"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_121_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_121"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_122_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_122"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_123_U" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_123"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_124"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_125"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_126"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_127"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_128"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_129"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_130"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4555" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_131"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_132"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_133"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_134"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_135"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_136"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_137"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_138"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4555" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_139"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4562" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_140"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_141"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4555" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_142"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4556" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_143"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4557" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_144"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_145"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4555" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_146"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4555" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_147"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_148"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4556" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_149"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_150"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4557" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_151"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_152"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_153"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_154"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_155"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_156"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_157"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_158"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:407" URAM="0" VARIABLE="A_1_159"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4554" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4556" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4557" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4556" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4557" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="z_7_U" SOURCE="code_generated.cpp:408" URAM="0" VARIABLE="z_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u2_0_U" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u2_1_U" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u2_3_U" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u2_4_U" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="u2_5_U" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4553" SOURCE="code_generated.cpp:409" URAM="0" VARIABLE="u2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_20564_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="add_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_20590_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_218_fu_21398_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_21479_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_252_fu_21560_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_269_fu_21641_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_286_fu_21722_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4356" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_320_fu_21884_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_337_fu_21965_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_354_fu_22046_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_371_fu_22127_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_388_fu_22208_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_388"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_405_fu_22289_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_405"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_422_fu_22370_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_422"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4363" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_439"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_456_fu_22532_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_473_fu_22613_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_490_fu_22694_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_507_fu_22775_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_524_fu_22856_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_524"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_541_fu_22937_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_541"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_558_fu_23018_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_558"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U4563" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_575"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_592_fu_23180_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_592"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_609_fu_23261_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_609"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_626_fu_23342_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_626"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_643_fu_23423_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_643"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_660_fu_23504_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_660"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_677_fu_23585_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_677"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_694_fu_23666_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_694"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_711_fu_23747_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_711"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_728_fu_23828_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_728"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_745_fu_23909_p2" SOURCE="code_generated.cpp:301" URAM="0" VARIABLE="empty_745"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4393" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4394" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4395" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4396" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4397" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4398" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4399" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4400" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4401" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4402" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4403" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4404" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4405" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4406" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4407" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4408" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4409" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4410" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4411" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4412" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4413" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4414" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4415" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4416" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4417" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4418" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4419" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4420" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4421" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4422" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4423" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4424" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4425" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4426" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4427" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4428" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4429" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4430" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4431" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_301_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4432" SOURCE="code_generated.cpp:310" URAM="0" VARIABLE="mul_ln310_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_27454_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_27486_p0" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_763"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_779_fu_27577_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_779"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_780_fu_27582_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_780"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_781_fu_27587_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_781"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_782_fu_27592_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_782"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_783_fu_27597_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_783"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_784_fu_27602_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_784"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_785_fu_27607_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_785"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_786_fu_27612_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_786"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_787_fu_27617_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_787"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_788_fu_27622_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_788"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_789_fu_27627_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_789"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_790_fu_27632_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_790"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_791_fu_27637_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_791"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_792_fu_27642_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_792"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_793_fu_27647_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_793"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_794_fu_27652_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_794"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_795_fu_27657_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_795"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_796_fu_27662_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_796"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_797_fu_27667_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_797"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_798_fu_27672_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_798"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_799_fu_27677_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_799"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_800_fu_27682_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_800"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_801_fu_27687_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_801"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_802_fu_27692_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_802"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_803_fu_27697_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_803"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_804_fu_27702_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_804"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_805_fu_27707_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_805"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_806_fu_27712_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_806"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_807_fu_27717_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_807"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_808_fu_27722_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_808"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_809_fu_27727_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_809"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_810_fu_27732_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_810"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_811_fu_27737_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_811"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_812_fu_27742_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_812"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_813_fu_27747_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_813"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_814_fu_27752_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_814"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_815_fu_27757_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_815"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_816_fu_27762_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_816"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_817_fu_27767_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_817"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_818_fu_27772_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_818"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_819_fu_27777_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_819"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_820_fu_27782_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_820"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_821_fu_27787_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_821"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_822_fu_27792_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_822"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_823_fu_27797_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_823"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_824_fu_27802_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_824"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_825_fu_27807_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_825"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_826_fu_27812_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_826"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_827_fu_27817_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_827"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_828_fu_27822_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_828"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_829_fu_27827_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_829"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_830_fu_27832_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_830"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_831_fu_27837_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_831"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_832_fu_27842_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_832"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_833_fu_27847_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_833"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_834_fu_27852_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_834"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_835_fu_27857_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_835"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_836_fu_27862_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_836"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_837_fu_27867_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_837"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_838_fu_27872_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_838"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_839_fu_27877_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_839"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_840_fu_27882_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_840"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_841_fu_27887_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_841"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_322_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_842_fu_27892_p2" SOURCE="code_generated.cpp:322" URAM="0" VARIABLE="empty_842"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4433" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4434" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4435" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4436" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4437" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4438" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4439" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4440" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4441" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4442" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4443" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4444" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4445" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4446" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4447" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4448" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4449" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4450" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4451" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4452" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4453" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4454" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4455" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4456" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4457" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4458" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4459" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4460" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4461" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4462" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4463" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4464" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4465" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4466" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4467" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4468" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4469" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4470" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4471" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4472" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4473" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4474" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4475" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4476" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4477" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4478" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4479" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4480" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4481" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4482" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4483" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4484" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4485" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4486" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4487" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4488" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4489" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4490" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4491" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4492" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4493" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4494" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4495" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4496" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4497" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4498" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4499" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4500" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4501" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4502" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4503" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4504" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4505" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4506" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4507" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4508" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4509" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4510" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4511" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_322_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4512" SOURCE="code_generated.cpp:332" URAM="0" VARIABLE="mul_ln332_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_44469_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="add_ln360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_44501_p0" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_844"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_988_fu_44512_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_988"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1005_fu_44517_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1005"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1022_fu_44522_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1022"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1039_fu_44527_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1039"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1056_fu_44532_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1056"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1073_fu_44537_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1073"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1090_fu_44542_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1090"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1107_fu_44547_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1124_fu_44552_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1141_fu_44557_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1158_fu_44562_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1175_fu_44567_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1192_fu_44572_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1209_fu_44577_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1226_fu_44582_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1243_fu_44587_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1260_fu_44592_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1277_fu_44597_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1277"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1294_fu_44602_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1294"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1311_fu_44607_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1328_fu_44612_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1345_fu_44617_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1362_fu_44622_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1379_fu_44627_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1396_fu_44632_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1413_fu_44637_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1413"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1430_fu_44642_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1430"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1447_fu_44647_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1464_fu_44652_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1481_fu_44657_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1498_fu_44662_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_1515_fu_44667_p2" SOURCE="code_generated.cpp:360" URAM="0" VARIABLE="empty_1515"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4513" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4514" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4515" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4516" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4517" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4518" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4519" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4520" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4521" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4522" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4523" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4524" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4525" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4526" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4527" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4528" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4529" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4530" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4531" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4532" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4533" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4534" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4535" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4536" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4537" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4538" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4539" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4540" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4541" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4542" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4543" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4544" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4545" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4546" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4547" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4548" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4549" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4550" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4551" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_360_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_10ns_19_4_1_U4552" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="mul_ln369_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4350" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4351" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4352" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4353" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4354" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4355" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4356" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4357" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4358" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4359" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4360" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4361" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4362" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4363" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4364" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4365" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4366" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4367" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4368" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4369" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4370" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4371" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4372" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4373" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4374" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4375" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4376" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4377" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4378" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4379" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4380" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4381" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4382" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4383" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4384" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4385" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4386" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4387" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4388" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_360_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U4389" SOURCE="code_generated.cpp:369" URAM="0" VARIABLE="tmp129"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export disable_deadlock_detection="1" ipname="kernel_nlp"/>
        <config_interface m_axi_conservative_mode="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="alpha_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="beta_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA" index="2" direction="inout" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_A" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vA_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vu1" index="3" direction="in" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_u1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vu1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vu1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ve1" index="4" direction="in" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_e1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ve1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ve1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vu2" index="5" direction="in" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_u2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vu2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vu2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ve2" index="6" direction="in" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_e2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ve2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ve2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vw" index="7" direction="inout" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_w" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vw_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vw_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vx" index="8" direction="inout" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_x" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vx_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vx_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vy" index="9" direction="in" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_y" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vy_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vy_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vz" index="10" direction="in" srcType="vector&lt;double, 16&gt;*" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_z" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vz_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vz_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha_1" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x14" name="alpha_2" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 63 to 32 of alpha"/>
                    </fields>
                </register>
                <register offset="0x1c" name="beta_1" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="beta_2" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 63 to 32 of beta"/>
                    </fields>
                </register>
                <register offset="0x28" name="vA_1" access="W" description="Data signal of vA" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA" access="W" description="Bit 31 to 0 of vA"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vA_2" access="W" description="Data signal of vA" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA" access="W" description="Bit 63 to 32 of vA"/>
                    </fields>
                </register>
                <register offset="0x34" name="vu1_1" access="W" description="Data signal of vu1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vu1" access="W" description="Bit 31 to 0 of vu1"/>
                    </fields>
                </register>
                <register offset="0x38" name="vu1_2" access="W" description="Data signal of vu1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vu1" access="W" description="Bit 63 to 32 of vu1"/>
                    </fields>
                </register>
                <register offset="0x40" name="ve1_1" access="W" description="Data signal of ve1" range="32">
                    <fields>
                        <field offset="0" width="32" name="ve1" access="W" description="Bit 31 to 0 of ve1"/>
                    </fields>
                </register>
                <register offset="0x44" name="ve1_2" access="W" description="Data signal of ve1" range="32">
                    <fields>
                        <field offset="0" width="32" name="ve1" access="W" description="Bit 63 to 32 of ve1"/>
                    </fields>
                </register>
                <register offset="0x4c" name="vu2_1" access="W" description="Data signal of vu2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vu2" access="W" description="Bit 31 to 0 of vu2"/>
                    </fields>
                </register>
                <register offset="0x50" name="vu2_2" access="W" description="Data signal of vu2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vu2" access="W" description="Bit 63 to 32 of vu2"/>
                    </fields>
                </register>
                <register offset="0x58" name="ve2_1" access="W" description="Data signal of ve2" range="32">
                    <fields>
                        <field offset="0" width="32" name="ve2" access="W" description="Bit 31 to 0 of ve2"/>
                    </fields>
                </register>
                <register offset="0x5c" name="ve2_2" access="W" description="Data signal of ve2" range="32">
                    <fields>
                        <field offset="0" width="32" name="ve2" access="W" description="Bit 63 to 32 of ve2"/>
                    </fields>
                </register>
                <register offset="0x64" name="vw_1" access="W" description="Data signal of vw" range="32">
                    <fields>
                        <field offset="0" width="32" name="vw" access="W" description="Bit 31 to 0 of vw"/>
                    </fields>
                </register>
                <register offset="0x68" name="vw_2" access="W" description="Data signal of vw" range="32">
                    <fields>
                        <field offset="0" width="32" name="vw" access="W" description="Bit 63 to 32 of vw"/>
                    </fields>
                </register>
                <register offset="0x70" name="vx_1" access="W" description="Data signal of vx" range="32">
                    <fields>
                        <field offset="0" width="32" name="vx" access="W" description="Bit 31 to 0 of vx"/>
                    </fields>
                </register>
                <register offset="0x74" name="vx_2" access="W" description="Data signal of vx" range="32">
                    <fields>
                        <field offset="0" width="32" name="vx" access="W" description="Bit 63 to 32 of vx"/>
                    </fields>
                </register>
                <register offset="0x7c" name="vy_1" access="W" description="Data signal of vy" range="32">
                    <fields>
                        <field offset="0" width="32" name="vy" access="W" description="Bit 31 to 0 of vy"/>
                    </fields>
                </register>
                <register offset="0x80" name="vy_2" access="W" description="Data signal of vy" range="32">
                    <fields>
                        <field offset="0" width="32" name="vy" access="W" description="Bit 63 to 32 of vy"/>
                    </fields>
                </register>
                <register offset="0x88" name="vz_1" access="W" description="Data signal of vz" range="32">
                    <fields>
                        <field offset="0" width="32" name="vz" access="W" description="Bit 31 to 0 of vz"/>
                    </fields>
                </register>
                <register offset="0x8c" name="vz_2" access="W" description="Data signal of vz" range="32">
                    <fields>
                        <field offset="0" width="32" name="vz" access="W" description="Bit 63 to 32 of vz"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="vA"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="vu1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="ve1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="vu2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="ve2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="vw"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="vx"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="vy"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="vz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_A:m_axi_kernel_u1:m_axi_kernel_e1:m_axi_kernel_u2:m_axi_kernel_e2:m_axi_kernel_w:m_axi_kernel_x:m_axi_kernel_y:m_axi_kernel_z</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_A_" paramPrefix="C_M_AXI_KERNEL_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_A_ARADDR</port>
                <port>m_axi_kernel_A_ARBURST</port>
                <port>m_axi_kernel_A_ARCACHE</port>
                <port>m_axi_kernel_A_ARID</port>
                <port>m_axi_kernel_A_ARLEN</port>
                <port>m_axi_kernel_A_ARLOCK</port>
                <port>m_axi_kernel_A_ARPROT</port>
                <port>m_axi_kernel_A_ARQOS</port>
                <port>m_axi_kernel_A_ARREADY</port>
                <port>m_axi_kernel_A_ARREGION</port>
                <port>m_axi_kernel_A_ARSIZE</port>
                <port>m_axi_kernel_A_ARUSER</port>
                <port>m_axi_kernel_A_ARVALID</port>
                <port>m_axi_kernel_A_AWADDR</port>
                <port>m_axi_kernel_A_AWBURST</port>
                <port>m_axi_kernel_A_AWCACHE</port>
                <port>m_axi_kernel_A_AWID</port>
                <port>m_axi_kernel_A_AWLEN</port>
                <port>m_axi_kernel_A_AWLOCK</port>
                <port>m_axi_kernel_A_AWPROT</port>
                <port>m_axi_kernel_A_AWQOS</port>
                <port>m_axi_kernel_A_AWREADY</port>
                <port>m_axi_kernel_A_AWREGION</port>
                <port>m_axi_kernel_A_AWSIZE</port>
                <port>m_axi_kernel_A_AWUSER</port>
                <port>m_axi_kernel_A_AWVALID</port>
                <port>m_axi_kernel_A_BID</port>
                <port>m_axi_kernel_A_BREADY</port>
                <port>m_axi_kernel_A_BRESP</port>
                <port>m_axi_kernel_A_BUSER</port>
                <port>m_axi_kernel_A_BVALID</port>
                <port>m_axi_kernel_A_RDATA</port>
                <port>m_axi_kernel_A_RID</port>
                <port>m_axi_kernel_A_RLAST</port>
                <port>m_axi_kernel_A_RREADY</port>
                <port>m_axi_kernel_A_RRESP</port>
                <port>m_axi_kernel_A_RUSER</port>
                <port>m_axi_kernel_A_RVALID</port>
                <port>m_axi_kernel_A_WDATA</port>
                <port>m_axi_kernel_A_WID</port>
                <port>m_axi_kernel_A_WLAST</port>
                <port>m_axi_kernel_A_WREADY</port>
                <port>m_axi_kernel_A_WSTRB</port>
                <port>m_axi_kernel_A_WUSER</port>
                <port>m_axi_kernel_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="vA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_u1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_u1_" paramPrefix="C_M_AXI_KERNEL_U1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_u1_ARADDR</port>
                <port>m_axi_kernel_u1_ARBURST</port>
                <port>m_axi_kernel_u1_ARCACHE</port>
                <port>m_axi_kernel_u1_ARID</port>
                <port>m_axi_kernel_u1_ARLEN</port>
                <port>m_axi_kernel_u1_ARLOCK</port>
                <port>m_axi_kernel_u1_ARPROT</port>
                <port>m_axi_kernel_u1_ARQOS</port>
                <port>m_axi_kernel_u1_ARREADY</port>
                <port>m_axi_kernel_u1_ARREGION</port>
                <port>m_axi_kernel_u1_ARSIZE</port>
                <port>m_axi_kernel_u1_ARUSER</port>
                <port>m_axi_kernel_u1_ARVALID</port>
                <port>m_axi_kernel_u1_AWADDR</port>
                <port>m_axi_kernel_u1_AWBURST</port>
                <port>m_axi_kernel_u1_AWCACHE</port>
                <port>m_axi_kernel_u1_AWID</port>
                <port>m_axi_kernel_u1_AWLEN</port>
                <port>m_axi_kernel_u1_AWLOCK</port>
                <port>m_axi_kernel_u1_AWPROT</port>
                <port>m_axi_kernel_u1_AWQOS</port>
                <port>m_axi_kernel_u1_AWREADY</port>
                <port>m_axi_kernel_u1_AWREGION</port>
                <port>m_axi_kernel_u1_AWSIZE</port>
                <port>m_axi_kernel_u1_AWUSER</port>
                <port>m_axi_kernel_u1_AWVALID</port>
                <port>m_axi_kernel_u1_BID</port>
                <port>m_axi_kernel_u1_BREADY</port>
                <port>m_axi_kernel_u1_BRESP</port>
                <port>m_axi_kernel_u1_BUSER</port>
                <port>m_axi_kernel_u1_BVALID</port>
                <port>m_axi_kernel_u1_RDATA</port>
                <port>m_axi_kernel_u1_RID</port>
                <port>m_axi_kernel_u1_RLAST</port>
                <port>m_axi_kernel_u1_RREADY</port>
                <port>m_axi_kernel_u1_RRESP</port>
                <port>m_axi_kernel_u1_RUSER</port>
                <port>m_axi_kernel_u1_RVALID</port>
                <port>m_axi_kernel_u1_WDATA</port>
                <port>m_axi_kernel_u1_WID</port>
                <port>m_axi_kernel_u1_WLAST</port>
                <port>m_axi_kernel_u1_WREADY</port>
                <port>m_axi_kernel_u1_WSTRB</port>
                <port>m_axi_kernel_u1_WUSER</port>
                <port>m_axi_kernel_u1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vu1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="vu1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_e1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_e1_" paramPrefix="C_M_AXI_KERNEL_E1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_e1_ARADDR</port>
                <port>m_axi_kernel_e1_ARBURST</port>
                <port>m_axi_kernel_e1_ARCACHE</port>
                <port>m_axi_kernel_e1_ARID</port>
                <port>m_axi_kernel_e1_ARLEN</port>
                <port>m_axi_kernel_e1_ARLOCK</port>
                <port>m_axi_kernel_e1_ARPROT</port>
                <port>m_axi_kernel_e1_ARQOS</port>
                <port>m_axi_kernel_e1_ARREADY</port>
                <port>m_axi_kernel_e1_ARREGION</port>
                <port>m_axi_kernel_e1_ARSIZE</port>
                <port>m_axi_kernel_e1_ARUSER</port>
                <port>m_axi_kernel_e1_ARVALID</port>
                <port>m_axi_kernel_e1_AWADDR</port>
                <port>m_axi_kernel_e1_AWBURST</port>
                <port>m_axi_kernel_e1_AWCACHE</port>
                <port>m_axi_kernel_e1_AWID</port>
                <port>m_axi_kernel_e1_AWLEN</port>
                <port>m_axi_kernel_e1_AWLOCK</port>
                <port>m_axi_kernel_e1_AWPROT</port>
                <port>m_axi_kernel_e1_AWQOS</port>
                <port>m_axi_kernel_e1_AWREADY</port>
                <port>m_axi_kernel_e1_AWREGION</port>
                <port>m_axi_kernel_e1_AWSIZE</port>
                <port>m_axi_kernel_e1_AWUSER</port>
                <port>m_axi_kernel_e1_AWVALID</port>
                <port>m_axi_kernel_e1_BID</port>
                <port>m_axi_kernel_e1_BREADY</port>
                <port>m_axi_kernel_e1_BRESP</port>
                <port>m_axi_kernel_e1_BUSER</port>
                <port>m_axi_kernel_e1_BVALID</port>
                <port>m_axi_kernel_e1_RDATA</port>
                <port>m_axi_kernel_e1_RID</port>
                <port>m_axi_kernel_e1_RLAST</port>
                <port>m_axi_kernel_e1_RREADY</port>
                <port>m_axi_kernel_e1_RRESP</port>
                <port>m_axi_kernel_e1_RUSER</port>
                <port>m_axi_kernel_e1_RVALID</port>
                <port>m_axi_kernel_e1_WDATA</port>
                <port>m_axi_kernel_e1_WID</port>
                <port>m_axi_kernel_e1_WLAST</port>
                <port>m_axi_kernel_e1_WREADY</port>
                <port>m_axi_kernel_e1_WSTRB</port>
                <port>m_axi_kernel_e1_WUSER</port>
                <port>m_axi_kernel_e1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="ve1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="ve1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_u2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_u2_" paramPrefix="C_M_AXI_KERNEL_U2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_u2_ARADDR</port>
                <port>m_axi_kernel_u2_ARBURST</port>
                <port>m_axi_kernel_u2_ARCACHE</port>
                <port>m_axi_kernel_u2_ARID</port>
                <port>m_axi_kernel_u2_ARLEN</port>
                <port>m_axi_kernel_u2_ARLOCK</port>
                <port>m_axi_kernel_u2_ARPROT</port>
                <port>m_axi_kernel_u2_ARQOS</port>
                <port>m_axi_kernel_u2_ARREADY</port>
                <port>m_axi_kernel_u2_ARREGION</port>
                <port>m_axi_kernel_u2_ARSIZE</port>
                <port>m_axi_kernel_u2_ARUSER</port>
                <port>m_axi_kernel_u2_ARVALID</port>
                <port>m_axi_kernel_u2_AWADDR</port>
                <port>m_axi_kernel_u2_AWBURST</port>
                <port>m_axi_kernel_u2_AWCACHE</port>
                <port>m_axi_kernel_u2_AWID</port>
                <port>m_axi_kernel_u2_AWLEN</port>
                <port>m_axi_kernel_u2_AWLOCK</port>
                <port>m_axi_kernel_u2_AWPROT</port>
                <port>m_axi_kernel_u2_AWQOS</port>
                <port>m_axi_kernel_u2_AWREADY</port>
                <port>m_axi_kernel_u2_AWREGION</port>
                <port>m_axi_kernel_u2_AWSIZE</port>
                <port>m_axi_kernel_u2_AWUSER</port>
                <port>m_axi_kernel_u2_AWVALID</port>
                <port>m_axi_kernel_u2_BID</port>
                <port>m_axi_kernel_u2_BREADY</port>
                <port>m_axi_kernel_u2_BRESP</port>
                <port>m_axi_kernel_u2_BUSER</port>
                <port>m_axi_kernel_u2_BVALID</port>
                <port>m_axi_kernel_u2_RDATA</port>
                <port>m_axi_kernel_u2_RID</port>
                <port>m_axi_kernel_u2_RLAST</port>
                <port>m_axi_kernel_u2_RREADY</port>
                <port>m_axi_kernel_u2_RRESP</port>
                <port>m_axi_kernel_u2_RUSER</port>
                <port>m_axi_kernel_u2_RVALID</port>
                <port>m_axi_kernel_u2_WDATA</port>
                <port>m_axi_kernel_u2_WID</port>
                <port>m_axi_kernel_u2_WLAST</port>
                <port>m_axi_kernel_u2_WREADY</port>
                <port>m_axi_kernel_u2_WSTRB</port>
                <port>m_axi_kernel_u2_WUSER</port>
                <port>m_axi_kernel_u2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vu2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="vu2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_e2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_e2_" paramPrefix="C_M_AXI_KERNEL_E2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_e2_ARADDR</port>
                <port>m_axi_kernel_e2_ARBURST</port>
                <port>m_axi_kernel_e2_ARCACHE</port>
                <port>m_axi_kernel_e2_ARID</port>
                <port>m_axi_kernel_e2_ARLEN</port>
                <port>m_axi_kernel_e2_ARLOCK</port>
                <port>m_axi_kernel_e2_ARPROT</port>
                <port>m_axi_kernel_e2_ARQOS</port>
                <port>m_axi_kernel_e2_ARREADY</port>
                <port>m_axi_kernel_e2_ARREGION</port>
                <port>m_axi_kernel_e2_ARSIZE</port>
                <port>m_axi_kernel_e2_ARUSER</port>
                <port>m_axi_kernel_e2_ARVALID</port>
                <port>m_axi_kernel_e2_AWADDR</port>
                <port>m_axi_kernel_e2_AWBURST</port>
                <port>m_axi_kernel_e2_AWCACHE</port>
                <port>m_axi_kernel_e2_AWID</port>
                <port>m_axi_kernel_e2_AWLEN</port>
                <port>m_axi_kernel_e2_AWLOCK</port>
                <port>m_axi_kernel_e2_AWPROT</port>
                <port>m_axi_kernel_e2_AWQOS</port>
                <port>m_axi_kernel_e2_AWREADY</port>
                <port>m_axi_kernel_e2_AWREGION</port>
                <port>m_axi_kernel_e2_AWSIZE</port>
                <port>m_axi_kernel_e2_AWUSER</port>
                <port>m_axi_kernel_e2_AWVALID</port>
                <port>m_axi_kernel_e2_BID</port>
                <port>m_axi_kernel_e2_BREADY</port>
                <port>m_axi_kernel_e2_BRESP</port>
                <port>m_axi_kernel_e2_BUSER</port>
                <port>m_axi_kernel_e2_BVALID</port>
                <port>m_axi_kernel_e2_RDATA</port>
                <port>m_axi_kernel_e2_RID</port>
                <port>m_axi_kernel_e2_RLAST</port>
                <port>m_axi_kernel_e2_RREADY</port>
                <port>m_axi_kernel_e2_RRESP</port>
                <port>m_axi_kernel_e2_RUSER</port>
                <port>m_axi_kernel_e2_RVALID</port>
                <port>m_axi_kernel_e2_WDATA</port>
                <port>m_axi_kernel_e2_WID</port>
                <port>m_axi_kernel_e2_WLAST</port>
                <port>m_axi_kernel_e2_WREADY</port>
                <port>m_axi_kernel_e2_WSTRB</port>
                <port>m_axi_kernel_e2_WUSER</port>
                <port>m_axi_kernel_e2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="ve2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="ve2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_w" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_w_" paramPrefix="C_M_AXI_KERNEL_W_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_w_ARADDR</port>
                <port>m_axi_kernel_w_ARBURST</port>
                <port>m_axi_kernel_w_ARCACHE</port>
                <port>m_axi_kernel_w_ARID</port>
                <port>m_axi_kernel_w_ARLEN</port>
                <port>m_axi_kernel_w_ARLOCK</port>
                <port>m_axi_kernel_w_ARPROT</port>
                <port>m_axi_kernel_w_ARQOS</port>
                <port>m_axi_kernel_w_ARREADY</port>
                <port>m_axi_kernel_w_ARREGION</port>
                <port>m_axi_kernel_w_ARSIZE</port>
                <port>m_axi_kernel_w_ARUSER</port>
                <port>m_axi_kernel_w_ARVALID</port>
                <port>m_axi_kernel_w_AWADDR</port>
                <port>m_axi_kernel_w_AWBURST</port>
                <port>m_axi_kernel_w_AWCACHE</port>
                <port>m_axi_kernel_w_AWID</port>
                <port>m_axi_kernel_w_AWLEN</port>
                <port>m_axi_kernel_w_AWLOCK</port>
                <port>m_axi_kernel_w_AWPROT</port>
                <port>m_axi_kernel_w_AWQOS</port>
                <port>m_axi_kernel_w_AWREADY</port>
                <port>m_axi_kernel_w_AWREGION</port>
                <port>m_axi_kernel_w_AWSIZE</port>
                <port>m_axi_kernel_w_AWUSER</port>
                <port>m_axi_kernel_w_AWVALID</port>
                <port>m_axi_kernel_w_BID</port>
                <port>m_axi_kernel_w_BREADY</port>
                <port>m_axi_kernel_w_BRESP</port>
                <port>m_axi_kernel_w_BUSER</port>
                <port>m_axi_kernel_w_BVALID</port>
                <port>m_axi_kernel_w_RDATA</port>
                <port>m_axi_kernel_w_RID</port>
                <port>m_axi_kernel_w_RLAST</port>
                <port>m_axi_kernel_w_RREADY</port>
                <port>m_axi_kernel_w_RRESP</port>
                <port>m_axi_kernel_w_RUSER</port>
                <port>m_axi_kernel_w_RVALID</port>
                <port>m_axi_kernel_w_WDATA</port>
                <port>m_axi_kernel_w_WID</port>
                <port>m_axi_kernel_w_WLAST</port>
                <port>m_axi_kernel_w_WREADY</port>
                <port>m_axi_kernel_w_WSTRB</port>
                <port>m_axi_kernel_w_WUSER</port>
                <port>m_axi_kernel_w_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vw"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="vw"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_x" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_x_" paramPrefix="C_M_AXI_KERNEL_X_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_x_ARADDR</port>
                <port>m_axi_kernel_x_ARBURST</port>
                <port>m_axi_kernel_x_ARCACHE</port>
                <port>m_axi_kernel_x_ARID</port>
                <port>m_axi_kernel_x_ARLEN</port>
                <port>m_axi_kernel_x_ARLOCK</port>
                <port>m_axi_kernel_x_ARPROT</port>
                <port>m_axi_kernel_x_ARQOS</port>
                <port>m_axi_kernel_x_ARREADY</port>
                <port>m_axi_kernel_x_ARREGION</port>
                <port>m_axi_kernel_x_ARSIZE</port>
                <port>m_axi_kernel_x_ARUSER</port>
                <port>m_axi_kernel_x_ARVALID</port>
                <port>m_axi_kernel_x_AWADDR</port>
                <port>m_axi_kernel_x_AWBURST</port>
                <port>m_axi_kernel_x_AWCACHE</port>
                <port>m_axi_kernel_x_AWID</port>
                <port>m_axi_kernel_x_AWLEN</port>
                <port>m_axi_kernel_x_AWLOCK</port>
                <port>m_axi_kernel_x_AWPROT</port>
                <port>m_axi_kernel_x_AWQOS</port>
                <port>m_axi_kernel_x_AWREADY</port>
                <port>m_axi_kernel_x_AWREGION</port>
                <port>m_axi_kernel_x_AWSIZE</port>
                <port>m_axi_kernel_x_AWUSER</port>
                <port>m_axi_kernel_x_AWVALID</port>
                <port>m_axi_kernel_x_BID</port>
                <port>m_axi_kernel_x_BREADY</port>
                <port>m_axi_kernel_x_BRESP</port>
                <port>m_axi_kernel_x_BUSER</port>
                <port>m_axi_kernel_x_BVALID</port>
                <port>m_axi_kernel_x_RDATA</port>
                <port>m_axi_kernel_x_RID</port>
                <port>m_axi_kernel_x_RLAST</port>
                <port>m_axi_kernel_x_RREADY</port>
                <port>m_axi_kernel_x_RRESP</port>
                <port>m_axi_kernel_x_RUSER</port>
                <port>m_axi_kernel_x_RVALID</port>
                <port>m_axi_kernel_x_WDATA</port>
                <port>m_axi_kernel_x_WID</port>
                <port>m_axi_kernel_x_WLAST</port>
                <port>m_axi_kernel_x_WREADY</port>
                <port>m_axi_kernel_x_WSTRB</port>
                <port>m_axi_kernel_x_WUSER</port>
                <port>m_axi_kernel_x_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vx"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="vx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_y" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_y_" paramPrefix="C_M_AXI_KERNEL_Y_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_y_ARADDR</port>
                <port>m_axi_kernel_y_ARBURST</port>
                <port>m_axi_kernel_y_ARCACHE</port>
                <port>m_axi_kernel_y_ARID</port>
                <port>m_axi_kernel_y_ARLEN</port>
                <port>m_axi_kernel_y_ARLOCK</port>
                <port>m_axi_kernel_y_ARPROT</port>
                <port>m_axi_kernel_y_ARQOS</port>
                <port>m_axi_kernel_y_ARREADY</port>
                <port>m_axi_kernel_y_ARREGION</port>
                <port>m_axi_kernel_y_ARSIZE</port>
                <port>m_axi_kernel_y_ARUSER</port>
                <port>m_axi_kernel_y_ARVALID</port>
                <port>m_axi_kernel_y_AWADDR</port>
                <port>m_axi_kernel_y_AWBURST</port>
                <port>m_axi_kernel_y_AWCACHE</port>
                <port>m_axi_kernel_y_AWID</port>
                <port>m_axi_kernel_y_AWLEN</port>
                <port>m_axi_kernel_y_AWLOCK</port>
                <port>m_axi_kernel_y_AWPROT</port>
                <port>m_axi_kernel_y_AWQOS</port>
                <port>m_axi_kernel_y_AWREADY</port>
                <port>m_axi_kernel_y_AWREGION</port>
                <port>m_axi_kernel_y_AWSIZE</port>
                <port>m_axi_kernel_y_AWUSER</port>
                <port>m_axi_kernel_y_AWVALID</port>
                <port>m_axi_kernel_y_BID</port>
                <port>m_axi_kernel_y_BREADY</port>
                <port>m_axi_kernel_y_BRESP</port>
                <port>m_axi_kernel_y_BUSER</port>
                <port>m_axi_kernel_y_BVALID</port>
                <port>m_axi_kernel_y_RDATA</port>
                <port>m_axi_kernel_y_RID</port>
                <port>m_axi_kernel_y_RLAST</port>
                <port>m_axi_kernel_y_RREADY</port>
                <port>m_axi_kernel_y_RRESP</port>
                <port>m_axi_kernel_y_RUSER</port>
                <port>m_axi_kernel_y_RVALID</port>
                <port>m_axi_kernel_y_WDATA</port>
                <port>m_axi_kernel_y_WID</port>
                <port>m_axi_kernel_y_WLAST</port>
                <port>m_axi_kernel_y_WREADY</port>
                <port>m_axi_kernel_y_WSTRB</port>
                <port>m_axi_kernel_y_WUSER</port>
                <port>m_axi_kernel_y_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vy"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="vy"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_z" type="axi4full" busTypeName="aximm" mode="master" dataWidth="1024" addrWidth="64" portPrefix="m_axi_kernel_z_" paramPrefix="C_M_AXI_KERNEL_Z_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_z_ARADDR</port>
                <port>m_axi_kernel_z_ARBURST</port>
                <port>m_axi_kernel_z_ARCACHE</port>
                <port>m_axi_kernel_z_ARID</port>
                <port>m_axi_kernel_z_ARLEN</port>
                <port>m_axi_kernel_z_ARLOCK</port>
                <port>m_axi_kernel_z_ARPROT</port>
                <port>m_axi_kernel_z_ARQOS</port>
                <port>m_axi_kernel_z_ARREADY</port>
                <port>m_axi_kernel_z_ARREGION</port>
                <port>m_axi_kernel_z_ARSIZE</port>
                <port>m_axi_kernel_z_ARUSER</port>
                <port>m_axi_kernel_z_ARVALID</port>
                <port>m_axi_kernel_z_AWADDR</port>
                <port>m_axi_kernel_z_AWBURST</port>
                <port>m_axi_kernel_z_AWCACHE</port>
                <port>m_axi_kernel_z_AWID</port>
                <port>m_axi_kernel_z_AWLEN</port>
                <port>m_axi_kernel_z_AWLOCK</port>
                <port>m_axi_kernel_z_AWPROT</port>
                <port>m_axi_kernel_z_AWQOS</port>
                <port>m_axi_kernel_z_AWREADY</port>
                <port>m_axi_kernel_z_AWREGION</port>
                <port>m_axi_kernel_z_AWSIZE</port>
                <port>m_axi_kernel_z_AWUSER</port>
                <port>m_axi_kernel_z_AWVALID</port>
                <port>m_axi_kernel_z_BID</port>
                <port>m_axi_kernel_z_BREADY</port>
                <port>m_axi_kernel_z_BRESP</port>
                <port>m_axi_kernel_z_BUSER</port>
                <port>m_axi_kernel_z_BVALID</port>
                <port>m_axi_kernel_z_RDATA</port>
                <port>m_axi_kernel_z_RID</port>
                <port>m_axi_kernel_z_RLAST</port>
                <port>m_axi_kernel_z_RREADY</port>
                <port>m_axi_kernel_z_RRESP</port>
                <port>m_axi_kernel_z_RUSER</port>
                <port>m_axi_kernel_z_RVALID</port>
                <port>m_axi_kernel_z_WDATA</port>
                <port>m_axi_kernel_z_WID</port>
                <port>m_axi_kernel_z_WLAST</port>
                <port>m_axi_kernel_z_WREADY</port>
                <port>m_axi_kernel_z_WSTRB</port>
                <port>m_axi_kernel_z_WUSER</port>
                <port>m_axi_kernel_z_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vz"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1024" final_bitwidth="1024" argName="vz"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_kernel_A">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_e1">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_e2">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_u1">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_u2">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_w">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_x">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_y">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_kernel_z">1024 -&gt; 1024, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, double</column>
                    <column name="beta">in, double</column>
                    <column name="vA">inout, vector&lt;double 16&gt;*</column>
                    <column name="vu1">in, vector&lt;double 16&gt;*</column>
                    <column name="ve1">in, vector&lt;double 16&gt;*</column>
                    <column name="vu2">in, vector&lt;double 16&gt;*</column>
                    <column name="ve2">in, vector&lt;double 16&gt;*</column>
                    <column name="vw">inout, vector&lt;double 16&gt;*</column>
                    <column name="vx">inout, vector&lt;double 16&gt;*</column>
                    <column name="vy">in, vector&lt;double 16&gt;*</column>
                    <column name="vz">in, vector&lt;double 16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control alpha_1, register, , offset=0x10 range=32</column>
                    <column name="alpha">s_axi_control alpha_2, register, , offset=0x14 range=32</column>
                    <column name="beta">s_axi_control beta_1, register, , offset=0x1c range=32</column>
                    <column name="beta">s_axi_control beta_2, register, , offset=0x20 range=32</column>
                    <column name="vA">m_axi_kernel_A, interface, , </column>
                    <column name="vA">s_axi_control vA_1, register, offset, offset=0x28 range=32</column>
                    <column name="vA">s_axi_control vA_2, register, offset, offset=0x2c range=32</column>
                    <column name="vu1">m_axi_kernel_u1, interface, , </column>
                    <column name="vu1">s_axi_control vu1_1, register, offset, offset=0x34 range=32</column>
                    <column name="vu1">s_axi_control vu1_2, register, offset, offset=0x38 range=32</column>
                    <column name="ve1">m_axi_kernel_e1, interface, , </column>
                    <column name="ve1">s_axi_control ve1_1, register, offset, offset=0x40 range=32</column>
                    <column name="ve1">s_axi_control ve1_2, register, offset, offset=0x44 range=32</column>
                    <column name="vu2">m_axi_kernel_u2, interface, , </column>
                    <column name="vu2">s_axi_control vu2_1, register, offset, offset=0x4c range=32</column>
                    <column name="vu2">s_axi_control vu2_2, register, offset, offset=0x50 range=32</column>
                    <column name="ve2">m_axi_kernel_e2, interface, , </column>
                    <column name="ve2">s_axi_control ve2_1, register, offset, offset=0x58 range=32</column>
                    <column name="ve2">s_axi_control ve2_2, register, offset, offset=0x5c range=32</column>
                    <column name="vw">m_axi_kernel_w, interface, , </column>
                    <column name="vw">s_axi_control vw_1, register, offset, offset=0x64 range=32</column>
                    <column name="vw">s_axi_control vw_2, register, offset, offset=0x68 range=32</column>
                    <column name="vx">m_axi_kernel_x, interface, , </column>
                    <column name="vx">s_axi_control vx_1, register, offset, offset=0x70 range=32</column>
                    <column name="vx">s_axi_control vx_2, register, offset, offset=0x74 range=32</column>
                    <column name="vy">m_axi_kernel_y, interface, , </column>
                    <column name="vy">s_axi_control vy_1, register, offset, offset=0x7c range=32</column>
                    <column name="vy">s_axi_control vy_2, register, offset, offset=0x80 range=32</column>
                    <column name="vz">m_axi_kernel_z, interface, , </column>
                    <column name="vz">s_axi_control vz_1, register, offset, offset=0x88 range=32</column>
                    <column name="vz">s_axi_control vz_2, register, offset, offset=0x8c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_kernel_u1">VITIS_LOOP_14_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:14:19</column>
                    <column name="m_axi_kernel_e1">VITIS_LOOP_37_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:37:19</column>
                    <column name="m_axi_kernel_A">VITIS_LOOP_60_1, Multiple burst reads of length 10000 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:60:19</column>
                    <column name="m_axi_kernel_u2">VITIS_LOOP_85_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:85:19</column>
                    <column name="m_axi_kernel_e2">VITIS_LOOP_108_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:108:20</column>
                    <column name="m_axi_kernel_y">VITIS_LOOP_131_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:131:20</column>
                    <column name="m_axi_kernel_x">VITIS_LOOP_154_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:154:20</column>
                    <column name="m_axi_kernel_z">VITIS_LOOP_177_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:177:20</column>
                    <column name="m_axi_kernel_w">VITIS_LOOP_200_1, Multiple burst reads of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:200:20</column>
                    <column name="m_axi_kernel_A">VITIS_LOOP_223_1, Multiple burst writes of length 10000 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:223:20</column>
                    <column name="m_axi_kernel_x">VITIS_LOOP_249_1, Multiple burst writes of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:249:20</column>
                    <column name="m_axi_kernel_w">VITIS_LOOP_273_1, Multiple burst writes of length 25 and bit width 1024. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., code_generated.cpp:273:20</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_kernel_w">vw, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:273:20</column>
                    <column name="m_axi_kernel_x">vx, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:249:20</column>
                    <column name="m_axi_kernel_A">vA, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:223:20</column>
                    <column name="m_axi_kernel_w">vw, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:200:20</column>
                    <column name="m_axi_kernel_z">vz, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:177:20</column>
                    <column name="m_axi_kernel_x">vx, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:154:20</column>
                    <column name="m_axi_kernel_y">vy, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:131:20</column>
                    <column name="m_axi_kernel_e2">ve2, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:108:20</column>
                    <column name="m_axi_kernel_u2">vu2, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:85:19</column>
                    <column name="m_axi_kernel_A">vA, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:60:19</column>
                    <column name="m_axi_kernel_e1">ve1, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:37:19</column>
                    <column name="m_axi_kernel_u1">vu1, Could not widen since the size of type 'i1024' is greater than or equal to the max_widen_bitwidth threshold of '64'., code_generated.cpp:14:19</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

