// Seed: 1051180418
module module_0;
  logic id_1;
  module_3 modCall_1 ();
  assign module_2.id_0 = 0;
  assign id_1 = id_1;
  assign id_1 = -1;
endmodule
module module_1 ();
  wire id_1 = id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wor   id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wand  id_3
);
  parameter id_5 = -1'b0;
  module_0 modCall_1 ();
  initial assert (-1);
  assign id_1 = -1;
  assign id_1 = (1);
endmodule
module module_3;
endmodule
module module_4 #(
    parameter id_0 = 32'd67,
    parameter id_1 = 32'd29
) (
    output wor  _id_0,
    input  tri1 _id_1,
    input  wor  id_2
);
  module_3 modCall_1 ();
  supply1 [id_1 : -1] id_4;
  assign id_4 = 1;
  logic [id_0 : 1] id_5;
  ;
endmodule
