# ä»é›¶å†™ OS å†…æ ¸-ç¬¬ä¸‰åä¸‰ç¯‡ï¼še1000 ç½‘å¡é©±åŠ¨ â€”â€” è®©ä½ çš„ OS æ¥å…¥ç½‘ç»œä¸–ç•Œï¼

> **â€œæ²¡æœ‰ç½‘ç»œçš„æ“ä½œç³»ç»Ÿï¼Œåªæ˜¯ä¿¡æ¯å­¤å²›ã€‚  
> ä»Šå¤©ï¼Œæˆ‘ä»¬å®ç° Intel e1000 ç½‘å¡é©±åŠ¨ï¼Œè®© MyOS èƒ½ ping é€šå¤–éƒ¨ä¸–ç•Œï¼â€**

åœ¨å‰é¢çš„ç¯‡ç« ä¸­ï¼Œæˆ‘ä»¬æ„å»ºäº†å®Œæ•´çš„æ¡Œé¢ç³»ç»Ÿï¼š  
âœ… **çª—å£ç®¡ç†å™¨**  
âœ… **LVGL GUI**  
âœ… **æ–‡ä»¶ç³»ç»Ÿ**  

ä½†æ‰€æœ‰æ“ä½œéƒ½å±€é™åœ¨æœ¬åœ°â€”â€”**æ— æ³•è®¿é—®äº’è”ç½‘**ï¼Œ**æ— æ³•ä¸å…¶ä»–æœºå™¨é€šä¿¡**ã€‚  

çœŸæ­£çš„æ“ä½œç³»ç»Ÿå¿…é¡»æ”¯æŒ**ç½‘ç»œåŠŸèƒ½**ï¼  
è€Œ **Intel 8254x ç³»åˆ—ï¼ˆe1000ï¼‰** æ˜¯ QEMU å®Œç¾æ¨¡æ‹Ÿçš„ç»å…¸ç½‘å¡ï¼Œ  
ä¹Ÿæ˜¯å­¦ä¹ ç½‘ç»œé©±åŠ¨çš„æœ€ä½³èµ·ç‚¹ã€‚

ä»Šå¤©ï¼Œæˆ‘ä»¬å°±æ¥ï¼š  
âœ… **è§£æ e1000 ç¡¬ä»¶æ¶æ„**  
âœ… **å®ç° MMIO å¯„å­˜å™¨è®¿é—®**  
âœ… **é…ç½®æ¥æ”¶/å‘é€æè¿°ç¬¦**  
âœ… **å¤„ç†ç½‘å¡ä¸­æ–­**  
âœ… **å‘é€ç¬¬ä¸€ä¸ª ICMP Ping åŒ…**  

è®©ä½ çš„ OS æ‹¥æœ‰**çœŸæ­£çš„ç½‘ç»œèƒ½åŠ›**ï¼

---

## ğŸŒ ä¸€ã€e1000 ç¡¬ä»¶åŸºç¡€

### ä¸ºä»€ä¹ˆé€‰æ‹© e1000ï¼Ÿ
- **QEMU åŸç”Ÿæ”¯æŒ**ï¼š`-netdev user,id=n1 -device e1000,netdev=n1`  
- **æ–‡æ¡£é½å…¨**ï¼šIntel å®˜æ–¹ã€Š8254x Software Developerâ€™s Manualã€‹  
- **æ¶æ„ç»å…¸**ï¼šDMA æè¿°ç¬¦ + ä¸­æ–­é©±åŠ¨  

### e1000 å…³é”®ç»„ä»¶ï¼š
| ç»„ä»¶ | ä½œç”¨ |
|------|------|
| **MMIO å¯„å­˜å™¨** | æ§åˆ¶ç½‘å¡ï¼ˆåŸºåœ°å€ç”± PCI é…ç½®ç©ºé—´æä¾›ï¼‰|
| **æ¥æ”¶æè¿°ç¬¦ç¯** | ç½‘å¡å­˜æ”¾æ¥æ”¶åˆ°çš„å¸§ |
| **å‘é€æè¿°ç¬¦ç¯** | CPU æäº¤å¾…å‘é€çš„å¸§ |
| **ä¸­æ–­ç³»ç»Ÿ** | é€šçŸ¥ CPU å¸§æ¥æ”¶/å‘é€å®Œæˆ |

> ğŸ’¡ **e1000 é€šè¿‡ DMA ç›´æ¥è¯»å†™ç‰©ç†å†…å­˜ï¼Œæ— éœ€ CPU æ‹·è´æ•°æ®**ï¼

---

## ğŸ”Œ äºŒã€PCI è®¾å¤‡æ¢æµ‹

### 1. **æ‰«æ PCI æ€»çº¿**
e1000 çš„ PCI Vendor ID = `0x8086`ï¼ˆIntelï¼‰ï¼ŒDevice ID = `0x100E`ï¼ˆQEMU æ¨¡æ‹Ÿï¼‰

```c
// drivers/pci.c
bool pci_scan_for_e1000() {
    for (int bus = 0; bus < 256; bus++) {
        for (int slot = 0; slot < 32; slot++) {
            for (int func = 0; func < 8; func++) {
                uint16_t vendor = pci_read_word(bus, slot, func, 0x00);
                if (vendor == 0xFFFF) continue; // æ— æ•ˆè®¾å¤‡
                
                uint16_t device = pci_read_word(bus, slot, func, 0x02);
                if (vendor == 0x8086 && device == 0x100E) {
                    // æ‰¾åˆ° e1000
                    e1000_bus = bus;
                    e1000_slot = slot;
                    e1000_func = func;
                    return true;
                }
            }
        }
    }
    return false;
}
```

### 2. **è·å– BARï¼ˆBase Address Registerï¼‰**
```c
void e1000_init_mmio() {
    // è¯»å– BAR0ï¼ˆMMIO åŸºåœ°å€ï¼‰
    uint32_t bar0 = pci_read_dword(e1000_bus, e1000_slot, e1000_func, 0x10);
    uint32_t mmio_base = bar0 & 0xFFFFFFF0; // æ¸…é™¤æ ‡å¿—ä½
    
    // æ˜ å°„åˆ°å†…æ ¸è™šæ‹Ÿåœ°å€
    e1000_mmio_vaddr = (void*)(mmio_base + KERNEL_VIRTUAL_BASE);
    map_range(mmio_base, (uint32_t)e1000_mmio_vaddr, 128 * 1024, 
              PAGE_PRESENT | PAGE_RW | PAGE_GLOBAL);
}
```

> ğŸ”‘ **MMIO å¯„å­˜å™¨é€šè¿‡å†…å­˜æ˜ å°„è®¿é—®ï¼Œæ— éœ€ inb/outb**ï¼

---

## ğŸ“¡ ä¸‰ã€e1000 å¯„å­˜å™¨æ“ä½œ

### 1. **å¯„å­˜å™¨å®šä¹‰**
```c
// drivers/e1000.h
#define E1000_REG_CTRL     0x0000  // æ§åˆ¶å¯„å­˜å™¨
#define E1000_REG_STATUS   0x0008  // çŠ¶æ€å¯„å­˜å™¨
#define E1000_REG_ICR      0x00C0  // ä¸­æ–­åŸå› 
#define E1000_REG_IMS      0x00D0  // ä¸­æ–­å±è”½
#define E1000_REG_RCTL     0x0100  // æ¥æ”¶æ§åˆ¶
#define E1000_REG_TCTL     0x0400  // å‘é€æ§åˆ¶
#define E1000_REG_RDBAL    0x2800  // æ¥æ”¶æè¿°ç¬¦åŸºåœ°å€ä½ 32 ä½
#define E1000_REG_TDBAL    0x3800  // å‘é€æè¿°ç¬¦åŸºåœ°å€ä½ 32 ä½
```

### 2. **è¯»å†™å®**
```c
static inline uint32_t e1000_read(uint32_t reg) {
    return *(volatile uint32_t*)((char*)e1000_mmio_vaddr + reg);
}

static inline void e1000_write(uint32_t reg, uint32_t value) {
    *(volatile uint32_t*)((char*)e1000_mmio_vaddr + reg) = value;
}
```

---

## ğŸ“¦ å››ã€æ¥æ”¶/å‘é€æè¿°ç¬¦

### 1. **æè¿°ç¬¦ç»“æ„**
```c
// æ¥æ”¶æè¿°ç¬¦ï¼ˆ64 å­—èŠ‚ï¼‰
struct e1000_rx_desc {
    uint64_t buffer_addr;    // ç‰©ç†åœ°å€ï¼ˆ2KB ç¼“å†²åŒºï¼‰
    uint16_t length;         // æ¥æ”¶é•¿åº¦
    uint16_t checksum;
    uint8_t status;          // DD=1 è¡¨ç¤ºæœ‰æ•ˆ
    uint8_t errors;
    uint16_t special;
};

// å‘é€æè¿°ç¬¦ï¼ˆ16 å­—èŠ‚ï¼‰
struct e1000_tx_desc {
    uint64_t buffer_addr;    // ç‰©ç†åœ°å€
    uint16_t length;
    uint8_t cso;             // Checksum offset
    uint8_t cmd;             // RS=1 æŠ¥å‘ŠçŠ¶æ€, EOP=1 ç»“æŸåŒ…
    uint8_t status;          // DD=1 è¡¨ç¤ºå®Œæˆ
    uint8_t css;
    uint16_t special;
};
```

### 2. **åˆå§‹åŒ–æè¿°ç¬¦ç¯**
```c
void e1000_init_rx_ring() {
    // 1. åˆ†é… 32 ä¸ªæ¥æ”¶ç¼“å†²åŒºï¼ˆæ¯ä¸ª 2KBï¼‰
    for (int i = 0; i < RX_DESC_COUNT; i++) {
        rx_buffers[i] = buddy_alloc_pages(1); // 2KB = åŠé¡µ
        rx_descs[i].buffer_addr = (uint64_t)rx_buffers[i];
        rx_descs[i].status = 0;
    }
    
    // 2. è®¾ç½®æ¥æ”¶æè¿°ç¬¦åŸºåœ°å€
    e1000_write(E1000_REG_RDBAL, (uint32_t)rx_descs);
    e1000_write(E1000_REG_RDBAH, 0);
    e1000_write(E1000_REG_RDLEN, RX_DESC_COUNT * sizeof(struct e1000_rx_desc));
    e1000_write(E1000_REG_RDH, 0);
    e1000_write(E1000_REG_RDT, RX_DESC_COUNT - 1); // å°¾æŒ‡é’ˆ
    
    // 3. å¯ç”¨æ¥æ”¶
    e1000_write(E1000_REG_RCTL, 
                E1000_RCTL_EN |     // å¯ç”¨æ¥æ”¶
                E1000_RCTL_BAM |    // å¹¿æ’­æ¥æ”¶
                E1000_RCTL_LBM_NONE | 
                E1000_RCTL_RDMTS_HALF |
                E1000_RCTL_BSIZE_2048);
}
```

---

## âš¡ äº”ã€ä¸­æ–­å¤„ç†

### 1. **å¯ç”¨ä¸­æ–­**
```c
void e1000_enable_interrupts() {
    // å±è”½æ‰€æœ‰ä¸­æ–­
    e1000_write(E1000_REG_IMC, 0xFFFFFFFF);
    
    // ä»…å¯ç”¨æ¥æ”¶/å‘é€å®Œæˆä¸­æ–­
    e1000_write(E1000_REG_IMS, 
                E1000_IMS_RXT0 |    // æ¥æ”¶è¶…æ—¶
                E1000_IMS_RXDMT0 |  // æ¥æ”¶æè¿°ç¬¦æœ€å°é˜ˆå€¼
                E1000_IMS_TXDW);    // å‘é€æè¿°ç¬¦å†™å›
    
    // å…è®¸ PCI ä¸­æ–­
    pci_write_word(e1000_bus, e1000_slot, e1000_func, 0x3C, 0x000A); // IRQ 10
    pic_enable_irq(10);
}
```

### 2. **ä¸­æ–­å¤„ç†ç¨‹åº**
```c
void e1000_irq_handler() {
    uint32_t icr = e1000_read(E1000_REG_ICR); // è¯»å–ä¸­æ–­åŸå› ï¼ˆè‡ªåŠ¨æ¸…é›¶ï¼‰
    
    if (icr & (E1000_ICR_RXT0 | E1000_ICR_RXDMT0)) {
        // å¤„ç†æ¥æ”¶å¸§
        e1000_handle_rx();
    }
    
    if (icr & E1000_ICR_TXDW) {
        // å¤„ç†å‘é€å®Œæˆ
        e1000_handle_tx();
    }
    
    // å‘é€ EOI
    outb(0xA0, 0x20);
    outb(0x20, 0x20);
}
```

---

## ğŸ“¤ å…­ã€å‘é€ç¬¬ä¸€ä¸ª Ping åŒ…

### 1. **æ„å»º ICMP Echo Request**
```c
void send_ping(uint32_t dst_ip) {
    // 1. åˆ†é…å‘é€ç¼“å†²åŒº
    uint8_t *packet = buddy_alloc_pages(1); // 2KB è¶³å¤Ÿ
    
    // 2. æ„å»ºä»¥å¤ªç½‘å¸§å¤´
    struct eth_header *eth = (void*)packet;
    memcpy(eth->dst, "\xFF\xFF\xFF\xFF\xFF\xFF", 6); // å¹¿æ’­
    memcpy(eth->src, e1000_mac, 6);
    eth->type = 0x0800; // IPv4
    
    // 3. æ„å»º IP å¤´
    struct ip_header *ip = (void*)(packet + 14);
    ip->version_ihl = 0x45;
    ip->tos = 0;
    ip->total_length = htons(28 + 20); // ICMP + IP
    ip->id = htons(1);
    ip->frag_off = 0;
    ip->ttl = 64;
    ip->protocol = 1; // ICMP
    ip->src_ip = htonl(0x0A000001); // 10.0.0.1
    ip->dst_ip = htonl(dst_ip);
    ip->checksum = 0;
    ip->checksum = ip_checksum(ip, 20);
    
    // 4. æ„å»º ICMP å¤´
    struct icmp_header *icmp = (void*)(packet + 14 + 20);
    icmp->type = 8; // Echo Request
    icmp->code = 0;
    icmp->checksum = 0;
    icmp->id = htons(0x1234);
    icmp->seq = htons(1);
    memcpy(icmp->data, "MyOS Ping", 10);
    icmp->checksum = icmp_checksum(icmp, 18);
    
    // 5. æäº¤åˆ°å‘é€æè¿°ç¬¦
    tx_descs[tx_tail].buffer_addr = (uint64_t)packet;
    tx_descs[tx_tail].length = 14 + 20 + 18;
    tx_descs[tx_tail].cmd = E1000_TXD_CMD_RS | E1000_TXD_CMD_EOP;
    tx_descs[tx_tail].status = 0;
    
    // 6. æ›´æ–°å°¾æŒ‡é’ˆ
    tx_tail = (tx_tail + 1) % TX_DESC_COUNT;
    e1000_write(E1000_REG_TDT, tx_tail);
}
```

### 2. **QEMU æµ‹è¯•å‘½ä»¤**
```bash
# å¯ç”¨ e1000 ç½‘å¡ + ç”¨æˆ·æ¨¡å¼ç½‘ç»œï¼ˆè‡ªåŠ¨åˆ†é… 10.0.2.15ï¼‰
qemu-system-i386 -kernel kernel.bin -hda disk.img \
                 -netdev user,id=n1 -device e1000,netdev=n1

# åœ¨ MyOS ä¸­ ping ç½‘å…³ï¼ˆQEMU é»˜è®¤ç½‘å…³ 10.0.2.2ï¼‰
ping 10.0.2.2
```

---

## ğŸ§ª ä¸ƒã€æµ‹è¯•ï¼šæ¥æ”¶ Ping å›å¤

### 1. **å¤„ç†æ¥æ”¶å¸§**
```c
void e1000_handle_rx() {
    while (rx_descs[rx_head].status & 0x01) { // DD=1
        uint8_t *buffer = rx_buffers[rx_head];
        uint16_t length = rx_descs[rx_head].length;
        
        // æ£€æŸ¥æ˜¯å¦ä¸º ICMP Echo Reply
        if (is_icmp_echo_reply(buffer, length)) {
            printk("Ping reply received!\n");
        }
        
        // é‡æ–°æŒ‚è½½ç¼“å†²åŒº
        rx_descs[rx_head].status = 0;
        rx_head = (rx_head + 1) % RX_DESC_COUNT;
        e1000_write(E1000_REG_RDT, rx_head - 1);
    }
}
```

### 2. **è¿è¡Œæ•ˆæœ**
```
MyOS# ping 10.0.2.2
Sending ping to 10.0.2.2...
Ping reply received!
```

âœ… **e1000 é©±åŠ¨æˆåŠŸæ”¶å‘ç½‘ç»œåŒ…**ï¼

---

## âš ï¸ å…«ã€å…³é”®æ³¨æ„äº‹é¡¹

1. **ç‰©ç†åœ°å€ vs è™šæ‹Ÿåœ°å€**  
   - æè¿°ç¬¦ä¸­çš„ `buffer_addr` å¿…é¡»æ˜¯**ç‰©ç†åœ°å€**  
   - é€šè¿‡ `virt_to_phys()` è½¬æ¢

2. **ç¼“å­˜ä¸€è‡´æ€§**  
   - x86 é€šå¸¸æ— éœ€æ˜¾å¼ flush cacheï¼ˆWC å†…å­˜ç±»å‹ï¼‰  
   - ä½†éœ€ç¡®ä¿æè¿°ç¬¦æ›´æ–°å¯¹è®¾å¤‡å¯è§

3. **æè¿°ç¬¦ç¯è¾¹ç•Œ**  
   - å¤´/å°¾æŒ‡é’ˆéœ€å–æ¨¡è¿ç®—  
   - é¿å…å†™æ»¡æ•´ä¸ªç¯ï¼ˆç•™ä¸€ä¸ªç©ºæè¿°ç¬¦ï¼‰

4. **é”™è¯¯å¤„ç†**  
   - æ£€æŸ¥ `status` ä¸­çš„é”™è¯¯ä½ï¼ˆå¦‚ CRC é”™è¯¯ï¼‰  
   - é‡ç½®ç½‘å¡ï¼ˆæç«¯æƒ…å†µï¼‰

> ğŸ’¡ **Linux çš„ e1000 é©±åŠ¨ï¼ˆdrivers/net/ethernet/intel/e1000ï¼‰æ˜¯ç»ä½³å‚è€ƒ**ï¼

---

## ğŸ’¬ å†™åœ¨æœ€å

e1000 é©±åŠ¨æ˜¯ç½‘ç»œæ ˆçš„**ç¬¬ä¸€å—åŸºçŸ³**ã€‚  
å®ƒå°†ä½ çš„ OS ä»å­¤å²›è¿æ¥åˆ°å¹¿é˜”ç½‘ç»œï¼Œ  
ä¸ºåç»­çš„ **TCP/IPã€HTTPã€SSH** é“ºå¹³é“è·¯ã€‚

ä»Šå¤©ä½ å‘é€çš„ç¬¬ä¸€ä¸ª Ping åŒ…ï¼Œ  
æ­£æ˜¯æ— æ•°ç½‘ç»œé€šä¿¡çš„èµ·ç‚¹ã€‚

> ğŸŒŸ **ç½‘ç»œçš„æ„ä¹‰ï¼Œä¸åœ¨äºæŠ€æœ¯ï¼Œè€Œåœ¨äºè¿æ¥**ã€‚

---

ğŸ“¬ **åŠ¨æ‰‹æŒ‘æˆ˜**ï¼š  
å®ç° ARP è¯·æ±‚/åº”ç­”ï¼Œè®© MyOS èƒ½é€šè¿‡ MAC åœ°å€é€šä¿¡ã€‚  
æ¬¢è¿åœ¨è¯„è®ºåŒºåˆ†äº«ä½ çš„ç½‘ç»œæŠ“åŒ…æˆªå›¾ï¼

ğŸ‘‡ ä¸‹ä¸€ç¯‡ä½ æƒ³çœ‹ï¼š**ARP åè®®å®ç°**ï¼Œè¿˜æ˜¯ **UDP ä¸ DHCP å®¢æˆ·ç«¯**ï¼Ÿ

---

**#æ“ä½œç³»ç»Ÿ #å†…æ ¸å¼€å‘ #e1000 #ç½‘å¡é©±åŠ¨ #ç½‘ç»œ #PCI #ä»é›¶å¼€å§‹**

---

> ğŸ“¢ **å½©è›‹**ï¼šå…³æ³¨åå›å¤å…³é”®è¯ **â€œe1000â€**ï¼Œè·å–ï¼š
> - å®Œæ•´ e1000 é©±åŠ¨ä»£ç ï¼ˆå« PCI æ‰«æã€æè¿°ç¬¦ç®¡ç†ï¼‰
> - ICMP Ping å®ç°æ¨¡æ¿
> - QEMU ç½‘ç»œæµ‹è¯•é…ç½®æŒ‡å—
