
---------- Begin Simulation Statistics ----------
final_tick                               6395810346500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260184                       # Simulator instruction rate (inst/s)
host_mem_usage                               45760824                       # Number of bytes of host memory used
host_op_rate                                   264112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7686.86                       # Real time elapsed on the host
host_tick_rate                              165908765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000023                       # Number of instructions simulated
sim_ops                                    2030196181                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.275318                       # Number of seconds simulated
sim_ticks                                1275317961500                       # Number of ticks simulated
system.cpu.Branches                                 9                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses       10392045                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    13                       # Number of integer alu accesses
system.cpu.num_int_insts                           13                       # number of integer instructions
system.cpu.num_int_register_reads                  17                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     80.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      5                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12273858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24619379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads        1622493132                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1237497204                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2030196161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.275318                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.275318                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                  445441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     52504539                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        918332628                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4914                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.333643                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1229098204                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          139463218                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       209339592                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     998878402                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts     14127231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    157152839                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3606268993                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1089634986                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     68296343                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3401637938                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         499640                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     197628291                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       50691045                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     198342504                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        25936                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     29642873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect     22861666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2910515624                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3103756575                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.519734                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1512695000                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.216856                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3124501800                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3728054560                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2219132414                       # number of integer regfile writes
system.switch_cpus.ipc                       0.784118                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.784118                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2204722295     63.54%     63.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6747658      0.19%     63.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2585077      0.07%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1111415760     32.03%     95.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    144463475      4.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3469934281                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49976078                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014403                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3339092      6.68%      6.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          91622      0.18%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      6.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       42898408     85.84%     92.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3646956      7.30%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3519910185                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   9544592780                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3103756473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   5182356401                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3606264079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3469934281                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1576067912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      4557993                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined    875717479                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2550190463                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.360657                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.734084                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1201056398     47.10%     47.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    434695256     17.05%     64.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    348853507     13.68%     77.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    228137649      8.95%     86.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    167527881      6.57%     93.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83296967      3.27%     96.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     48373869      1.90%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     29711997      1.17%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8536939      0.33%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2550190463                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.360419                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            158                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          316                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses          102                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          410                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     57123307                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     38633712                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    998878402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    157152839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     10767120054                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles               2550635904                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   33658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               54                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              98                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         3263                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    104214219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4962477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204814429                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4962498                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data    783011860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        783011860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data    783011860                       # number of overall hits
system.cpu.dcache.overall_hits::total       783011860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    150753276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      150753280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    150753276                       # number of overall misses
system.cpu.dcache.overall_misses::total     150753280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2649702416404                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2649702416404                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2649702416404                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2649702416404                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    933765136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    933765140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    933765136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    933765140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.161447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.161447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.161447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.161447                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17576.416823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17576.416357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17576.416823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17576.416357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    392827125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          486                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          38000729                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.337358                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.500000                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses       529448                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits              60789228                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs               942430                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks    131027210                       # number of writebacks
system.cpu.dcache.writebacks::total         131027210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     46883155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     46883155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     46883155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     46883155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data    103870121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    103870121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data    103870121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    103870121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1889567689867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1889567689867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1889567689867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1889567689867                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.111238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.111238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.111238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.111238                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18191.638478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18191.638478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18191.638478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18191.638478                       # average overall mshr miss latency
system.cpu.dcache.replacements               70554243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    708159072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       708159072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    122752771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122752775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2232656391500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2232656391500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    830911843                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    830911847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.147733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.147733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18188.236187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18188.235594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     30791672                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     30791672                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     91961099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     91961099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1705488786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1705488786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.110675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.110675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18545.763421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18545.763421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     74852788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74852788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     28000505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     28000505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 417046024904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 417046024904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    102853293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    102853293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.272237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.272237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14894.232261                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14894.232261                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data     16091483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     16091483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data     11909022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     11909022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 184078903867                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 184078903867                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.115786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.115786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15457.096634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15457.096634                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -34849117.700632                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              1                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs                1                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5120492537500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 45521747.619937                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 1422554.613123                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 1422554.613123                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.ghosttags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.ghosttags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu.dcache.ghosttags.tag_accesses    422170142                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses    422170142                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -45255737.197795                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           950858199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         160656659                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.918573                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5120492387000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -45255737.197936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -88390.111715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -88390.111714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          498                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7540359614                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7540359614                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           14                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    895057220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        895057234                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           14                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    895057220                       # number of overall hits
system.cpu.icache.overall_hits::total       895057234                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       383136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         383142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       383136                       # number of overall misses
system.cpu.icache.overall_misses::total        383142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  29409406000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29409406000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  29409406000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29409406000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    895440356                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    895440376                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    895440356                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    895440376                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000428                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000428                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000428                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76759.704126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76758.502070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76759.704126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76758.502070                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1044                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                    58                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks           58                       # number of writebacks
system.cpu.icache.writebacks::total                58                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        47440                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        47440                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        47440                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        47440                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       335696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       335696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       335696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       335696                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  26299774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26299774000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  26299774000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26299774000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78344.019589                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78344.019589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78344.019589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78344.019589                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           14                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    895057220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       895057234                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       383136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        383142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  29409406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29409406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    895440356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    895440376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76759.704126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76758.502070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        47440                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        47440                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       335696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       335696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  26299774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26299774000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78344.019589                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78344.019589                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse       -1.806455                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5120492542500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst 149446.131482                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst  4670.191609                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total  4670.191609                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses      1107512                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses      1107512                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -149381.131704                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           895392994                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            335760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2666.764933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5120492385500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     6.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst -149387.131704                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.011719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst  -291.771742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total  -291.760023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.126953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7163523076                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7163523076                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5120492395000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1275317951500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        28854                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     95829600                       # number of demand (read+write) hits
system.l2.demand_hits::total                 95858454                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        28854                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     95829600                       # number of overall hits
system.l2.overall_hits::total                95858454                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       304244                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4963043                       # number of demand (read+write) misses
system.l2.demand_misses::total                5267297                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 6                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       304244                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4963043                       # number of overall misses
system.l2.overall_misses::total               5267297                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  25404468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 444048954499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     469453422499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  25404468000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 444048954499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    469453422499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       333098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data    100792643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            101125751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       333098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data    100792643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           101125751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.913377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.049240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052087                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.913377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.049240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052087                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83500.308963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89471.107645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89126.058868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83500.308963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89471.107645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89126.058868                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                856                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        10                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      85.600000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     10984                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                         3393                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              193762                       # number of writebacks
system.l2.writebacks::total                    193762                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data       607155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              607155                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data       607155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             607155                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       304244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4355888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4660132                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8126913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       304244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4355888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12787045                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  22362026503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 370840386077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 393202412580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 512152030502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  22362026503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 370840386077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 905354443082                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.913377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.043216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.913377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.043216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126447                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73500.304042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85135.427283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84375.810080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63019.258420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73500.304042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85135.427283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70802.475715                       # average overall mshr miss latency
system.l2.replacements                       11708295                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11917647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11917647                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11917647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11917647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     58320325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         58320325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     58320325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     58320325                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       545793                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        545793                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8126913                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8126913                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 512152030502                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 512152030502                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63019.258420                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63019.258420                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data      3066921                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              3066921                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data        17642                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              17642                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data    257390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    257390000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data      3084563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          3084563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.005719                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005719                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 14589.615690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14589.615690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data        17642                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         17642                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data    370504000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    370504000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.005719                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005719                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21001.247024                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21001.247024                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      8688888                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8688888                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       143693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              143693                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7508814500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7508814500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      8832581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8832581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.016269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 52255.951925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52255.951925                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           31                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               31                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       143662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         143662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6071080509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6071080509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.016265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 42259.473688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42259.473688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        28854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.data     87140712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           87169566                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       304244                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data      4819350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5123600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  25404468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data 436540139999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 461944607999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       333098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data     91960062                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       92293166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.913377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.052407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.055514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83500.308963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 90580.709017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90160.162386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data       607124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total        607124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       304244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data      4212226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4516470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  22362026503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data 364769305568                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 387131332071                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.913377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.045805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73500.304042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 86597.752725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85715.466298                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.switch_cpus.data         1888                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1888                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data         1907                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1907                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.009963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.009963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       397500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       397500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.009963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.009963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 20921.052632                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20921.052632                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                71551060                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            72412289                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               536735                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15862535                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130494.579445                       # Cycle average of tags in use
system.l2.tags.total_refs                   206854264                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11841255                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.468948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5120492385500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   44216.658533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.140138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.087316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 85038.306537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.016011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1239.370911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.192769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.370738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.005403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.568911                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         85546                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         45526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         2309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        36233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        42448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22552                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.372951                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.198478                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5746481915                       # Number of tag accesses
system.l2.tags.data_accesses               5746481915                       # Number of data accesses
system.l2.tags.repl_invalid                    132960                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data               11708295                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    191300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7706192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    304229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4201467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014434391652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11496                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11496                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23611844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180045                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12350806                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     193762                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12350806                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   193762                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 138918                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2462                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.44                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12350806                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               193762                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3999755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3206015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1644689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1024191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  818123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  622026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  420823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  231999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  109811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  34124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  11525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1062.215118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1012.393503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1344.836496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        11495     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-143359            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11496                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.635960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.610493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7758     67.48%     67.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              281      2.44%     69.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3343     29.08%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              112      0.97%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11496                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 8890752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               790451584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12400768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    619.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1275315557500                       # Total gap between requests
system.mem_ctrls.avgGap                     101662.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    493196288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst     19470656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    268893888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12239808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 386724176.157539308071                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 15267295.363031705841                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 210844586.305154114962                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 9597455.983136797324                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      7721832                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst       304244                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      4324730                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       193762                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 267469262367                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst   9212991053                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 184035720213                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 70795992532777                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34638.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30281.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     42554.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 365376041.39                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    494197248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst     19471616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    276782720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     790452224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst     19471616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     19472000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12400768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12400768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      7721832                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst       304244                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      4324730                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       12350816                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       193762                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        193762                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    387509047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     15268048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    217030363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        619807960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     15268048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15268349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      9723668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         9723668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      9723668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    387509047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     15268048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    217030363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       629531628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             12211888                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              191247                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       375208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       378759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       673699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       378093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       373751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       376680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       369100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       370870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       371361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       370357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       370744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       373015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       373562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       372579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       369495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       373928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       371840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       370389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       370252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       368076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       370913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       372462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       370410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       375659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       370057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       372058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       371298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       371878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       372249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       371834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       372480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       368832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        12719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          168                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            247107628737                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           40690010816                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       460717973633                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20235.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37727.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             8628000                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             124728                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3650407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   217.455380                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   109.816884                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   324.589768                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2617176     71.70%     71.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       357233      9.79%     81.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        67218      1.84%     83.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        41083      1.13%     84.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        30835      0.84%     85.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        35783      0.98%     86.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        42157      1.15%     87.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        34498      0.95%     88.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       424424     11.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3650407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             781560832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12239808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              612.836058                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                9.597456                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2966151464.636820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    5236398162.574600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   17201292273.761852                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  396458233.248020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 110704463169.229233                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 424165826521.353699                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 123438620297.861755                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  684109210122.693848                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.422469                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 373856487534                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  57329650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 844131813966                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    2726205601.390906                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    4812801427.071603                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   16294724629.936602                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  54704149.584002                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 110704463169.229233                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 240966515967.245544                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 249911237247.185181                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  625470652192.117676                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.442910                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 762221299197                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  57329650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 455767002303                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12241705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193762                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12022589                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            52193                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109111                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109111                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4519862                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7721843                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     36970195                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               36970195                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    802852992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               802852992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12403028                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12403028    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12403028                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         30256337640                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        64577732549                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1202689976                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    760340971                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     50669077                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    453713481                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       453299974                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.908862                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed       167280704                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          983                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups    161992991                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits    158733984                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      3259007                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted       514821                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts   1578196307                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     50669060                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   2312400490                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.877962                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.967324                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   1630461157     70.51%     70.51% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    301742856     13.05%     83.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    160064459      6.92%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     21337295      0.92%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     29088651      1.26%     92.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     33032817      1.43%     94.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      9363279      0.40%     94.49% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     11861485      0.51%     95.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    115448491      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   2312400490                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2000004187                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2030200345                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           677658598                       # Number of memory references committed
system.switch_cpus.commit.loads             574805304                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          559251172                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1646229094                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      72941172                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1345535639     66.28%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      4829847      0.24%     66.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      2176261      0.11%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    574805304     28.31%     94.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    102853294      5.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2030200345                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    115448491                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        777343672                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     787142920                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         883779295                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      51233530                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       50691045                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    434983659                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            34                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     3944709503                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            98                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    920231500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             4107716814                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches          1202689976                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    779314662                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            1579267558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles       101382156                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          114                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           99                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         895440358                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes      23488605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   2550190463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.628336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.495729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       1496414013     58.68%     58.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1        157168046      6.16%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2        226994660      8.90%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3        194164424      7.61%     81.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4        149786320      5.87%     87.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         13835698      0.54%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         97200987      3.81%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          9624552      0.38%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        205001763      8.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   2550190463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.471526                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.610468                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            46290356                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads       424073094                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       132716                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        25936                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       54299545                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        26906                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache       34366751                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1275317961500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       50691045                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        811067269                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       419653966                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         896601793                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     372176389                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     3815970579                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        506805                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       40747863                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      358481575                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         239516                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   4323436745                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          6290265304                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       4122745777                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              652                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    2331580070                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps       1991856662                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         147017813                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               5805348625                       # The number of ROB reads
system.switch_cpus.rob.writes              7455070554                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000003                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2030196161                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          92295768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12111409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58320335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        46392626                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11764475                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         3084563                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        3084563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8832581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8832581                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      92295764                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1907                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1004428                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    308022218                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             309026646                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21318656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  10945960256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total            10967278912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        27991837                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12567040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        132204060                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.190134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              127238299     96.24%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4965740      3.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          132204060                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6395810346500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       196312487549                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         507765540                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      152732207983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
