HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CG1337||@W:Net debug_1_io_ctrl_pb_haltreq is not declared.||Top_Level.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/214||miv_rv32ima_l1_ahb_rocket_system.v(837);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/837
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||Top_Level.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/225||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/226||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/227||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/228||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/229||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/230||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/231||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/232||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/233||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/234||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/235||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/236||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/237||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/238||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/239||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/240||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/241||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/242||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/243||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/244||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/245||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/246||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/247||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/248||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/249||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG775||@N: Component MIRSLV2MIRMSTRBRIDGE_AHB not found in library "work" or "__hyper__lib__", but found in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB||Top_Level.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/250||mirslv2mirmstrbridge_ahb.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/21
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||Top_Level.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/251||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||Top_Level.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/252||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||Top_Level.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/253||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/254||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/255||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/256||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/257||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/258||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/259||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/260||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/261||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/262||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/263||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/264||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/265||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||Top_Level.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/266||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/267||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/268||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/269||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/270||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/271||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/272||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/318||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/319||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/320||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/359||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/360||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/361||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/506||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/507||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/508||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/509||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/510||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/511||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/550||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/551||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/552||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/591||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/592||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/593||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG360||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||Top_Level.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/827||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||Top_Level.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/975||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||Top_Level.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/976||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||Top_Level.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/977||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||Top_Level.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/978||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||Top_Level.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/979||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||Top_Level.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/980||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/981||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/982||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/983||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/984||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/985||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/986||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/987||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/988||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/989||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||Top_Level.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/990||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG133||@W:Object sersmb7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1100||corei2creal.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/261
Implementation;Synthesis||CG133||@W:Object sersmb6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1101||corei2creal.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/262
Implementation;Synthesis||CG133||@W:Object sersmb4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1102||corei2creal.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/264
Implementation;Synthesis||CG133||@W:Object sersmb2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1103||corei2creal.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/266
Implementation;Synthesis||CG133||@W:Object sersmb1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1104||corei2creal.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/267
Implementation;Synthesis||CG133||@W:Object sersmb0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1105||corei2creal.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/268
Implementation;Synthesis||CG133||@W:Object SMBSUS_NI_d is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1106||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis||CG133||@W:Object SMBSUS_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1107||corei2creal.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/289
Implementation;Synthesis||CG133||@W:Object SMBALERT_NI_d is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1108||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis||CG133||@W:Object SMBALERT_NI_d2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1109||corei2creal.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/290
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_3ms_reg[3:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1111||corei2creal.v(3238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3238
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_25ms_reg[6:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1112||corei2creal.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3212
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_35ms_reg[7:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1113||corei2creal.v(3181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3181
Implementation;Synthesis||CL169||@W:Pruning unused register smbus_mst_reset_ff0. Make sure that there are no unused intermediate registers.||Top_Level.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1114||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis||CL169||@W:Pruning unused register smbus_mst_reset_ff1. Make sure that there are no unused intermediate registers.||Top_Level.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1115||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis||CL169||@W:Pruning unused register smbus_mst_reset_ff2. Make sure that there are no unused intermediate registers.||Top_Level.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1116||corei2creal.v(1087);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1087
Implementation;Synthesis||CL169||@W:Pruning unused register set_int. Make sure that there are no unused intermediate registers.||Top_Level.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1117||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis||CL190||@W:Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1118||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis||CL169||@W:Pruning unused register ens1_pre. Make sure that there are no unused intermediate registers.||Top_Level.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1119||corei2creal.v(2603);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2603
Implementation;Synthesis||CG133||@W:Object seradr1apb is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1120||corei2c.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vlog\core\corei2c.v'/linenumber/109
Implementation;Synthesis||CL169||@W:Pruning unused register BCLK_ff0. Make sure that there are no unused intermediate registers.||Top_Level.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1122||corei2c.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis||CL169||@W:Pruning unused register BCLK_ff. Make sure that there are no unused intermediate registers.||Top_Level.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1123||corei2c.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vlog\core\corei2c.v'/linenumber/143
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_215us_reg[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1124||corei2c.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vlog\core\corei2c.v'/linenumber/118
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||Top_Level.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1182||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||Top_Level.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1183||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||Top_Level.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1184||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||Top_Level.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1185||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire URSTBInt, as there is no assignment to it.||Top_Level.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1186||corejtagdebug.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/219
Implementation;Synthesis||CG360||@W:Removing wire URSTBInvInt, as there is no assignment to it.||Top_Level.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1187||corejtagdebug.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1196||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1197||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1198||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1199||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1200||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1201||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1202||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1203||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1204||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1205||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1206||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1207||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1208||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1209||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1210||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1211||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1212||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/167
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1213||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/169
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1214||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/171
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1215||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1218||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1219||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1220||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1221||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1222||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1223||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1224||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1225||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1226||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1227||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1228||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1229||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1230||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1231||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1232||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1233||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1234||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1235||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1236||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1237||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1238||miv_rv32ima_l1_ahb_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1239||miv_rv32ima_l1_ahb_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1240||miv_rv32ima_l1_ahb_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1241||miv_rv32ima_l1_ahb_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1242||miv_rv32ima_l1_ahb_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1243||miv_rv32ima_l1_ahb_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1244||miv_rv32ima_l1_ahb_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1245||miv_rv32ima_l1_ahb_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1246||miv_rv32ima_l1_ahb_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1247||miv_rv32ima_l1_ahb_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1248||miv_rv32ima_l1_ahb_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1249||miv_rv32ima_l1_ahb_queue.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1251||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||Top_Level.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1252||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||Top_Level.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1253||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1254||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||Top_Level.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1255||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||Top_Level.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1256||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1257||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1259||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1260||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1261||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1262||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1263||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1264||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1265||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1266||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1267||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1268||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1269||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1270||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1271||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1272||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1273||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1274||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1275||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1276||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1277||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1278||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1279||miv_rv32ima_l1_ahb_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1280||miv_rv32ima_l1_ahb_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1281||miv_rv32ima_l1_ahb_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1282||miv_rv32ima_l1_ahb_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1283||miv_rv32ima_l1_ahb_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1284||miv_rv32ima_l1_ahb_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1285||miv_rv32ima_l1_ahb_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1286||miv_rv32ima_l1_ahb_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1287||miv_rv32ima_l1_ahb_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1288||miv_rv32ima_l1_ahb_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1289||miv_rv32ima_l1_ahb_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1290||miv_rv32ima_l1_ahb_queue_1.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1292||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1293||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||Top_Level.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1294||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1295||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||Top_Level.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1296||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1297||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1298||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1300||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1301||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1302||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1303||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1304||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1305||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1306||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1307||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1308||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1309||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1310||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1311||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1312||miv_rv32ima_l1_ahb_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1313||miv_rv32ima_l1_ahb_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1314||miv_rv32ima_l1_ahb_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1315||miv_rv32ima_l1_ahb_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1316||miv_rv32ima_l1_ahb_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1317||miv_rv32ima_l1_ahb_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1318||miv_rv32ima_l1_ahb_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1319||miv_rv32ima_l1_ahb_queue_4.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/164
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1321||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1322||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1323||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1325||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1326||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1327||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1328||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1329||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1330||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1331||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1332||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1333||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1334||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1335||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1336||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1337||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1338||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1339||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1340||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1341||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1342||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1343||miv_rv32ima_l1_ahb_queue_5.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1344||miv_rv32ima_l1_ahb_queue_5.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1345||miv_rv32ima_l1_ahb_queue_5.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1346||miv_rv32ima_l1_ahb_queue_5.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1347||miv_rv32ima_l1_ahb_queue_5.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1348||miv_rv32ima_l1_ahb_queue_5.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1349||miv_rv32ima_l1_ahb_queue_5.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1350||miv_rv32ima_l1_ahb_queue_5.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1351||miv_rv32ima_l1_ahb_queue_5.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1352||miv_rv32ima_l1_ahb_queue_5.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1353||miv_rv32ima_l1_ahb_queue_5.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/215
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1355||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1356||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1357||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1358||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1359||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1360||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1368||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1369||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1370||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1371||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1372||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1373||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1374||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1375||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1376||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1377||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1378||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1379||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1380||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1381||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1382||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1383||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1384||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1387||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1388||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1389||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1390||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1391||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1392||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1393||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||Top_Level.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1394||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1397||miv_rv32ima_l1_ahb_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1398||miv_rv32ima_l1_ahb_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1399||miv_rv32ima_l1_ahb_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1400||miv_rv32ima_l1_ahb_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1401||miv_rv32ima_l1_ahb_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1402||miv_rv32ima_l1_ahb_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1403||miv_rv32ima_l1_ahb_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1404||miv_rv32ima_l1_ahb_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1405||miv_rv32ima_l1_ahb_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1406||miv_rv32ima_l1_ahb_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1407||miv_rv32ima_l1_ahb_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1408||miv_rv32ima_l1_ahb_queue_6.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1410||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1411||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||Top_Level.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1412||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||Top_Level.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1413||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1414||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1415||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1416||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1418||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1419||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1420||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1421||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/115
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1422||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/157
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1423||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1424||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1425||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1426||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(746);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/746
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1429||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1430||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1431||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1432||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1433||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1434||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1435||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1442||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1443||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/131
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1444||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1445||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1446||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1447||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1448||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/512
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1453||miv_rv32ima_l1_ahb_repeater.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1454||miv_rv32ima_l1_ahb_repeater.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1455||miv_rv32ima_l1_ahb_repeater.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1456||miv_rv32ima_l1_ahb_repeater.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1457||miv_rv32ima_l1_ahb_repeater.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1458||miv_rv32ima_l1_ahb_repeater.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||Top_Level.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1459||miv_rv32ima_l1_ahb_repeater.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/95
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1464||miv_rv32ima_l1_ahb_repeater_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1467||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||Top_Level.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1469||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||Top_Level.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1470||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||Top_Level.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1471||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1473||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1475||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||Top_Level.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1476||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1477||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1491||miv_rv32ima_l1_ahb_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1494||miv_rv32ima_l1_ahb_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1497||miv_rv32ima_l1_ahb_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1499||miv_rv32ima_l1_ahb_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1501||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1506||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1531||miv_rv32ima_l1_ahb_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1534||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1544||miv_rv32ima_l1_ahb_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1548||miv_rv32ima_l1_ahb_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1553||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||Top_Level.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1555||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||Top_Level.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1556||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||Top_Level.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1557||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||Top_Level.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1558||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||Top_Level.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1559||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||Top_Level.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1560||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||Top_Level.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1561||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||Top_Level.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1562||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||Top_Level.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1563||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||Top_Level.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1564||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||Top_Level.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1565||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||Top_Level.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1566||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||Top_Level.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1567||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||Top_Level.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1568||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||Top_Level.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1569||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||Top_Level.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1570||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||Top_Level.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1571||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||Top_Level.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1572||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||Top_Level.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1573||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||Top_Level.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1574||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||Top_Level.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1575||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||Top_Level.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1576||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||Top_Level.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1577||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||Top_Level.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1578||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||Top_Level.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1579||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||Top_Level.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1580||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||Top_Level.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1581||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||Top_Level.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1582||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||Top_Level.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1583||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||Top_Level.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1584||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||Top_Level.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1585||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||Top_Level.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1586||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||Top_Level.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1587||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||Top_Level.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1588||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||Top_Level.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1589||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||Top_Level.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1590||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||Top_Level.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1591||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||Top_Level.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1592||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||Top_Level.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1593||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||Top_Level.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1594||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||Top_Level.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1595||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||Top_Level.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1596||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||Top_Level.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1597||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||Top_Level.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1598||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||Top_Level.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1599||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||Top_Level.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1600||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||Top_Level.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1601||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||Top_Level.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1602||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||Top_Level.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1603||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||Top_Level.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1604||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||Top_Level.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1605||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||Top_Level.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1606||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||Top_Level.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1607||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||Top_Level.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1608||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||Top_Level.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1609||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||Top_Level.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1610||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||Top_Level.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1611||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||Top_Level.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1612||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||Top_Level.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1613||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||Top_Level.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1614||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||Top_Level.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1615||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||Top_Level.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1616||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||Top_Level.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1617||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||Top_Level.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1618||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||Top_Level.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1619||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||Top_Level.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1620||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||Top_Level.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1621||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||Top_Level.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1622||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||Top_Level.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1623||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||Top_Level.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1624||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||Top_Level.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1625||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||Top_Level.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1626||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||Top_Level.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1627||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||Top_Level.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1628||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||Top_Level.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1629||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||Top_Level.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1630||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||Top_Level.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1631||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||Top_Level.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1632||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||Top_Level.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1633||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||Top_Level.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1634||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||Top_Level.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1635||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||Top_Level.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1636||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||Top_Level.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1637||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||Top_Level.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1638||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||Top_Level.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1639||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||Top_Level.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1640||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||Top_Level.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1641||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||Top_Level.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1642||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1643||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1644||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1645||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1646||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1647||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1648||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1649||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1650||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1651||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1652||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1654||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1658||miv_rv32ima_l1_ahb_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1660||miv_rv32ima_l1_ahb_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1665||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1670||miv_rv32ima_l1_ahb_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.||Top_Level.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1673||miv_rv32ima_l1_ahb_tldebug_module_debug.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v'/linenumber/138
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1675||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1679||miv_rv32ima_l1_ahb_tag_array_ext.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/78
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1681||miv_rv32ima_l1_ahb_tag_array_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/86
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=21||Top_Level.srr(1682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1682||miv_rv32ima_l1_ahb_tag_array_ext.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/106
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1684||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1686||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1687||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1688||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1689||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||Top_Level.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1690||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1694||miv_rv32ima_l1_ahb_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1697||miv_rv32ima_l1_ahb_dcache_dcache.v(2559);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2559
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1699||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1700||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1701||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||Top_Level.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1702||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||Top_Level.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1703||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||Top_Level.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1704||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||Top_Level.srr(1705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1705||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1706||miv_rv32ima_l1_ahb_tag_array_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1708||miv_rv32ima_l1_ahb_tag_array_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=20||Top_Level.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1709||miv_rv32ima_l1_ahb_tag_array_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1711||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||Top_Level.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1713||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||Top_Level.srr(1714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1714||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1716||miv_rv32ima_l1_ahb_icache_icache.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/342
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1718||miv_rv32ima_l1_ahb_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1719||miv_rv32ima_l1_ahb_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1721||miv_rv32ima_l1_ahb_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1723||miv_rv32ima_l1_ahb_frontend_frontend.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/353
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||Top_Level.srr(1725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1725||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||Top_Level.srr(1726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1726||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||Top_Level.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1727||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1728||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1729||miv_rv32ima_l1_ahb_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1731||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||Top_Level.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1732||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||Top_Level.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1733||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||Top_Level.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1734||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1735||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||Top_Level.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1736||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1737||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1738||miv_rv32ima_l1_ahb_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1740||miv_rv32ima_l1_ahb_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1742||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||Top_Level.srr(1743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1743||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||Top_Level.srr(1744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1744||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||Top_Level.srr(1745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1745||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1746||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1747||miv_rv32ima_l1_ahb_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1750||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1757||miv_rv32ima_l1_ahb_csrfile.v(1398);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1398
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||Top_Level.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1759||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1762||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1763||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1764||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1765||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1766||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1767||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1768||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1769||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1770||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1773||miv_rv32ima_l1_ahb_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1780||miv_rv32ima_l1_ahb_rocket.v(2498);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2498
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top_Level.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1782||miv_rv32ima_l1_ahb_rocket.v(1488);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/1488
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1783||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1784||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1785||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1786||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||Top_Level.srr(1787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1787||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||Top_Level.srr(1788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1788||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||Top_Level.srr(1789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1789||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(1790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1790||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1794||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1797||miv_rv32ima_l1_ahb_queue_16.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/253
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||Top_Level.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1799||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||Top_Level.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1800||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||Top_Level.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1801||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||Top_Level.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1802||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||Top_Level.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1803||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||Top_Level.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1804||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||Top_Level.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1805||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1806||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/460
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1808||miv_rv32ima_l1_ahb_tlto_ahb.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/459
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1810||miv_rv32ima_l1_ahb_queue_18.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1812||miv_rv32ima_l1_ahb_queue_19.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1814||miv_rv32ima_l1_ahb_tlerror_error.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/375
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1816||miv_rv32ima_l1_ahb_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1818||miv_rv32ima_l1_ahb_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1820||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1822||miv_rv32ima_l1_ahb_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1826||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1828||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1831||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1833||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Top_Level.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1835||miv_rv32ima_l1_ahb_rocket_system.v(1835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v'/linenumber/1835
Implementation;Synthesis||CG360||@W:Removing wire ICACHE_SEC, as there is no assignment to it.||Top_Level.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1843||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||CG360||@W:Removing wire ICACHE_DED, as there is no assignment to it.||Top_Level.srr(1844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1844||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||CG360||@W:Removing wire DCACHE_SEC, as there is no assignment to it.||Top_Level.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1845||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||CG360||@W:Removing wire DCACHE_DED, as there is no assignment to it.||Top_Level.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1846||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||CG360||@W:Removing wire DRV_TDO, as there is no assignment to it.||Top_Level.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1847||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||CL318||@W:*Output ICACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1849||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||CL318||@W:*Output ICACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1850||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||CL318||@W:*Output DCACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1851||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||CL318||@W:*Output DCACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1852||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||CL318||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1853||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1901||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1902||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1903||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1904||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1905||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1906||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1943||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1944||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1945||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1946||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1983||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top_Level.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/1984||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2154||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2155||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2156||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2157||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2158||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(2159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2159||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2160||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(2161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2161||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2162||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2163||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(2164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2164||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||Top_Level.srr(2165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2165||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(2166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2166||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(2167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2167||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(2168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2168||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||Top_Level.srr(2169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2169||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2170||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2171||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2172||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2173||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2174||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2175||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Top_Level.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2176||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Top_Level.srr(2177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2177||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||Top_Level.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2178||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Top_Level.srr(2179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2179||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Top_Level.srr(2180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2180||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(2184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2184||MSS_SubSystem_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2185||MSS_SubSystem_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2186||MSS_SubSystem_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top_Level.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2187||MSS_SubSystem_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2204||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2205||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2206||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2207||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2208||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL247||@W:Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused||Top_Level.srr(2217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2217||MSS_SubSystem_sb_HPMS.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Top_Level.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2225||MSS_SubSystem_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2229||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2230||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2231||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Top_Level.srr(2232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2232||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Top_Level.srr(2233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2233||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Top_Level.srr(2240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2240||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Top_Level.srr(2247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2247||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Top_Level.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2254||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Top_Level.srr(2261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2261||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Top_Level.srr(2271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2271||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Top_Level.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2272||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Top_Level.srr(2273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2273||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Top_Level.srr(2274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2274||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Top_Level.srr(2275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2275||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Top_Level.srr(2276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2276||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Top_Level.srr(2277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2277||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Top_Level.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2278||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Top_Level.srr(2279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2279||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Top_Level.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2280||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Top_Level.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2281||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Top_Level.srr(2282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2282||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Top_Level.srr(2283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2283||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Top_Level.srr(2284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2284||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Top_Level.srr(2285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2285||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Top_Level.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2286||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Top_Level.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2287||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Top_Level.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2288||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top_Level.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2290||coreconfigp.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/447
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Top_Level.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2297||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Top_Level.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2299||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Top_Level.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2301||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Top_Level.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2303||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Top_Level.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2305||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Top_Level.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2307||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Top_Level.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2309||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Top_Level.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2311||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Top_Level.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2313||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Top_Level.srr(2315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2315||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Top_Level.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2317||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Top_Level.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2319||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Top_Level.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2321||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Top_Level.srr(2323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2323||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Top_Level.srr(2325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2325||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Top_Level.srr(2327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2327||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Top_Level.srr(2329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2329||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Top_Level.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2331||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Top_Level.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2333||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Top_Level.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2335||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Top_Level.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2337||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||Top_Level.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2339||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||Top_Level.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2340||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||Top_Level.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2341||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||Top_Level.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2342||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||Top_Level.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2343||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||Top_Level.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2344||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||Top_Level.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2345||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||Top_Level.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2346||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||Top_Level.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2348||coreahblite_matrix4x16.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||Top_Level.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2349||coreahblite_matrix4x16.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||Top_Level.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2350||coreahblite_matrix4x16.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||Top_Level.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2351||coreahblite_matrix4x16.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRESP_S0 is unused.||Top_Level.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2352||coreahblite_matrix4x16.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Top_Level.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2353||coreahblite_matrix4x16.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Top_Level.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2354||coreahblite_matrix4x16.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||Top_Level.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2355||coreahblite_matrix4x16.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Top_Level.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2356||coreahblite_matrix4x16.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||Top_Level.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2357||coreahblite_matrix4x16.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||Top_Level.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2358||coreahblite_matrix4x16.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||Top_Level.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2359||coreahblite_matrix4x16.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||Top_Level.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2360||coreahblite_matrix4x16.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||Top_Level.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2361||coreahblite_matrix4x16.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||Top_Level.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2362||coreahblite_matrix4x16.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||Top_Level.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2363||coreahblite_matrix4x16.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||Top_Level.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2364||coreahblite_matrix4x16.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||Top_Level.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2365||coreahblite_matrix4x16.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||Top_Level.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2366||coreahblite_matrix4x16.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||Top_Level.srr(2367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2367||coreahblite_matrix4x16.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||Top_Level.srr(2368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2368||coreahblite_matrix4x16.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||Top_Level.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2369||coreahblite_matrix4x16.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||Top_Level.srr(2370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2370||coreahblite_matrix4x16.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||Top_Level.srr(2371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2371||coreahblite_matrix4x16.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||Top_Level.srr(2372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2372||coreahblite_matrix4x16.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||Top_Level.srr(2373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2373||coreahblite_matrix4x16.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||Top_Level.srr(2374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2374||coreahblite_matrix4x16.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||Top_Level.srr(2375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2375||coreahblite_matrix4x16.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||Top_Level.srr(2376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2376||coreahblite_matrix4x16.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||Top_Level.srr(2377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2377||coreahblite_matrix4x16.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||Top_Level.srr(2378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2378||coreahblite_matrix4x16.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||Top_Level.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2379||coreahblite_matrix4x16.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||Top_Level.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2380||coreahblite_matrix4x16.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||Top_Level.srr(2381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2381||coreahblite_matrix4x16.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/184
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||Top_Level.srr(2382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2382||coreahblite_matrix4x16.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||Top_Level.srr(2383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2383||coreahblite_matrix4x16.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||Top_Level.srr(2384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2384||coreahblite_matrix4x16.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/195
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||Top_Level.srr(2385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2385||coreahblite_matrix4x16.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/196
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||Top_Level.srr(2386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2386||coreahblite_matrix4x16.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/205
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||Top_Level.srr(2387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2387||coreahblite_matrix4x16.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/206
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||Top_Level.srr(2388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2388||coreahblite_matrix4x16.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/207
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||Top_Level.srr(2389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2389||coreahblite_matrix4x16.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/216
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||Top_Level.srr(2390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2390||coreahblite_matrix4x16.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/217
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||Top_Level.srr(2391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2391||coreahblite_matrix4x16.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/218
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||Top_Level.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2392||coreahblite_matrix4x16.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||Top_Level.srr(2393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2393||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||Top_Level.srr(2394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2394||coreahblite_matrix4x16.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||Top_Level.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2395||coreahblite_matrix4x16.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||Top_Level.srr(2396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2396||coreahblite_matrix4x16.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/239
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||Top_Level.srr(2397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2397||coreahblite_matrix4x16.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/240
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||Top_Level.srr(2399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2399||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||Top_Level.srr(2400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2400||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||Top_Level.srr(2401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2401||coreahblite_masterstage.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||Top_Level.srr(2402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2402||coreahblite_masterstage.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||Top_Level.srr(2403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2403||coreahblite_masterstage.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||Top_Level.srr(2404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2404||coreahblite_masterstage.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||Top_Level.srr(2405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2405||coreahblite_masterstage.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||Top_Level.srr(2406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2406||coreahblite_masterstage.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||Top_Level.srr(2407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2407||coreahblite_masterstage.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||Top_Level.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2408||coreahblite_masterstage.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||Top_Level.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2409||coreahblite_masterstage.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||Top_Level.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2410||coreahblite_masterstage.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||Top_Level.srr(2411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2411||coreahblite_masterstage.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||Top_Level.srr(2412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2412||coreahblite_masterstage.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||Top_Level.srr(2413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2413||coreahblite_masterstage.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||Top_Level.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2414||coreahblite_masterstage.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||Top_Level.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2415||coreahblite_masterstage.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||Top_Level.srr(2416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2416||coreahblite_masterstage.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||Top_Level.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2417||coreahblite_masterstage.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||Top_Level.srr(2418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2418||coreahblite_masterstage.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||Top_Level.srr(2419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2419||coreahblite_masterstage.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||Top_Level.srr(2420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2420||coreahblite_masterstage.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||Top_Level.srr(2421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2421||coreahblite_masterstage.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2426||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2427||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL190||@W:Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2430||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2431||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top_Level.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2432||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2480||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2481||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2482||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||Top_Level.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2483||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2484||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||Top_Level.srr(2487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2487||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2488||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||Top_Level.srr(2489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2489||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2494||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2495||miv_rv32ima_l1_ahb_tlto_ahb.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/69
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2497||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2498||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/70
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||Top_Level.srr(2502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2502||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top_Level.srr(2509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2509||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2522||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||Top_Level.srr(2529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2529||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.||Top_Level.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2532||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(2537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2537||miv_rv32ima_l1_ahb_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2538||miv_rv32ima_l1_ahb_frontend_frontend.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2539||miv_rv32ima_l1_ahb_frontend_frontend.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||Top_Level.srr(2541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2541||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||Top_Level.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2542||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||Top_Level.srr(2545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2545||miv_rv32ima_l1_ahb_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/396
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2546||miv_rv32ima_l1_ahb_icache_icache.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2547||miv_rv32ima_l1_ahb_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2548||miv_rv32ima_l1_ahb_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2549||miv_rv32ima_l1_ahb_icache_icache.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||Top_Level.srr(2555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2555||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2569||miv_rv32ima_l1_ahb_dcache_data_array.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2577||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||Top_Level.srr(2585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2585||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||Top_Level.srr(2586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2586||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||Top_Level.srr(2587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2587||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||Top_Level.srr(2591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2591||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top_Level.srr(2597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2597||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2598||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2599||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2600||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||Top_Level.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2610||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||Top_Level.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2611||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2620||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2621||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||Top_Level.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2622||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2624||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2625||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2630||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.||Top_Level.srr(2631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2631||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.||Top_Level.srr(2632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2632||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2635||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2636||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2638||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2639||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2654||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top_Level.srr(2669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2669||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmmod.||Top_Level.srr(2680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2680||corei2creal.v(3117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/3117
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmdet.||Top_Level.srr(2690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2690||corei2creal.v(2846);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/2846
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmsync.||Top_Level.srr(2700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2700||corei2creal.v(1890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/1890
Implementation;Synthesis||CL246||@W:Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2714||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2719||coreapb3.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/407
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||Top_Level.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2723||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||Top_Level.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2727||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||Top_Level.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2734||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||Top_Level.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2744||mirslv2mirmstrbridge_ahb.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Top_Level.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2751||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Top_Level.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2753||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Top_Level.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2755||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Top_Level.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2757||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Top_Level.srr(2759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2759||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Top_Level.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2761||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Top_Level.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2763||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Top_Level.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2765||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Top_Level.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2767||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Top_Level.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2769||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Top_Level.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2771||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Top_Level.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2773||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Top_Level.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2775||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Top_Level.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2777||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Top_Level.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2779||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Top_Level.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2781||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Top_Level.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2783||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Top_Level.srr(2785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2785||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Top_Level.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2787||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Top_Level.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2789||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Top_Level.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2791||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2797||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2798||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2799||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2800||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||Top_Level.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2804||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||Top_Level.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2806||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||Top_Level.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2808||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||Top_Level.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2810||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||Top_Level.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2812||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||Top_Level.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2814||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||Top_Level.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2816||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||Top_Level.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2818||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||Top_Level.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2820||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||Top_Level.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2822||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||Top_Level.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2824||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||Top_Level.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2826||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||Top_Level.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2828||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||Top_Level.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2830||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||Top_Level.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2832||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||Top_Level.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2834||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||Top_Level.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2836||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||Top_Level.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2838||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||Top_Level.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2840||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||Top_Level.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2842||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||Top_Level.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2844||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||Top_Level.srr(2849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2849||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2871||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||Top_Level.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2872||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2979||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2997||null;null
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2998||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/2999||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3000||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3001||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3002||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3003||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3004||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_7 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3005||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_6 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3006||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3007||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3008||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3009||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3010||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3011||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3012||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3013||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3014||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3015||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3016||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3017||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3018||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3019||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3020||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3021||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3022||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3023||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3024||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3025||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3026||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3027||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3028||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3029||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3030||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3031||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3032||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3033||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3034||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3035||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3036||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3037||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3038||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3039||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3040||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3041||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3042||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3043||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3044||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3045||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3046||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3047||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3048||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3049||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3050||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3051||miv_rv32ima_l1_ahb_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3052||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3053||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3054||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3055||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3056||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3057||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3058||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3059||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3060||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3061||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3062||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3063||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3064||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3065||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3066||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3067||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3068||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3069||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3070||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3071||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3072||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3073||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3074||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3075||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3076||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3077||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3078||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3079||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3080||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3081||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3082||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3083||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3084||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3085||miv_rv32ima_l1_ahb_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3086||miv_rv32ima_l1_ahb_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3087||miv_rv32ima_l1_ahb_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3088||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3089||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3090||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3091||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3092||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3093||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3094||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3095||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3096||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3097||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3098||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3099||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3100||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3101||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3102||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3103||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3104||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3105||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3106||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3107||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3108||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3109||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3110||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3111||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3112||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3113||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3114||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3115||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3116||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3117||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3118||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3119||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3120||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3121||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3122||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3123||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3124||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3125||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3126||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3127||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3128||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3129||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||Top_Level.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3130||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3133||miv_rv32ima_l1_ahb_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3134||miv_rv32ima_l1_ahb_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3135||miv_rv32ima_l1_ahb_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3136||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3137||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3138||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3139||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3140||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3141||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3142||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3143||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3144||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3145||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3146||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3147||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3148||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3149||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3150||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN132||@W:Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3151||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3154||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3155||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3156||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3157||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3158||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3159||mss_subsystem_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3160||mss_subsystem_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3161||mss_subsystem_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3162||mss_subsystem_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z12(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z12(verilog)) has its enable tied to GND.||Top_Level.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3163||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3164||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3165||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3166||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3167||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3168||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Top_Level.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3169||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3170||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3171||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3172||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3173||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3174||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3175||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3176||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Top_Level.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3177||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Top_Level.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3178||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3179||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.||Top_Level.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3180||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1(verilog) because it does not drive other instances.||Top_Level.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3181||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3182||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.||Top_Level.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3183||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_0(verilog) because it does not drive other instances.||Top_Level.srr(3184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3184||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3185||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.||Top_Level.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3186||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_1(verilog) because it does not drive other instances.||Top_Level.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3187||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||Top_Level.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3188||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||Top_Level.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3189||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||Top_Level.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3190||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_0(verilog) because it does not drive other instances.||Top_Level.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3191||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3192||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_3(verilog) because it does not drive other instances.||Top_Level.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3193||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_1(verilog) because it does not drive other instances.||Top_Level.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3194||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3195||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_2(verilog) because it does not drive other instances.||Top_Level.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3196||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_2(verilog) because it does not drive other instances.||Top_Level.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3197||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3198||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_3(verilog) because it does not drive other instances.||Top_Level.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3199||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||Top_Level.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3200||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||Top_Level.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3201||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||Top_Level.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3202||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.||Top_Level.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3203||miv_rv32ima_l1_ahb_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.||Top_Level.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3204||miv_rv32ima_l1_ahb_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.||Top_Level.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3205||miv_rv32ima_l1_ahb_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.||Top_Level.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3206||miv_rv32ima_l1_ahb_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.||Top_Level.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3207||miv_rv32ima_l1_ahb_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.||Top_Level.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3208||miv_rv32ima_l1_ahb_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.||Top_Level.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3209||miv_rv32ima_l1_ahb_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.||Top_Level.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3210||miv_rv32ima_l1_ahb_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.||Top_Level.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3211||miv_rv32ima_l1_ahb_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.||Top_Level.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3212||miv_rv32ima_l1_ahb_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.||Top_Level.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3213||miv_rv32ima_l1_ahb_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.||Top_Level.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3214||miv_rv32ima_l1_ahb_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.||Top_Level.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3215||miv_rv32ima_l1_ahb_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.||Top_Level.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3216||miv_rv32ima_l1_ahb_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.||Top_Level.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3217||miv_rv32ima_l1_ahb_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.||Top_Level.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3218||miv_rv32ima_l1_ahb_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.||Top_Level.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3219||miv_rv32ima_l1_ahb_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.||Top_Level.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3220||miv_rv32ima_l1_ahb_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.||Top_Level.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3221||miv_rv32ima_l1_ahb_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.||Top_Level.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3222||miv_rv32ima_l1_ahb_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.||Top_Level.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3223||miv_rv32ima_l1_ahb_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.||Top_Level.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3224||miv_rv32ima_l1_ahb_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.||Top_Level.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3225||miv_rv32ima_l1_ahb_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.||Top_Level.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3226||miv_rv32ima_l1_ahb_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.||Top_Level.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3227||miv_rv32ima_l1_ahb_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.||Top_Level.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3228||miv_rv32ima_l1_ahb_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.||Top_Level.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3229||miv_rv32ima_l1_ahb_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.||Top_Level.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3230||miv_rv32ima_l1_ahb_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.||Top_Level.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3231||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance Queue_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.||Top_Level.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3232||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.||Top_Level.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3233||miv_rv32ima_l1_ahb_tlerror_error.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/235
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z15_0(verilog) because it does not drive other instances.||Top_Level.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3234||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3235||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_5(verilog) because it does not drive other instances.||Top_Level.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3236||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z15_1(verilog) because it does not drive other instances.||Top_Level.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3237||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3238||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_6(verilog) because it does not drive other instances.||Top_Level.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3239||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.||Top_Level.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3240||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.||Top_Level.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3241||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3242||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3243||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3244||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3245||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3246||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3247||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3248||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3249||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3250||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3251||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3252||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3253||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3254||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3255||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3256||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3257||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3258||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3259||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3260||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3261||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3262||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3263||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3264||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3265||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3266||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3267||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3268||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3269||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3270||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3271||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3272||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3273||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3274||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3275||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3276||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z17(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3277||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3278||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3279||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3280||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3281||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3282||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3283||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3284||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3285||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3286||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3287||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.||Top_Level.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3288||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog) because it does not drive other instances.||Top_Level.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3289||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3290||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3291||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3292||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3293||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog) because it does not drive other instances.||Top_Level.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3294||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.||Top_Level.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3295||miv_rv32ima_l1_ahb_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3296||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3297||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3298||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3299||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3300||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3301||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance reg\$(in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3302||miv_rv32ima_l1_ahb_negative_edge_latch.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top_Level.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3303||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.||Top_Level.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3304||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog) because it does not drive other instances.||Top_Level.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3305||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog) because it does not drive other instances.||Top_Level.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3306||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3307||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3308||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3309||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3310||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3311||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3312||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3313||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z18(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3314||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3315||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3316||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Top_Level.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3317||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||Top_Level.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3318||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||Top_Level.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3319||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top_Level.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3364||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top_Level.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3366||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.||Top_Level.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3430||mirslv2mirmstrbridge_ahb.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/120
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\cheec\Desktop\Master\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_cck.rpt" .||Top_Level.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3560||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3595||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Top_Level.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3611||null;null
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3616||miv_rv32ima_l1_ahb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/103
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3617||miv_rv32ima_l1_ahb.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/60
Implementation;Synthesis||MO111||@N: Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3618||miv_rv32ima_l1_ahb.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/59
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3619||miv_rv32ima_l1_ahb.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/58
Implementation;Synthesis||MO111||@N: Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.||Top_Level.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3620||miv_rv32ima_l1_ahb.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v'/linenumber/57
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO_t (in view: work.MiV_Core32(verilog)) on net DRV_TDO (in view: work.MiV_Core32(verilog)) has its enable tied to GND.||Top_Level.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3621||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3622||mss_subsystem_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3623||mss_subsystem_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3624||mss_subsystem_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||Top_Level.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3625||mss_subsystem_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top_Level.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3626||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||Top_Level.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3627||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3628||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hburst[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3629||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3630||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3631||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3632||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3637||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||FA239||@W:ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z11(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top_Level.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3638||corei2creal.v(785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/785
Implementation;Synthesis||FA239||@W:ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z11(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top_Level.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3639||corei2creal.v(785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/785
Implementation;Synthesis||MO106||@N: Found ROM sersta_write_proc\.sersta_2[4:0] (in view: work.COREI2C_COREI2CREAL_Z11(verilog)) with 29 words by 5 bits.||Top_Level.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3640||corei2creal.v(785);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\core\corei2creal.v'/linenumber/785
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3641||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||Top_Level.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3642||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3643||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3644||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. ||Top_Level.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3645||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. ||Top_Level.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3646||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. ||Top_Level.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3647||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. ||Top_Level.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3648||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. ||Top_Level.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3649||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. ||Top_Level.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3650||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. ||Top_Level.srr(3651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3651||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. ||Top_Level.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3652||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. ||Top_Level.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3653||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. ||Top_Level.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3654||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. ||Top_Level.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3655||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. ||Top_Level.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3656||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. ||Top_Level.srr(3657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3657||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. ||Top_Level.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3658||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. ||Top_Level.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3659||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. ||Top_Level.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3660||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. ||Top_Level.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3661||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. ||Top_Level.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3662||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. ||Top_Level.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3663||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. ||Top_Level.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3664||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. ||Top_Level.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3665||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. ||Top_Level.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3666||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. ||Top_Level.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3667||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. ||Top_Level.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3668||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. ||Top_Level.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3669||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. ||Top_Level.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3670||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. ||Top_Level.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3671||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. ||Top_Level.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3672||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3673||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3674||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3675||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3676||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3677||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3678||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3679||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3680||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3681||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3682||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3683||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3684||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3685||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3686||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3687||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3688||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3689||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3690||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3691||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3692||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3693||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3694||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3695||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3696||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3697||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3698||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3699||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3700||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3701||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3702||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3703||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3704||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3705||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3706||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3707||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3708||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3709||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3710||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3711||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. ||Top_Level.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3712||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. ||Top_Level.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3713||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. ||Top_Level.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3714||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3715||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3716||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3717||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3718||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. ||Top_Level.srr(3719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3719||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3720||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3721||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3722||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3723||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3724||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3725||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3726||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3727||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3728||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3729||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3730||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3731||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3732||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3733||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3734||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3735||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3736||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3737||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3738||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3739||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3740||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3741||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. ||Top_Level.srr(3742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3742||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit AHB_MEM_0.AHB_MEM_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3748||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3749||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3750||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3751||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3752||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3753||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3754||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3755||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3756||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3757||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3758||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit AHB_MMIO_0.AHB_MMIO_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.Top_Level(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3759||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3760||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3761||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3762||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3781||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3782||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3783||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3784||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3785||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3786||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3805||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3806||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3807||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3808||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3809||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3810||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3829||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3830||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3831||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.||Top_Level.srr(3836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3836||mirslv2mirmstrbridge_ahb.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/120
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3837||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3838||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3839||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3840||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3841||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3842||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3843||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3844||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3845||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3846||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3847||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3848||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3849||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3850||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3851||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3852||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3853||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3854||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3855||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3856||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3857||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3858||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3859||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3860||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3861||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3862||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3863||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3864||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3865||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3866||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3867||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top_Level.srr(3868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3868||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(3876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3876||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] ||Top_Level.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3910||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] ||Top_Level.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3911||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.||Top_Level.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3912||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.||Top_Level.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3913||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.||Top_Level.srr(3914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3914||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.||Top_Level.srr(3915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3915||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.||Top_Level.srr(3916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3916||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.||Top_Level.srr(3917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3917||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||Top_Level.srr(3918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3918||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3919||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||Top_Level.srr(3920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3920||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3921||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||Top_Level.srr(3922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3922||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3923||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||Top_Level.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3924||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||Top_Level.srr(3925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3925||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||Top_Level.srr(3926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3926||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3927||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3928||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3929||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3930||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3931||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3932||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3933||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3934||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3935||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3936||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.||Top_Level.srr(3937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3937||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.||Top_Level.srr(3938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3938||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.||Top_Level.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3939||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.||Top_Level.srr(3940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3940||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||Top_Level.srr(3941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3941||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.||Top_Level.srr(3942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3942||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||Top_Level.srr(3943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3943||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.||Top_Level.srr(3944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3944||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3945||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3946||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3947||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3948||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3949||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3950||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3951||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3952||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[20] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3953||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[21] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3954||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[22] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3955||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[23] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3956||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[24] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3957||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[25] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3958||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3959||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3960||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3961||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3962||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3963||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3964||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3965||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3966||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3967||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3968||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3969||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3970||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3971||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3972||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3973||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3974||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3975||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3976||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3977||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3978||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3979||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3980||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3981||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3982||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3983||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3984||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3985||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3986||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||Top_Level.srr(3987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3987||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3988||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3989||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3990||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3991||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3992||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3993||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(3994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3994||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3995||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3996||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3997||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3998||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(3999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/3999||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4000||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4001||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4002||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4003||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4004||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4005||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4006||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4007||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4008||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4009||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4010||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4011||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4012||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4013||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4014||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4015||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4016||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.||Top_Level.srr(4022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4022||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.||Top_Level.srr(4023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4023||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.||Top_Level.srr(4024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4024||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(4025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4025||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(4026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4026||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(4027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4027||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.||Top_Level.srr(4028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4028||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(4029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4029||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.||Top_Level.srr(4030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4030||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4031||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4032||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] ||Top_Level.srr(4042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4042||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] ||Top_Level.srr(4043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4043||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4044||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4045||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4046||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4047||miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4048||miv_rv32ima_l1_ahb_tag_array_ext.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v'/linenumber/90
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore2_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(4049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4049||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore2_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(4050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4050||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore1_addr[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(4051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4051||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance pstore1_addr[1] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top_Level.srr(4052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4052||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit s1_req_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4053||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit s1_req_tag[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4054||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit pstore1_cmd[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4055||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(4056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4056||miv_rv32ima_l1_ahb_dcache_dcache.v(1662);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1662
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(4057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4057||miv_rv32ima_l1_ahb_dcache_dcache.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1836
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(4058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4058||miv_rv32ima_l1_ahb_dcache_dcache.v(1671);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1671
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))||Top_Level.srr(4059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4059||miv_rv32ima_l1_ahb_dcache_dcache.v(1727);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/1727
Implementation;Synthesis||BN362||@N: Removing sequential instance s1_probe (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) because it does not drive other instances.||Top_Level.srr(4060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4060||miv_rv32ima_l1_ahb_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4061||miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4062||miv_rv32ima_l1_ahb_tag_array_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v'/linenumber/91
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))||Top_Level.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4063||miv_rv32ima_l1_ahb_icache_icache.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v'/linenumber/238
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4064||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4065||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4066||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4067||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4068||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4069||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4070||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4071||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[1] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4072||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[0] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4073||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4074||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top_Level.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4075||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[30] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4078||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[29] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4079||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[28] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4080||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[27] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4081||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[26] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4082||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[25] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4083||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[24] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4084||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[23] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4085||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[22] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4086||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[21] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4087||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[20] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4088||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[19] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4089||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[18] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4090||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[17] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4091||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[16] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4092||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[15] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4093||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[14] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4094||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[13] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4095||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[12] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4096||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[11] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4097||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[10] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4098||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[9] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4099||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[8] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4100||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[7] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4101||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[6] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4102||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[5] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4103||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MO160||@W:Register bit ex_cause[4] (in view view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4104||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4105||miv_rv32ima_l1_ahb_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(4106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4106||miv_rv32ima_l1_ahb_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(4107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4107||miv_rv32ima_l1_ahb_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||Top_Level.srr(4108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4108||miv_rv32ima_l1_ahb_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] ||Top_Level.srr(4118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4118||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.||Top_Level.srr(4119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4119||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||Top_Level.srr(4120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4120||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.||Top_Level.srr(4121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4121||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.||Top_Level.srr(4122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4122||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.||Top_Level.srr(4123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4123||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||Top_Level.srr(4124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4124||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.||Top_Level.srr(4125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4125||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.||Top_Level.srr(4126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4126||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] ||Top_Level.srr(4127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4127||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] ||Top_Level.srr(4128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4128||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.paddr[16] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4134||coreconfigp.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/255
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4135||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4136||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4137||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.MSS_SubSystem_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top_Level.srr(4138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4138||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4141||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreConfigMaster_Z13(verilog) instance pause_count[4:0] ||Top_Level.srr(4173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4173||coreconfigmaster.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/723
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z13(verilog))||Top_Level.srr(4174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4174||coreconfigmaster.v(573);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v'/linenumber/573
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreResetP_Z18(verilog) instance count_ddr[13:0] ||Top_Level.srr(4202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4202||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] ||Top_Level.srr(4203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4203||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] ||Top_Level.srr(4204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4204||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4208||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4209||miv_rv32ima_l1_ahb_rocket.v(2835);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2835
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4210||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4211||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4212||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4213||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4214||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4215||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4216||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4217||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance AHBtoAPB3_0.AHBtoAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4218||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[9] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4222||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4223||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4224||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[13] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4225||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[12] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4226||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[11] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4227||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[10] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4228||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4229||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4230||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4231||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4232||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4233||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size.MIV_RV32IMA_L1_AHB_QUEUE.ram_size_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4234||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FF150||@N: Multiplier MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.||Top_Level.srr(4235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4235||miv_rv32ima_l1_ahb_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/289
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4236||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4237||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4238||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4239||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.probe_bits_address[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4240||miv_rv32ima_l1_ahb_rocket_tile.v(555);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v'/linenumber/555
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4241||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4242||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4243||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4244||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4245||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4246||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4247||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4248||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4249||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[3] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4250||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4251||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4252||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4253||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4254||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4255||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4256||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4266||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4273||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4274||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4275||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4276||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4277||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4278||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4279||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4280||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4281||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[7] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4282||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4283||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4284||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[4] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4285||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4286||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4287||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4288||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4289||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4290||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4291||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4292||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4293||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4294||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4295||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4296||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4297||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||BN132||@W:Removing instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top_Level.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4298||miv_rv32ima_l1_ahb_csrfile.v(1556);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v'/linenumber/1556
Implementation;Synthesis||FX271||@N: Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.un1__GEN_2_i (in view: work.Top_Level(verilog)) with 41 loads 2 times to improve timing.||Top_Level.srr(4314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4314||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/509
Implementation;Synthesis||FX271||@N: Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa (in view: work.Top_Level(verilog)) with 41 loads 2 times to improve timing.||Top_Level.srr(4315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4315||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/509
Implementation;Synthesis||FX271||@N: Replicating instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork._T_518_0_3 (in view: work.Top_Level(verilog)) with 64 loads 2 times to improve timing.||Top_Level.srr(4316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4316||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(584);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/584
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_2807 ||Top_Level.srr(4329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4329||null;null
Implementation;Synthesis||FP130||@N: Promoting Net INIT_DONE_int_arst on CLKINT  I_2808 ||Top_Level.srr(4330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4330||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_2809 ||Top_Level.srr(4331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4331||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_2810 ||Top_Level.srr(4332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4332||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.q_arst on CLKINT  I_2811 ||Top_Level.srr(4333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4333||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_49_arst on CLKINT  I_2812 ||Top_Level.srr(4334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4334||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_clk_base_arst on CLKINT  I_2813 ||Top_Level.srr(4335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4335||null;null
Implementation;Synthesis||FP130||@N: Promoting Net URSTB_arst on CLKINT  I_2814 ||Top_Level.srr(4336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4336||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MiV_Core32_0.MiV_Core32_0.ChiselTop0.un1_reset_debug_arst on CLKINT  I_2815 ||Top_Level.srr(4337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4337||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_arst on CLKINT  I_2816 ||Top_Level.srr(4338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4338||null;null
Implementation;Synthesis||FP130||@N: Promoting Net JTAG_0.JTAG_0.iUDRCK on CLKINT  I_2817 ||Top_Level.srr(4339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4339||null;null
Implementation;Synthesis||FP130||@N: Promoting Net MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_2818 ||Top_Level.srr(4340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4340||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top_Level.srr(4391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4391||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||Top_Level.srr(4392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4392||null;null
Implementation;Synthesis||MT615||@N: Found clock MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||Top_Level.srr(4400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4400||null;null
Implementation;Synthesis||MT615||@N: Found clock MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB with period 80.00ns ||Top_Level.srr(4401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4401||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||Top_Level.srr(4402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4402||null;null
Implementation;Synthesis||MT615||@N: Found clock MSS_SubSystem_sb_0/CCC_0/GL0 with period 20.00ns ||Top_Level.srr(4403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4403||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.||Top_Level.srr(4404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/4404||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc MSS_SubSystem_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(5118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/5118||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.MSS_HPMS_READY_int MSS_SubSystem_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { MSS_SubSystem_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(5119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/5119||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(5120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/5120||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { MSS_SubSystem_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(5121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/5121||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { TCK }] to [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(5122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/5122||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(5123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/5123||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT443||@W:Timing constraint (through [get_nets { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SubSystem_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design ||Top_Level.srr(5124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top_Level.srr'/linenumber/5124||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top_level\synthesis.fdc'/linenumber/21
Implementation;Place and Route;RootName:Top_Level
Implementation;Place and Route||(null)||Please refer to the log file for details about 12 Info(s)||Top_Level_layout_log.log;liberoaction://open_report/file/Top_Level_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top_Level
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||Top_Level_generateBitstream.log;liberoaction://open_report/file/Top_Level_generateBitstream.log||(null);(null)
