#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 28 15:48:43 2022
# Process ID: 10616
# Current directory: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7640 X:\EC551\Labs\Lab1\Final Copy\EC551_Labs\lab_1\lab_1.xpr
# Log file: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/vivado.log
# Journal file: X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 848.762 ; gain = 178.906
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:129]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:157]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:158]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:169]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:170]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 958.387 ; gain = 2.531
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
run: Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1006.211 ; gain = 23.605
xsim: Time (s): cpu = 00:01:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1006.211 ; gain = 50.355
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:01:58 ; elapsed = 00:01:44 . Memory (MB): peak = 1006.211 ; gain = 50.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:129]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:157]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:158]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:169]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:170]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1006.211 ; gain = 0.000
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 1006.211 ; gain = 0.000
xsim: Time (s): cpu = 00:01:26 ; elapsed = 00:01:23 . Memory (MB): peak = 1006.211 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1006.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_unit
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/btn_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ROM
WARNING: [VRFC 10-3380] identifier 'jmp_addr' is used before its declaration [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/inst_ROM.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:129]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:157]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:158]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:169]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:170]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_top_behav -key {Behavioral:sim_1:Functional:t_top} -tclbatch {t_top.tcl} -view {{X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/t_top_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1006.211 ; gain = 0.000
source t_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
run: Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 1011.359 ; gain = 5.148
xsim: Time (s): cpu = 00:01:43 ; elapsed = 00:01:33 . Memory (MB): peak = 1011.359 ; gain = 5.148
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:01:44 ; elapsed = 00:01:40 . Memory (MB): peak = 1011.359 ; gain = 5.148
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 4290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1423.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1528.246 ; gain = 516.887
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/synth/func/xsim/t_top_func_synth.v"
write_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1961.410 ; gain = 427.590
INFO: [SIM-utils-36] Netlist generated:X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/synth/func/xsim/t_top_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 't_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj t_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/synth/func/xsim/t_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Fetch_unit
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-311] analyzing module btn_edge
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module inst_ROM
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-311] analyzing module my_dff_0
INFO: [VRFC 10-311] analyzing module my_dff_1
INFO: [VRFC 10-311] analyzing module reduced_font_rom
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-311] analyzing module reg_param__parameterized0
INFO: [VRFC 10-311] analyzing module reg_param__parameterized1
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_VGA
INFO: [VRFC 10-311] analyzing module vga_controller_640_60
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.sim/sim_1/synth/func/xsim'
"xelab -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot t_top_func_synth xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot t_top_func_synth xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1961.410 ; gain = 950.051
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 28 15:57:28 2022...
