$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#2600
b00000000 "
#2601
b00000000 "
#3825
0!
#6475
b00000001 "
#6476
b00000001 "
#7700
b00000001 "
#7701
b00000001 "
#9000
b00000001 "
#9001
b00000001 "
#10150
b00000001 "
#10151
b00000001 "
#11375
b00000001 "
#11376
b00000001 "
#12600
b00000001 "
#12601
b00000001 "
#13900
b00000001 "
#13901
b00000001 "
#15050
b00000001 "
#15051
b00000001 "
#16275
b00000001 "
#16276
b00000001 "
#17662
b00000000 "
#17663
b00000000 "
#21062
1!
#22337
0!
#26112
b00000001 "
#26113
b00000001 "
#27337
b00000001 "
#27338
b00000001 "
#28725
b00000000 "
#28726
b00000000 "
#31000
1!
