#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  4 21:40:44 2021
# Process ID: 68044
# Current directory: C:/Users/15827/Desktop/pipline_cpu/pipline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent81556 C:\Users\15827\Desktop\pipline_cpu\pipline_cpu\pipline_cpu.xpr
# Log file: C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/vivado.log
# Journal file: C:/Users/15827/Desktop/pipline_cpu/pipline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/15827/Desktop/pipline_cpu/softcode/test1.coe'; using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/15827/Desktop/pipline_cpu/softcode/test_pip.coe'; using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/15827/Desktop/pipline_cpu/softcode/pip_test2.coe'; using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/15827/Desktop/pipline_cpu/softcode/fibonacci.coe'; using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/fibonacci.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/15827/Desktop/pipline_cpu/softcode/banzitest.coe'; using path 'C:/Users/15827/Desktop/code_small_semesters/softcode/banzitest.coe' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/ip', nor could it be found using path 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/ip'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.ip_user_files'; using path 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 783.121 ; gain = 93.680
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'inst_rom'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'inst_rom'. Failed to generate 'Vivado Verilog Simulation' outputs: 
generate_target Simulation [get_files C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.2/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'inst_rom'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'inst_rom'. Failed to generate 'Vivado Verilog Simulation' outputs: 
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/pipline_cpu/machine code/fibonacci.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/pipline_cpu/machine code/fibonacci.coe' provided. It will be converted relative to IP Instance files '../../../../../../machine code/fibonacci.coe'
generate_target all [get_files  C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/banzitest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/light_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.light_show
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep  4 21:43:05 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep  4 21:43:05 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 861.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               355000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               455000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               555000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               655000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               755000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               855000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               955000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 867.648 ; gain = 6.027
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 867.648 ; gain = 6.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 869.566 ; gain = 1.918
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  4 21:43:29 2021...
