module Homework (
input logic A, B, C;
output logic Y;

);

logic nA, nB, nC, nBaC, nBanC, ;





endmodule