--------------- Build Started: 04/21/2018 19:26:06 Project: DMA, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\jcaf9\AppData\Local\Cypress Semiconductor\PSoC Creator\4.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\DMA.cyprj" -d CY8C4248LQI-BL583 -s "C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinMinus3" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_168)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.38)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinPlus3" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_169)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.37)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinMinus2" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_170)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.36)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinPlus2" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_171)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.35)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinMinus1" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_172)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.34)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinPlus1" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_173)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.33)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinMinus0" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_174)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.32)
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_Seq_1.vinPlus0" on TopDesign is unconnected.
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Signal: Net_175)
 * C:\Users\jcaf9\Documents\PSoC Creator\Interfaces\DMA.cydsn\TopDesign\TopDesign.cysch (Shape_30.31)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Error: apr.M0032: Net "Net_175" is connected to an analog mux but is not connected to another component. (App=cydsfit)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 04/21/2018 19:26:09 ---------------
