# üñ•Ô∏è Dynamic Branch Prediction Simulation

## üìö ELE336-Computer Architecture
## üë®‚Äçüè´ DR. MAY MOHAMED

### üë• Team Members:
- OMAR AHMED ABDELAZIZ 
- ALI MOHAMED
- MARIOS MAGED
- HAGAR ALI
- HANA AHMED

## 1. üîç Definition of Simulation Problem

This assignment involves evaluating the performance of different dynamic branch prediction schemes using the SimpleScalar sim-outorder simulator. The main objectives of the assignment are:

- üîß Configure the sim-outorder simulator to match specific computer system parameters
- üîÑ Compare the effectiveness of three branch prediction strategies:
  - ‚ö° Static prediction (backward branches taken, forward branches not taken)
  - üî¢ 2-bit dynamic branch prediction
  - üß† Correlating branch prediction

The simulation is set to model a basic processor that executes one instruction at a time with specific cache, TLB, and memory configurations. We need to analyze branch frequency, branch characterization, and prediction accuracy for each scheme.

## 2. ‚ö†Ô∏è Problems Encountered

During the implementation and analysis of this assignment, we faced several challenges:

1. **üõ†Ô∏è Setting up SimpleScalar environment**: The initial configuration of the simulator required understanding a complex set of parameters and ensuring they matched the assignment specifications exactly. The configuration flags needed precise values to match the required computer configuration.

2. **üìù Simulator output interpretation**: Understanding the extensive statistics generated by the SimpleScalar simulator (as seen in sim-2lev.txt) required careful analysis to extract the right metrics for our branch prediction study.


3. **üß© Correlating branch prediction implementation**: Understanding the specifics of the 2-level branch predictor configuration (1 1024 8 0) required careful study of the SimpleScalar documentation to interpret what these parameters meant for our simulation.

4. compile a .C file to make it testable for simple scalar 

## 3. üí° How We Solved Them

1. **‚öôÔ∏è SimpleScalar Setup**:
   - Created a consistent configuration file with all required parameters based on assignment specifications
   - Used the command line for 2-lev: `./sim-outorder -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -res:ialu 1 -res:imult 1 -res:memport 1 -res:fpalu 1 -res:fpmult 1 -bpred 2lev -cache:dl1 dl1:128:32:2:l -cache:il1 il1:128:32:2:l -cache:dl2 ul2:8192:32:1:l -tlb:itlb itlb:16:4096:4:l -tlb:dtlb dtlb:16:4096:8:l`
   - Used the command line for bimod`sim: command line: ./sim-outorder -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -res:ialu 1 -res:imult 1 -res:memport 1 -res:fpalu 1 -res:fpmult 1 -bpred 2lev -cache:dl1 dl1:128:32:2:l -cache:il1 il1:128:32:2:l -cache:dl2 ul2:8192:32:1:l -tlb:itlb itlb:16:4096:4:l -tlb:dtlb dtlb:16:4096:8:l -redir:sim sim-2lev.txt ./tests-pisa/bin.little/test.ss `
   - Used the command line for static branch`sim: command line: ./sim-outorder -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -res:ialu 1 -res:imult 1 -res:memport 1 -res:fpalu 1 -res:fpmult 1 -bpred taken -cache:dl1 dl1:128:32:2:l -cache:il1 il1:128:32:2:l -cache:dl2 ul2:8192:32:1:l -tlb:itlb itlb:16:4096:4:l -tlb:dtlb dtlb:16:4096:8:l -redir:sim sim-backT-forN.txt ./tests-pisa/bin.little/test.ss`
   - Validated the configuration by checking simulator output for expected architecture details

2. **üìä Simulator Output Interpretation**:
   - Analyzed the comprehensive statistics in sim-2lev.txt to extract relevant branch prediction metrics
   - Calculated derived metrics such as branch frequency and prediction accuracy
   - Created a systematic approach to compare metrics across different branch prediction schemes

3. **üìã Branch Characterization**:
   - Used metrics like `bpred_2lev.addr_hits` and `bpred_2lev.dir_hits` to understand prediction performance
   - Developed scripts to categorize branches by direction and outcome
   - Cross-referenced branch prediction rates with our expectations based on branch behavior

4. **üìà History Bits Analysis**:
   - Systematically modified the `bpred:2lev` parameter to test different history bit configurations
   - For example, changed `-bpred:2lev 1 1024 8 0` to test different history register widths (8)
   - Analyzed the diminishing returns on prediction accuracy with increasing history bit count

5. **üßÆ 2-Level Branch Predictor Understanding**:
   - Studied the SimpleScalar documentation to understand the 2-level predictor configuration (1 1024 8 0):
     - 1: Number of entries in first level (shift registers)
     - 1024: Number of entries in second level (pattern history table)
     - 8: Width of shift register (history bits)
     - 0: Not using XOR for indexing (0 = no, 1 = yes)
   - This configuration represents a GAp predictor with 1 global history register of 8 bits and a 1024-entry pattern history table
 6. use a GCC 2.7.2.3 to compile the code

## 4. üìä Output Samples

### üéØ Branch Prediction bimodal stats
```
sim-outorder: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

sim: command line: ./sim-outorder -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -res:ialu 1 -res:imult 1 -res:memport 1 -res:fpalu 1 -res:fpmult 1 -bpred bimod -cache:dl1 dl1:128:32:2:l -cache:il1 il1:128:32:2:l -cache:dl2 ul2:8192:32:1:l -tlb:itlb itlb:16:4096:4:l -tlb:dtlb dtlb:16:4096:8:l -redir:sim sim-bimod.txt ./tests-pisa/bin.little/test.ss 

sim: simulation started @ Tue May 13 00:06:34 2025, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     sim-bimod.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst                   0 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              1 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                  bimod # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               1 # instruction decode B/W (insts/cycle)
-issue:width                1 # instruction issue B/W (insts/cycle)
-issue:inorder           true # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:128:32:2:l # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       ul2:8192:32:1:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               6 # l2 data cache hit latency (in cycles)
-cache:il1       il1:128:32:2:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               6 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         18 2 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:16:4096:8:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   1 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                1 # total number of memory system ports available (to CPU)
-res:fpalu                  1 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn                1379329 # total number of instructions committed
sim_num_refs                 476172 # total number of loads and stores committed
sim_num_loads                346548 # total number of loads committed
sim_num_stores          129624.0000 # total number of stores committed
sim_num_branches             347380 # total number of branches committed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate          1379329.0000 # simulation speed (in insts/sec)
sim_total_insn              1386012 # total number of instructions executed
sim_total_refs               479131 # total number of loads and stores executed
sim_total_loads              349497 # total number of loads executed
sim_total_stores        129634.0000 # total number of stores executed
sim_total_branches           348315 # total number of branches executed
sim_cycle                   2329578 # total simulation time in cycles
sim_IPC                      0.5921 # instructions per cycle
sim_CPI                      1.6889 # cycles per instruction
sim_exec_BW                  0.5950 # total instructions (mis-spec + committed) per cycle
sim_IPB                      3.9707 # instruction per branch
IFQ_count                   1885396 # cumulative IFQ occupancy
IFQ_fcount                  1885396 # cumulative IFQ full count
ifq_occupancy                0.8093 # avg IFQ occupancy (insn's)
ifq_rate                     0.5950 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.3603 # avg IFQ occupant latency (cycle's)
ifq_full                     0.8093 # fraction of time (cycle's) IFQ was full
RUU_count                   4585852 # cumulative RUU occupancy
RUU_fcount                        0 # cumulative RUU full count
ruu_occupancy                1.9685 # avg RUU occupancy (insn's)
ruu_rate                     0.5950 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  3.3087 # avg RUU occupant latency (cycle's)
ruu_full                     0.0000 # fraction of time (cycle's) RUU was full
LSQ_count                   1779754 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy                0.7640 # avg LSQ occupancy (insn's)
lsq_rate                     0.5950 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.2841 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                    8211365 # total number of slip cycles
avg_sim_slip                 5.9532 # the average slip between issue and retirement
bpred_bimod.lookups          350375 # total number of bpred lookups
bpred_bimod.updates          347380 # total number of updates
bpred_bimod.addr_hits        326699 # total number of address-predicted hits
bpred_bimod.dir_hits         326928 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses            20452 # total number of misses
bpred_bimod.jr_hits           18494 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen           18905 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP           46 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP          448 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9405 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9411 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9783 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.1027 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes        18489 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops        18579 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP        18457 # total number of RAS predictions used
bpred_bimod.ras_hits.PP        18448 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9995 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                1453928 # total number of accesses
il1.hits                    1391393 # total number of hits
il1.vc_misses                     0 # total number of victim cache misses
il1.vc_hits                       0 # total number of victim cache hits
il1.misses                    62535 # total number of misses
il1.replacements              62279 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0430 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0428 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                 476172 # total number of accesses
dl1.hits                     475677 # total number of hits
dl1.vc_misses                     0 # total number of victim cache misses
dl1.vc_hits                       0 # total number of victim cache hits
dl1.misses                      495 # total number of misses
dl1.replacements                239 # total number of replacements
dl1.writebacks                  228 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0010 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0005 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0005 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                  63258 # total number of accesses
ul2.hits                      62031 # total number of hits
ul2.vc_misses                     0 # total number of victim cache misses
ul2.vc_hits                       0 # total number of victim cache hits
ul2.misses                     1227 # total number of misses
ul2.replacements                212 # total number of replacements
ul2.writebacks                   42 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0194 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0034 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0007 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               1453928 # total number of accesses
itlb.hits                   1453914 # total number of hits
itlb.vc_misses                    0 # total number of victim cache misses
itlb.vc_hits                      0 # total number of victim cache hits
itlb.misses                      14 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                476172 # total number of accesses
dtlb.hits                    476163 # total number of hits
dtlb.vc_misses                    0 # total number of victim cache misses
dtlb.vc_hits                      0 # total number of victim cache hits
dtlb.misses                       9 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                  76288 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                   9008 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x004040b0 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   28 # total number of pages allocated
mem.page_mem                   112k # total size of memory pages allocated
mem.ptab_misses                  36 # total first level page table misses
mem.ptab_accesses           9852844 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate
```
### üéØ Branch Prediction 2-level stats
```
sim-outorder: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

sim: command line: ./sim-outorder -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -res:ialu 1 -res:imult 1 -res:memport 1 -res:fpalu 1 -res:fpmult 1 -bpred 2lev -cache:dl1 dl1:128:32:2:l -cache:il1 il1:128:32:2:l -cache:dl2 ul2:8192:32:1:l -tlb:itlb itlb:16:4096:4:l -tlb:dtlb dtlb:16:4096:8:l -redir:sim sim-2lev.txt ./tests-pisa/bin.little/test.ss 

sim: simulation started @ Tue May 13 00:07:08 2025, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     sim-2lev.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst                   0 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              1 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                   2lev # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               1 # instruction decode B/W (insts/cycle)
-issue:width                1 # instruction issue B/W (insts/cycle)
-issue:inorder           true # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:128:32:2:l # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       ul2:8192:32:1:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               6 # l2 data cache hit latency (in cycles)
-cache:il1       il1:128:32:2:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               6 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         18 2 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:16:4096:8:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   1 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                1 # total number of memory system ports available (to CPU)
-res:fpalu                  1 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn                1375536 # total number of instructions committed
sim_num_refs                 475395 # total number of loads and stores committed
sim_num_loads                346014 # total number of loads committed
sim_num_stores          129381.0000 # total number of stores committed
sim_num_branches             346652 # total number of branches committed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate          1375536.0000 # simulation speed (in insts/sec)
sim_total_insn              1380934 # total number of instructions executed
sim_total_refs               477651 # total number of loads and stores executed
sim_total_loads              348260 # total number of loads executed
sim_total_stores        129391.0000 # total number of stores executed
sim_total_branches           347377 # total number of branches executed
sim_cycle                   2280872 # total simulation time in cycles
sim_IPC                      0.6031 # instructions per cycle
sim_CPI                      1.6582 # cycles per instruction
sim_exec_BW                  0.6054 # total instructions (mis-spec + committed) per cycle
sim_IPB                      3.9681 # instruction per branch
IFQ_count                   1879238 # cumulative IFQ occupancy
IFQ_fcount                  1879238 # cumulative IFQ full count
ifq_occupancy                0.8239 # avg IFQ occupancy (insn's)
ifq_rate                     0.6054 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.3608 # avg IFQ occupant latency (cycle's)
ifq_full                     0.8239 # fraction of time (cycle's) IFQ was full
RUU_count                   4572416 # cumulative RUU occupancy
RUU_fcount                        0 # cumulative RUU full count
ruu_occupancy                2.0047 # avg RUU occupancy (insn's)
ruu_rate                     0.6054 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  3.3111 # avg RUU occupant latency (cycle's)
ruu_full                     0.0000 # fraction of time (cycle's) RUU was full
LSQ_count                   1776215 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy                0.7787 # avg LSQ occupancy (insn's)
lsq_rate                     0.6054 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.2862 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                    8191808 # total number of slip cycles
avg_sim_slip                 5.9554 # the average slip between issue and retirement
bpred_2lev.lookups           348156 # total number of bpred lookups
bpred_2lev.updates           346652 # total number of updates
bpred_2lev.addr_hits         337688 # total number of address-predicted hits
bpred_2lev.dir_hits          337920 # total number of direction-predicted hits (includes addr-hits)
bpred_2lev.misses              8732 # total number of misses
bpred_2lev.jr_hits            18438 # total number of address-predicted hits for JR's
bpred_2lev.jr_seen            18849 # total number of JR's seen
bpred_2lev.jr_non_ras_hits.PP           41 # total number of address-predicted hits for non-RAS JR's
bpred_2lev.jr_non_ras_seen.PP          443 # total number of non-RAS JR's seen
bpred_2lev.bpred_addr_rate    0.9741 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_2lev.bpred_dir_rate    0.9748 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_2lev.bpred_jr_rate    0.9782 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_2lev.bpred_jr_non_ras_rate.PP    0.0926 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_2lev.retstack_pushes        18435 # total number of address pushed onto ret-addr stack
bpred_2lev.retstack_pops        18473 # total number of address popped off of ret-addr stack
bpred_2lev.used_ras.PP        18406 # total number of RAS predictions used
bpred_2lev.ras_hits.PP        18397 # total number of RAS hits
bpred_2lev.ras_rate.PP    0.9995 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                1446435 # total number of accesses
il1.hits                    1385361 # total number of hits
il1.vc_misses                     0 # total number of victim cache misses
il1.vc_hits                       0 # total number of victim cache hits
il1.misses                    61074 # total number of misses
il1.replacements              60818 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0422 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0420 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                 475395 # total number of accesses
dl1.hits                     474900 # total number of hits
dl1.vc_misses                     0 # total number of victim cache misses
dl1.vc_hits                       0 # total number of victim cache hits
dl1.misses                      495 # total number of misses
dl1.replacements                239 # total number of replacements
dl1.writebacks                  228 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0010 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0005 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0005 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                  61797 # total number of accesses
ul2.hits                      60561 # total number of hits
ul2.vc_misses                     0 # total number of victim cache misses
ul2.vc_hits                       0 # total number of victim cache hits
ul2.misses                     1236 # total number of misses
ul2.replacements                215 # total number of replacements
ul2.writebacks                   44 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0200 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0035 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0007 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               1446435 # total number of accesses
itlb.hits                   1446421 # total number of hits
itlb.vc_misses                    0 # total number of victim cache misses
itlb.vc_hits                      0 # total number of victim cache hits
itlb.misses                      14 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                475395 # total number of accesses
dtlb.hits                    475386 # total number of hits
dtlb.vc_misses                    0 # total number of victim cache misses
dtlb.vc_hits                      0 # total number of victim cache hits
dtlb.misses                       9 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                  76288 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                   9008 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x004040b0 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   28 # total number of pages allocated
mem.page_mem                   112k # total size of memory pages allocated
mem.ptab_misses                  36 # total first level page table misses
mem.ptab_accesses           9815228 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate
```
### üéØ Branch Prediction static prediction (forward taken backward not taken) stats
```
sim-outorder: SimpleScalar/PISA Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

sim: command line: ./sim-outorder -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -issue:inorder true -res:ialu 1 -res:imult 1 -res:memport 1 -res:fpalu 1 -res:fpmult 1 -bpred taken -cache:dl1 dl1:128:32:2:l -cache:il1 il1:128:32:2:l -cache:dl2 ul2:8192:32:1:l -tlb:itlb itlb:16:4096:4:l -tlb:dtlb dtlb:16:4096:8:l -redir:sim sim-backT-forN.txt ./tests-pisa/bin.little/test.ss 

sim: simulation started @ Tue May 13 00:22:58 2025, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     sim-backT-forN.txt # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst                   0 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              1 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                  taken # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               1 # instruction decode B/W (insts/cycle)
-issue:width                1 # instruction issue B/W (insts/cycle)
-issue:inorder           true # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:128:32:2:l # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       ul2:8192:32:1:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               6 # l2 data cache hit latency (in cycles)
-cache:il1       il1:128:32:2:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               6 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         18 2 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:16:4096:8:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   1 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                1 # total number of memory system ports available (to CPU)
-res:fpalu                  1 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn                1379329 # total number of instructions committed
sim_num_refs                 476172 # total number of loads and stores committed
sim_num_loads                346548 # total number of loads committed
sim_num_stores          129624.0000 # total number of stores committed
sim_num_branches             347380 # total number of branches committed
sim_elapsed_time                  1 # total simulation time in seconds
sim_inst_rate          1379329.0000 # simulation speed (in insts/sec)
sim_total_insn              1589722 # total number of instructions executed
sim_total_refs               577740 # total number of loads and stores executed
sim_total_loads              447722 # total number of loads executed
sim_total_stores        130018.0000 # total number of stores executed
sim_total_branches           373380 # total number of branches executed
sim_cycle                   3370460 # total simulation time in cycles
sim_IPC                      0.4092 # instructions per cycle
sim_CPI                      2.4436 # cycles per instruction
sim_exec_BW                  0.4717 # total instructions (mis-spec + committed) per cycle
sim_IPB                      3.9707 # instruction per branch
IFQ_count                   2276758 # cumulative IFQ occupancy
IFQ_fcount                  2276758 # cumulative IFQ full count
ifq_occupancy                0.6755 # avg IFQ occupancy (insn's)
ifq_rate                     0.4717 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.4322 # avg IFQ occupant latency (cycle's)
ifq_full                     0.6755 # fraction of time (cycle's) IFQ was full
RUU_count                   4780410 # cumulative RUU occupancy
RUU_fcount                        0 # cumulative RUU full count
ruu_occupancy                1.4183 # avg RUU occupancy (insn's)
ruu_rate                     0.4717 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  3.0071 # avg RUU occupant latency (cycle's)
ruu_full                     0.0000 # fraction of time (cycle's) RUU was full
LSQ_count                   1878386 # cumulative LSQ occupancy
LSQ_fcount                        0 # cumulative LSQ full count
lsq_occupancy                0.5573 # avg LSQ occupancy (insn's)
lsq_rate                     0.4717 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.1816 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                    8203658 # total number of slip cycles
avg_sim_slip                 5.9476 # the average slip between issue and retirement
bpred_taken.lookups               0 # total number of bpred lookups
bpred_taken.updates          347380 # total number of updates
bpred_taken.addr_hits        128021 # total number of address-predicted hits
bpred_taken.dir_hits         128021 # total number of direction-predicted hits (includes addr-hits)
bpred_taken.misses           219359 # total number of misses
bpred_taken.jr_hits             400 # total number of address-predicted hits for JR's
bpred_taken.jr_seen           18905 # total number of JR's seen
bpred_taken.jr_non_ras_hits.PP          400 # total number of address-predicted hits for non-RAS JR's
bpred_taken.jr_non_ras_seen.PP        18905 # total number of non-RAS JR's seen
bpred_taken.bpred_addr_rate    0.3685 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_taken.bpred_dir_rate    0.3685 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_taken.bpred_jr_rate    0.0212 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_taken.bpred_jr_non_ras_rate.PP    0.0212 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_taken.retstack_pushes            0 # total number of address pushed onto ret-addr stack
bpred_taken.retstack_pops            0 # total number of address popped off of ret-addr stack
bpred_taken.used_ras.PP            0 # total number of RAS predictions used
bpred_taken.ras_hits.PP            0 # total number of RAS hits
bpred_taken.ras_rate.PP <error: divide by zero> # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                1876974 # total number of accesses
il1.hits                    1794737 # total number of hits
il1.vc_misses                     0 # total number of victim cache misses
il1.vc_hits                       0 # total number of victim cache hits
il1.misses                    82237 # total number of misses
il1.replacements              81981 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0438 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0437 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                 476172 # total number of accesses
dl1.hits                     475677 # total number of hits
dl1.vc_misses                     0 # total number of victim cache misses
dl1.vc_hits                       0 # total number of victim cache hits
dl1.misses                      495 # total number of misses
dl1.replacements                239 # total number of replacements
dl1.writebacks                  228 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0010 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0005 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0005 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                  82960 # total number of accesses
ul2.hits                      81687 # total number of hits
ul2.vc_misses                     0 # total number of victim cache misses
ul2.vc_hits                       0 # total number of victim cache hits
ul2.misses                     1273 # total number of misses
ul2.replacements                228 # total number of replacements
ul2.writebacks                   47 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0153 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0027 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0006 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               1876974 # total number of accesses
itlb.hits                   1876960 # total number of hits
itlb.vc_misses                    0 # total number of victim cache misses
itlb.vc_hits                      0 # total number of victim cache hits
itlb.misses                      14 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses                476172 # total number of accesses
dtlb.hits                    476163 # total number of hits
dtlb.vc_misses                    0 # total number of victim cache misses
dtlb.vc_hits                      0 # total number of victim cache hits
dtlb.misses                       9 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                  76288 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                   9008 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x004040b0 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   28 # total number of pages allocated
mem.page_mem                   112k # total size of memory pages allocated
mem.ptab_misses                  36 # total first level page table misses
mem.ptab_accesses          11740676 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate


```

