Simulated and designed CMOS inverter using Cadence Virtuoso with the GPDK 180nm technology node. Focused on optimizing the inverterâ€™s rise and fall delays for optimum performance.
