// Seed: 2172073692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
  wire id_6;
  localparam id_7 = 1 == 1;
  tri \id_8 ;
  assign id_1 = id_5;
  wire id_9;
  wire id_10;
  assign id_3 = id_5;
  wire id_11;
  assign id_3 = 1;
  id_12 :
  assert property (@(posedge -1, negedge -1 * (id_11)) 1'b0);
  wire id_13;
  assign id_9  = id_11;
  assign \id_8 = -1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  always
    if (1) id_1[-1 : (-1'b0)] <= 1;
    else id_1[1+:1] = 1;
  genvar id_2;
  if (id_2) bit id_3;
  else wire id_4, id_5, id_6;
  always id_3 <= 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_2,
      id_2
  );
endmodule
