{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642549085077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642549085077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 15:38:04 2022 " "Processing started: Tue Jan 18 15:38:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642549085077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549085077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_filter_arm -c fir_filter_arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir_filter_arm -c fir_filter_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549085077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642549090581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642549090581 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "arm_hps.qsys " "Elaborating Qsys system entity \"arm_hps.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549097147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:19 Progress: Loading fir_filter_arm_5csema5/arm_hps.qsys " "2022.01.18.15:38:19 Progress: Loading fir_filter_arm_5csema5/arm_hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549099663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:20 Progress: Reading input file " "2022.01.18.15:38:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549100136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:20 Progress: Adding clk_50mhz \[clock_source 16.1\] " "2022.01.18.15:38:20 Progress: Adding clk_50mhz \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549100201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:20 Progress: Parameterizing module clk_50mhz " "2022.01.18.15:38:20 Progress: Parameterizing module clk_50mhz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549100749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:20 Progress: Adding cpu \[altera_hps 16.1\] " "2022.01.18.15:38:20 Progress: Adding cpu \[altera_hps 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549100749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing module cpu " "2022.01.18.15:38:21 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Adding pio_display \[altera_avalon_pio 16.1\] " "2022.01.18.15:38:21 Progress: Adding pio_display \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing module pio_display " "2022.01.18.15:38:21 Progress: Parameterizing module pio_display" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Adding pio_fpga2hps \[altera_avalon_pio 16.1\] " "2022.01.18.15:38:21 Progress: Adding pio_fpga2hps \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing module pio_fpga2hps " "2022.01.18.15:38:21 Progress: Parameterizing module pio_fpga2hps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Adding pio_hps2fpga \[altera_avalon_pio 16.1\] " "2022.01.18.15:38:21 Progress: Adding pio_hps2fpga \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing module pio_hps2fpga " "2022.01.18.15:38:21 Progress: Parameterizing module pio_hps2fpga" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Adding pio_keys \[altera_avalon_pio 16.1\] " "2022.01.18.15:38:21 Progress: Adding pio_keys \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing module pio_keys " "2022.01.18.15:38:21 Progress: Parameterizing module pio_keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Adding pio_led \[altera_avalon_pio 16.1\] " "2022.01.18.15:38:21 Progress: Adding pio_led \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing module pio_led " "2022.01.18.15:38:21 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Adding ram \[altera_avalon_onchip_memory2 16.1\] " "2022.01.18.15:38:21 Progress: Adding ram \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing module ram " "2022.01.18.15:38:21 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Building connections " "2022.01.18.15:38:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Parameterizing connections " "2022.01.18.15:38:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:21 Progress: Validating " "2022.01.18.15:38:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549101766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.18.15:38:28 Progress: Done reading input file " "2022.01.18.15:38:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549108409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arm_hps.cpu: HPS Main PLL counter settings: n = 0  m = 73 " "Arm_hps.cpu: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arm_hps.cpu: HPS peripherial PLL counter settings: n = 0  m = 39 " "Arm_hps.cpu: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Arm_hps.cpu: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Arm_hps.cpu: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Arm_hps.cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Arm_hps.cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Arm_hps.cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Arm_hps.cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Arm_hps.cpu: set_interface_assignment: Interface \"hps_io\" does not exist " "Arm_hps.cpu: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arm_hps.pio_fpga2hps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Arm_hps.pio_fpga2hps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arm_hps.pio_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Arm_hps.pio_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549110174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arm_hps: Generating arm_hps \"arm_hps\" for QUARTUS_SYNTH " "Arm_hps: Generating arm_hps \"arm_hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549111659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master cpu.h2f_axi_master and slave ram.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master cpu.h2f_axi_master and slave ram.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549114203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Running  for module: cpu\" " "Cpu: \"Running  for module: cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549119208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: HPS Main PLL counter settings: n = 0  m = 73 " "Cpu: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549119648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: HPS peripherial PLL counter settings: n = 0  m = 39 " "Cpu: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549119931 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Cpu: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549119933 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549119933 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549120303 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Cpu: set_interface_assignment: Interface \"hps_io\" does not exist " "Cpu: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549120354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"arm_hps\" instantiated altera_hps \"cpu\" " "Cpu: \"arm_hps\" instantiated altera_hps \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549121746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display: Starting RTL generation for module 'arm_hps_pio_display' " "Pio_display: Starting RTL generation for module 'arm_hps_pio_display'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549121889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_display --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0001_pio_display_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0001_pio_display_gen//arm_hps_pio_display_component_configuration.pl  --do_build_sim=0  \] " "Pio_display:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_display --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0001_pio_display_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0001_pio_display_gen//arm_hps_pio_display_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549121889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display: Done RTL generation for module 'arm_hps_pio_display' " "Pio_display: Done RTL generation for module 'arm_hps_pio_display'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_display: \"arm_hps\" instantiated altera_avalon_pio \"pio_display\" " "Pio_display: \"arm_hps\" instantiated altera_avalon_pio \"pio_display\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_fpga2hps: Starting RTL generation for module 'arm_hps_pio_fpga2hps' " "Pio_fpga2hps: Starting RTL generation for module 'arm_hps_pio_fpga2hps'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_fpga2hps:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_fpga2hps --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0002_pio_fpga2hps_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0002_pio_fpga2hps_gen//arm_hps_pio_fpga2hps_component_configuration.pl  --do_build_sim=0  \] " "Pio_fpga2hps:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_fpga2hps --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0002_pio_fpga2hps_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0002_pio_fpga2hps_gen//arm_hps_pio_fpga2hps_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_fpga2hps: Done RTL generation for module 'arm_hps_pio_fpga2hps' " "Pio_fpga2hps: Done RTL generation for module 'arm_hps_pio_fpga2hps'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_fpga2hps: \"arm_hps\" instantiated altera_avalon_pio \"pio_fpga2hps\" " "Pio_fpga2hps: \"arm_hps\" instantiated altera_avalon_pio \"pio_fpga2hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hps2fpga: Starting RTL generation for module 'arm_hps_pio_hps2fpga' " "Pio_hps2fpga: Starting RTL generation for module 'arm_hps_pio_hps2fpga'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hps2fpga:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_hps2fpga --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0003_pio_hps2fpga_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0003_pio_hps2fpga_gen//arm_hps_pio_hps2fpga_component_configuration.pl  --do_build_sim=0  \] " "Pio_hps2fpga:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_hps2fpga --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0003_pio_hps2fpga_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0003_pio_hps2fpga_gen//arm_hps_pio_hps2fpga_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hps2fpga: Done RTL generation for module 'arm_hps_pio_hps2fpga' " "Pio_hps2fpga: Done RTL generation for module 'arm_hps_pio_hps2fpga'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_hps2fpga: \"arm_hps\" instantiated altera_avalon_pio \"pio_hps2fpga\" " "Pio_hps2fpga: \"arm_hps\" instantiated altera_avalon_pio \"pio_hps2fpga\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_keys: Starting RTL generation for module 'arm_hps_pio_keys' " "Pio_keys: Starting RTL generation for module 'arm_hps_pio_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_keys --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0004_pio_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0004_pio_keys_gen//arm_hps_pio_keys_component_configuration.pl  --do_build_sim=0  \] " "Pio_keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_keys --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0004_pio_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0004_pio_keys_gen//arm_hps_pio_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_keys: Done RTL generation for module 'arm_hps_pio_keys' " "Pio_keys: Done RTL generation for module 'arm_hps_pio_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_keys: \"arm_hps\" instantiated altera_avalon_pio \"pio_keys\" " "Pio_keys: \"arm_hps\" instantiated altera_avalon_pio \"pio_keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'arm_hps_pio_led' " "Pio_led: Starting RTL generation for module 'arm_hps_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_led --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0005_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0005_pio_led_gen//arm_hps_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_led --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0005_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0005_pio_led_gen//arm_hps_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'arm_hps_pio_led' " "Pio_led: Done RTL generation for module 'arm_hps_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"arm_hps\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"arm_hps\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'arm_hps_ram' " "Ram: Starting RTL generation for module 'arm_hps_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arm_hps_ram --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0006_ram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0006_ram_gen//arm_hps_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arm_hps_ram --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0006_ram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_7040988669936208297.dir/0006_ram_gen//arm_hps_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'arm_hps_ram' " "Ram: Done RTL generation for module 'arm_hps_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"arm_hps\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"arm_hps\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549122919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549123728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"arm_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"arm_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549124255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549126114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549126362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549126600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549126840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549127111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"arm_hps\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"arm_hps\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549128646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"arm_hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"arm_hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549128650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"cpu\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"cpu\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549128713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"cpu\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"cpu\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ram_s1_translator\" " "Ram_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ram_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"cpu_h2f_axi_master_agent\" " "Cpu_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"cpu_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ram_s1_agent\" " "Ram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ram_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ram_s1_agent_rsp_fifo\" " "Ram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ram_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ram_s1_burst_adapter\" " "Ram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"cpu_h2f_lw_axi_master_wr_limiter\" " "Cpu_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"cpu_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549129878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549143668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549143692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arm_hps: Done \"arm_hps\" with 34 modules, 92 files " "Arm_hps: Done \"arm_hps\" with 34 modules, 92 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549143693 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "arm_hps.qsys " "Finished elaborating Qsys system entity \"arm_hps.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549145093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/arm_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/arm_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps " "Found entity 1: arm_hps" {  } { { "arm_hps/synthesis/arm_hps.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arm_hps/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arm_hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_1 " "Found entity 1: arm_hps_mm_interconnect_1" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: arm_hps_mm_interconnect_0_avalon_st_adapter" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_1_rsp_mux " "Found entity 1: arm_hps_mm_interconnect_1_rsp_mux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147922 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_1_rsp_demux " "Found entity 1: arm_hps_mm_interconnect_1_rsp_demux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_1_cmd_mux " "Found entity 1: arm_hps_mm_interconnect_1_cmd_mux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_1_cmd_demux " "Found entity 1: arm_hps_mm_interconnect_1_cmd_demux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147950 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147950 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147950 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147950 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549147962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "arm_hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549147974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "arm_hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "arm_hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "arm_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "arm_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "arm_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147995 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arm_hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549147997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549147997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm_hps_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549147999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm_hps_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549147999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_1_router_002_default_decode " "Found entity 1: arm_hps_mm_interconnect_1_router_002_default_decode" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148000 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm_hps_mm_interconnect_1_router_002 " "Found entity 2: arm_hps_mm_interconnect_1_router_002" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm_hps_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549148005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm_hps_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549148005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_1_router_default_decode " "Found entity 1: arm_hps_mm_interconnect_1_router_default_decode" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148006 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm_hps_mm_interconnect_1_router " "Found entity 2: arm_hps_mm_interconnect_1_router" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arm_hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0 " "Found entity 1: arm_hps_mm_interconnect_0" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_rsp_mux " "Found entity 1: arm_hps_mm_interconnect_0_rsp_mux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_rsp_demux " "Found entity 1: arm_hps_mm_interconnect_0_rsp_demux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_cmd_mux " "Found entity 1: arm_hps_mm_interconnect_0_cmd_mux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_cmd_demux " "Found entity 1: arm_hps_mm_interconnect_0_cmd_demux" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm_hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549148057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm_hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549148057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: arm_hps_mm_interconnect_0_router_002_default_decode" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148057 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm_hps_mm_interconnect_0_router_002 " "Found entity 2: arm_hps_mm_interconnect_0_router_002" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm_hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549148058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm_hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at arm_hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642549148058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_mm_interconnect_0_router_default_decode " "Found entity 1: arm_hps_mm_interconnect_0_router_default_decode" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148059 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm_hps_mm_interconnect_0_router " "Found entity 2: arm_hps_mm_interconnect_0_router" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_ram " "Found entity 1: arm_hps_ram" {  } { { "arm_hps/synthesis/submodules/arm_hps_ram.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_pio_led " "Found entity 1: arm_hps_pio_led" {  } { { "arm_hps/synthesis/submodules/arm_hps_pio_led.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_pio_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_pio_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_pio_keys " "Found entity 1: arm_hps_pio_keys" {  } { { "arm_hps/synthesis/submodules/arm_hps_pio_keys.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_pio_hps2fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_pio_hps2fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_pio_hps2fpga " "Found entity 1: arm_hps_pio_hps2fpga" {  } { { "arm_hps/synthesis/submodules/arm_hps_pio_hps2fpga.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_hps2fpga.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_pio_fpga2hps.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_pio_fpga2hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_pio_fpga2hps " "Found entity 1: arm_hps_pio_fpga2hps" {  } { { "arm_hps/synthesis/submodules/arm_hps_pio_fpga2hps.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_fpga2hps.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_pio_display.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_pio_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_pio_display " "Found entity 1: arm_hps_pio_display" {  } { { "arm_hps/synthesis/submodules/arm_hps_pio_display.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_display.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_cpu " "Found entity 1: arm_hps_cpu" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_cpu_hps_io " "Found entity 1: arm_hps_cpu_hps_io" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "arm_hps/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "arm_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "arm_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_cpu_hps_io_border " "Found entity 1: arm_hps_cpu_hps_io_border" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_hps_cpu_fpga_interfaces " "Found entity 1: arm_hps_cpu_fpga_interfaces" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc_50_pll/osc_50_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file osc_50_pll/osc_50_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_50_pll " "Found entity 1: osc_50_pll" {  } { { "osc_50_pll/osc_50_pll.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc_50_pll/osc_50_pll/osc_50_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file osc_50_pll/osc_50_pll/osc_50_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_50_pll_0002 " "Found entity 1: osc_50_pll_0002" {  } { { "osc_50_pll/osc_50_pll/osc_50_pll_0002.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll/osc_50_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_wrapper " "Found entity 1: fir_filter_wrapper" {  } { { "../../rtl/fir_filter_wrapper.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_arm_top " "Found entity 1: fir_filter_arm_top" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148195 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fifo.v(66) " "Verilog HDL information at fifo.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/fifo.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fifo.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642549148196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../rtl/fifo.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/display_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/display_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_logic " "Found entity 1: display_logic" {  } { { "../../rtl/display_logic.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/display_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "../../rtl/display_decoder.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/binary_to_decimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/binary_to_decimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_decimal-Behavioral " "Found design unit 1: binary_to_decimal-Behavioral" {  } { { "../../rtl/binary_to_decimal.vhd" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/binary_to_decimal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148501 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_decimal " "Found entity 1: binary_to_decimal" {  } { { "../../rtl/binary_to_decimal.vhd" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/binary_to_decimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/b2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/b2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b2bcd-Behavioral " "Found design unit 1: b2bcd-Behavioral" {  } { { "../../rtl/b2bcd.vhd" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/b2bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148502 ""} { "Info" "ISGN_ENTITY_NAME" "1 b2bcd " "Found entity 1: b2bcd" {  } { { "../../rtl/b2bcd.vhd" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/b2bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_tap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_tap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_tap " "Found entity 1: fir_tap" {  } { { "../../rtl/fir_tap.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_tap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549148505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148505 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/arm_hps.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/arm_hps.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/arm_hps.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/arm_hps.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148520 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148521 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_default_burst_converter.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148523 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_incr_burst_converter.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148529 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_dll_cyclonev.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148531 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_oct_cyclonev.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148544 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_axi_master_ni.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148553 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148558 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148567 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_new.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148578 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148579 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_uncompressor.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148584 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_reorder_memory.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148589 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_slave_agent.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148595 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_slave_translator.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_traffic_limiter.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_controller.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148612 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_synchronizer.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148613 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_wrap_burst_converter.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148624 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148630 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_hps_io.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_hps_io.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_cpu_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148631 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_hps_io_border.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_hps_io_border.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_cpu_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148633 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148642 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148644 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148651 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router_002.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148653 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148654 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148655 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148676 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148681 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router_002.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148683 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148684 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148689 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_display.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_display.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_display.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_display.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_pio_display.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_fpga2hps.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_fpga2hps.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_fpga2hps.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_fpga2hps.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_pio_fpga2hps.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_fpga2hps.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148691 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_hps2fpga.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_hps2fpga.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_hps2fpga.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_hps2fpga.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_pio_hps2fpga.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_hps2fpga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148692 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_keys.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_keys.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_keys.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_keys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_pio_keys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_keys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148694 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_led.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_led.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_led.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_pio_led.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_pio_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_ram.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_ram.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_ram.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_ram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/arm_hps_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/arm_hps_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148696 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148705 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148710 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148714 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148720 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_memphy.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148727 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_ldc.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148730 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_altdqdqs.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148731 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_clock_pair_generator.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148757 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_generic_ddio.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148758 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_iss_probe.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148759 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_phy_csr.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_reset.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_reset.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148764 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_reset_sync.v C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148765 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_pll.sv C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_pll.sv " "File \"c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1642549148766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/arm_hps/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/arm_hps/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fir_filter_arm_top.v(322) " "Verilog HDL Instantiation warning at fir_filter_arm_top.v(322): instance has no name" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 322 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1642549148810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_filter_arm_top " "Elaborating entity \"fir_filter_arm_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642549148882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fir_filter_arm_top.v(273) " "Verilog HDL assignment warning at fir_filter_arm_top.v(273): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fir_filter_arm_top.v(279) " "Verilog HDL assignment warning at fir_filter_arm_top.v(279): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fir_filter_arm_top.v(287) " "Verilog HDL assignment warning at fir_filter_arm_top.v(287): truncated value with size 32 to match size of target (26)" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR fir_filter_arm_top.v(95) " "Output port \"DRAM_ADDR\" at fir_filter_arm_top.v(95) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA fir_filter_arm_top.v(96) " "Output port \"DRAM_BA\" at fir_filter_arm_top.v(96) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA fir_filter_arm_top.v(162) " "Output port \"HPS_ENET_TX_DATA\" at fir_filter_arm_top.v(162) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N fir_filter_arm_top.v(97) " "Output port \"DRAM_CAS_N\" at fir_filter_arm_top.v(97) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE fir_filter_arm_top.v(98) " "Output port \"DRAM_CKE\" at fir_filter_arm_top.v(98) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK fir_filter_arm_top.v(99) " "Output port \"DRAM_CLK\" at fir_filter_arm_top.v(99) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N fir_filter_arm_top.v(100) " "Output port \"DRAM_CS_N\" at fir_filter_arm_top.v(100) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM fir_filter_arm_top.v(102) " "Output port \"DRAM_LDQM\" at fir_filter_arm_top.v(102) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N fir_filter_arm_top.v(103) " "Output port \"DRAM_RAS_N\" at fir_filter_arm_top.v(103) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM fir_filter_arm_top.v(104) " "Output port \"DRAM_UDQM\" at fir_filter_arm_top.v(104) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N fir_filter_arm_top.v(105) " "Output port \"DRAM_WE_N\" at fir_filter_arm_top.v(105) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL fir_filter_arm_top.v(110) " "Output port \"FAN_CTRL\" at fir_filter_arm_top.v(110) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK fir_filter_arm_top.v(115) " "Output port \"FPGA_I2C_SCLK\" at fir_filter_arm_top.v(115) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK fir_filter_arm_top.v(155) " "Output port \"HPS_ENET_GTX_CLK\" at fir_filter_arm_top.v(155) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC fir_filter_arm_top.v(157) " "Output port \"HPS_ENET_MDC\" at fir_filter_arm_top.v(157) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN fir_filter_arm_top.v(163) " "Output port \"HPS_ENET_TX_EN\" at fir_filter_arm_top.v(163) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_DCLK fir_filter_arm_top.v(165) " "Output port \"HPS_FLASH_DCLK\" at fir_filter_arm_top.v(165) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_NCSO fir_filter_arm_top.v(166) " "Output port \"HPS_FLASH_NCSO\" at fir_filter_arm_top.v(166) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SD_CLK fir_filter_arm_top.v(176) " "Output port \"HPS_SD_CLK\" at fir_filter_arm_top.v(176) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK fir_filter_arm_top.v(179) " "Output port \"HPS_SPIM_CLK\" at fir_filter_arm_top.v(179) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI fir_filter_arm_top.v(181) " "Output port \"HPS_SPIM_MOSI\" at fir_filter_arm_top.v(181) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_UART_TX fir_filter_arm_top.v(184) " "Output port \"HPS_UART_TX\" at fir_filter_arm_top.v(184) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP fir_filter_arm_top.v(189) " "Output port \"HPS_USB_STP\" at fir_filter_arm_top.v(189) has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148883 "|fir_filter_arm_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_50_pll osc_50_pll:OSC_50_PLL_UNT " "Elaborating entity \"osc_50_pll\" for hierarchy \"osc_50_pll:OSC_50_PLL_UNT\"" {  } { { "../../rtl/fir_filter_arm_top.v" "OSC_50_PLL_UNT" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_50_pll_0002 osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst " "Elaborating entity \"osc_50_pll_0002\" for hierarchy \"osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\"" {  } { { "osc_50_pll/osc_50_pll.v" "osc_50_pll_inst" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "osc_50_pll/osc_50_pll/osc_50_pll_0002.v" "altera_pll_i" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll/osc_50_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148912 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1642549148914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "osc_50_pll/osc_50_pll/osc_50_pll_0002.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll/osc_50_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549148915 ""}  } { { "osc_50_pll/osc_50_pll/osc_50_pll_0002.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll/osc_50_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642549148915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps arm_hps:ARM_HPS_UNT " "Elaborating entity \"arm_hps\" for hierarchy \"arm_hps:ARM_HPS_UNT\"" {  } { { "../../rtl/fir_filter_arm_top.v" "ARM_HPS_UNT" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_cpu arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu " "Elaborating entity \"arm_hps_cpu\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\"" {  } { { "arm_hps/synthesis/arm_hps.v" "cpu" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_cpu_fpga_interfaces arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces " "Elaborating entity \"arm_hps_cpu_fpga_interfaces\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu.v" "fpga_interfaces" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_cpu_hps_io arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io " "Elaborating entity \"arm_hps_cpu_hps_io\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu.v" "hps_io" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_cpu_hps_io_border arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border " "Elaborating entity \"arm_hps_cpu_hps_io_border\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v" "border" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "arm_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642549148952 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "arm_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148952 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148954 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549148958 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148960 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642549148964 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549148965 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642549148965 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148965 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642549148968 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642549148968 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148970 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642549148972 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549148974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149076 ""}  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642549149076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549149113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149167 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149167 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149167 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149167 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149167 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149167 "|fir_filter_arm_top|arm_hps:ARM_HPS_UNT|arm_hps_cpu:cpu|arm_hps_cpu_hps_io:hps_io|arm_hps_cpu_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "arm_hps/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_pio_display arm_hps:ARM_HPS_UNT\|arm_hps_pio_display:pio_display " "Elaborating entity \"arm_hps_pio_display\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_pio_display:pio_display\"" {  } { { "arm_hps/synthesis/arm_hps.v" "pio_display" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_pio_fpga2hps arm_hps:ARM_HPS_UNT\|arm_hps_pio_fpga2hps:pio_fpga2hps " "Elaborating entity \"arm_hps_pio_fpga2hps\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_pio_fpga2hps:pio_fpga2hps\"" {  } { { "arm_hps/synthesis/arm_hps.v" "pio_fpga2hps" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_pio_hps2fpga arm_hps:ARM_HPS_UNT\|arm_hps_pio_hps2fpga:pio_hps2fpga " "Elaborating entity \"arm_hps_pio_hps2fpga\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_pio_hps2fpga:pio_hps2fpga\"" {  } { { "arm_hps/synthesis/arm_hps.v" "pio_hps2fpga" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_pio_keys arm_hps:ARM_HPS_UNT\|arm_hps_pio_keys:pio_keys " "Elaborating entity \"arm_hps_pio_keys\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_pio_keys:pio_keys\"" {  } { { "arm_hps/synthesis/arm_hps.v" "pio_keys" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_pio_led arm_hps:ARM_HPS_UNT\|arm_hps_pio_led:pio_led " "Elaborating entity \"arm_hps_pio_led\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_pio_led:pio_led\"" {  } { { "arm_hps/synthesis/arm_hps.v" "pio_led" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_ram arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram " "Elaborating entity \"arm_hps_ram\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\"" {  } { { "arm_hps/synthesis/arm_hps.v" "ram" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_ram.v" "the_altsyncram" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_ram.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arm_hps_ram.hex " "Parameter \"init_file\" = \"arm_hps_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549149225 ""}  } { { "arm_hps/synthesis/submodules/arm_hps_ram.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642549149225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63m1 " "Found entity 1: altsyncram_63m1" {  } { { "db/altsyncram_63m1.tdf" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/altsyncram_63m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549149265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_63m1 arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram\|altsyncram_63m1:auto_generated " "Elaborating entity \"altsyncram_63m1\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_ram:ram\|altsyncram:the_altsyncram\|altsyncram_63m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0 arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"arm_hps_mm_interconnect_0\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "arm_hps/synthesis/arm_hps.v" "mm_interconnect_0" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:cpu_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:cpu_h2f_axi_master_agent\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "cpu_h2f_axi_master_agent" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:cpu_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:cpu_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "ram_s1_agent" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "ram_s1_agent_rdata_fifo" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_router arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router:router " "Elaborating entity \"arm_hps_mm_interconnect_0_router\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router:router\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "router" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_router_default_decode arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router:router\|arm_hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"arm_hps_mm_interconnect_0_router_default_decode\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router:router\|arm_hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_router_002 arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"arm_hps_mm_interconnect_0_router_002\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router_002:router_002\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "router_002" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_router_002_default_decode arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router_002:router_002\|arm_hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"arm_hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_router_002:router_002\|arm_hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "ram_s1_burst_adapter" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_cmd_demux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"arm_hps_mm_interconnect_0_cmd_demux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_cmd_mux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"arm_hps_mm_interconnect_0_cmd_mux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_rsp_demux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"arm_hps_mm_interconnect_0_rsp_demux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_rsp_mux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"arm_hps_mm_interconnect_0_rsp_mux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_avalon_st_adapter arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"arm_hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_0:mm_interconnect_0\|arm_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1 arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"arm_hps_mm_interconnect_1\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\"" {  } { { "arm_hps/synthesis/arm_hps.v" "mm_interconnect_1" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "pio_led_s1_translator" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:cpu_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:cpu_h2f_lw_axi_master_agent\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "cpu_h2f_lw_axi_master_agent" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:cpu_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:cpu_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_led_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_led_s1_agent\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "pio_led_s1_agent" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pio_led_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "pio_led_s1_agent_rsp_fifo" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_router arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router:router " "Elaborating entity \"arm_hps_mm_interconnect_1_router\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router:router\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "router" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_router_default_decode arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router:router\|arm_hps_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"arm_hps_mm_interconnect_1_router_default_decode\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router:router\|arm_hps_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_router_002 arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"arm_hps_mm_interconnect_1_router_002\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router_002:router_002\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "router_002" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_router_002_default_decode arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router_002:router_002\|arm_hps_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"arm_hps_mm_interconnect_1_router_002_default_decode\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_router_002:router_002\|arm_hps_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:cpu_h2f_lw_axi_master_wr_limiter\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "cpu_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "pio_led_s1_burst_adapter" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pio_led_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_cmd_demux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"arm_hps_mm_interconnect_1_cmd_demux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_cmd_mux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"arm_hps_mm_interconnect_1_cmd_mux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 2365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_rsp_demux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"arm_hps_mm_interconnect_1_rsp_demux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm_hps_mm_interconnect_1_rsp_mux arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"arm_hps_mm_interconnect_1_rsp_mux\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1.v" 2613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arm_hps:ARM_HPS_UNT\|arm_hps_mm_interconnect_1:mm_interconnect_1\|arm_hps_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller\"" {  } { { "arm_hps/synthesis/arm_hps.v" "rst_controller" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "arm_hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "arm_hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arm_hps:ARM_HPS_UNT\|altera_reset_controller:rst_controller_001\"" {  } { { "arm_hps/synthesis/arm_hps.v" "rst_controller_001" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/arm_hps.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_wrapper fir_filter_wrapper:comb_102 " "Elaborating entity \"fir_filter_wrapper\" for hierarchy \"fir_filter_wrapper:comb_102\"" {  } { { "../../rtl/fir_filter_arm_top.v" "comb_102" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fir_filter_wrapper.v(121) " "Verilog HDL assignment warning at fir_filter_wrapper.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/fir_filter_wrapper.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_wrapper.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149754 "|fir_filter_arm_top|fir_filter_wrapper:comb_102"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir_filter_wrapper:comb_102\|fir:FIR_UNT " "Elaborating entity \"fir\" for hierarchy \"fir_filter_wrapper:comb_102\|fir:FIR_UNT\"" {  } { { "../../rtl/fir_filter_wrapper.v" "FIR_UNT" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_wrapper.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149755 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeff_reg fir.sv(63) " "Verilog HDL Always Construct warning at fir.sv(63): inferring latch(es) for variable \"coeff_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[0\] fir.sv(63) " "Inferred latch for \"coeff_reg\[0\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[1\] fir.sv(63) " "Inferred latch for \"coeff_reg\[1\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[2\] fir.sv(63) " "Inferred latch for \"coeff_reg\[2\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[3\] fir.sv(63) " "Inferred latch for \"coeff_reg\[3\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[4\] fir.sv(63) " "Inferred latch for \"coeff_reg\[4\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[5\] fir.sv(63) " "Inferred latch for \"coeff_reg\[5\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[6\] fir.sv(63) " "Inferred latch for \"coeff_reg\[6\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[7\] fir.sv(63) " "Inferred latch for \"coeff_reg\[7\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[8\] fir.sv(63) " "Inferred latch for \"coeff_reg\[8\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[9\] fir.sv(63) " "Inferred latch for \"coeff_reg\[9\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[10\] fir.sv(63) " "Inferred latch for \"coeff_reg\[10\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[11\] fir.sv(63) " "Inferred latch for \"coeff_reg\[11\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[12\] fir.sv(63) " "Inferred latch for \"coeff_reg\[12\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[13\] fir.sv(63) " "Inferred latch for \"coeff_reg\[13\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[14\] fir.sv(63) " "Inferred latch for \"coeff_reg\[14\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coeff_reg\[15\] fir.sv(63) " "Inferred latch for \"coeff_reg\[15\]\" at fir.sv(63)" {  } { { "../../rtl/fir.sv" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549149756 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fir:FIR_UNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_tap fir_filter_wrapper:comb_102\|fir:FIR_UNT\|fir_tap:TAP2 " "Elaborating entity \"fir_tap\" for hierarchy \"fir_filter_wrapper:comb_102\|fir:FIR_UNT\|fir_tap:TAP2\"" {  } { { "../../rtl/fir.sv" "TAP2" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fir_filter_wrapper:comb_102\|fifo:FIFO_UNT " "Elaborating entity \"fifo\" for hierarchy \"fir_filter_wrapper:comb_102\|fifo:FIFO_UNT\"" {  } { { "../../rtl/fir_filter_wrapper.v" "FIFO_UNT" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_wrapper.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fifo.v(41) " "Verilog HDL assignment warning at fifo.v(41): truncated value with size 32 to match size of target (7)" {  } { { "../../rtl/fifo.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fifo.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149761 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fifo:FIFO_UNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fifo.v(42) " "Verilog HDL assignment warning at fifo.v(42): truncated value with size 32 to match size of target (7)" {  } { { "../../rtl/fifo.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642549149761 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fifo:FIFO_UNT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo.v(71) " "Verilog HDL Case Statement warning at fifo.v(71): incomplete case statement has no default case item" {  } { { "../../rtl/fifo.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fifo.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1642549149761 "|fir_filter_arm_top|fir_filter_wrapper:comb_102|fifo:FIFO_UNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_decimal binary_to_decimal:BIN2BCD_UNT " "Elaborating entity \"binary_to_decimal\" for hierarchy \"binary_to_decimal:BIN2BCD_UNT\"" {  } { { "../../rtl/fir_filter_arm_top.v" "BIN2BCD_UNT" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2bcd binary_to_decimal:BIN2BCD_UNT\|b2bcd:U1 " "Elaborating entity \"b2bcd\" for hierarchy \"binary_to_decimal:BIN2BCD_UNT\|b2bcd:U1\"" {  } { { "../../rtl/binary_to_decimal.vhd" "U1" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/binary_to_decimal.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_logic display_logic:DISPLAY_LOGIC_UNT " "Elaborating entity \"display_logic\" for hierarchy \"display_logic:DISPLAY_LOGIC_UNT\"" {  } { { "../../rtl/fir_filter_arm_top.v" "DISPLAY_LOGIC_UNT" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_logic:DISPLAY_LOGIC_UNT\|display_decoder:DISPLAY_DECODER_GEN\[0\].DISPLAY_DECODER_UNT " "Elaborating entity \"display_decoder\" for hierarchy \"display_logic:DISPLAY_LOGIC_UNT\|display_decoder:DISPLAY_DECODER_GEN\[0\].DISPLAY_DECODER_UNT\"" {  } { { "../../rtl/display_logic.v" "DISPLAY_DECODER_GEN\[0\].DISPLAY_DECODER_UNT" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/display_logic.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549149781 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bin2bcd_out\[18\] " "Net \"bin2bcd_out\[18\]\" is missing source, defaulting to GND" {  } { { "../../rtl/fir_filter_arm_top.v" "bin2bcd_out\[18\]" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 331 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1642549150562 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1642549150562 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bin2bcd_out\[18\] " "Net \"bin2bcd_out\[18\]\" is missing source, defaulting to GND" {  } { { "../../rtl/fir_filter_arm_top.v" "bin2bcd_out\[18\]" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 331 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1642549150563 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1642549150563 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bin2bcd_out\[18\] " "Net \"bin2bcd_out\[18\]\" is missing source, defaulting to GND" {  } { { "../../rtl/fir_filter_arm_top.v" "bin2bcd_out\[18\]" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 331 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1642549150860 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1642549150860 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bin2bcd_out\[18\] " "Net \"bin2bcd_out\[18\]\" is missing source, defaulting to GND" {  } { { "../../rtl/fir_filter_arm_top.v" "bin2bcd_out\[18\]" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 331 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1642549150864 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1642549150864 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fir_filter_wrapper:comb_102\|fifo:FIFO_UNT\|fifo_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fir_filter_wrapper:comb_102\|fifo:FIFO_UNT\|fifo_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fir_filter_arm.ram0_fifo_c75f55a0.hdl.mif " "Parameter INIT_FILE set to db/fir_filter_arm.ram0_fifo_c75f55a0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642549153204 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642549153204 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642549153204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter_wrapper:comb_102\|fifo:FIFO_UNT\|altsyncram:fifo_array_rtl_0 " "Elaborated megafunction instantiation \"fir_filter_wrapper:comb_102\|fifo:FIFO_UNT\|altsyncram:fifo_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549153221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter_wrapper:comb_102\|fifo:FIFO_UNT\|altsyncram:fifo_array_rtl_0 " "Instantiated megafunction \"fir_filter_wrapper:comb_102\|fifo:FIFO_UNT\|altsyncram:fifo_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fir_filter_arm.ram0_fifo_c75f55a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fir_filter_arm.ram0_fifo_c75f55a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642549153221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642549153221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07s1 " "Found entity 1: altsyncram_07s1" {  } { { "db/altsyncram_07s1.tdf" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/altsyncram_07s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642549153257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549153257 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642549153734 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 138 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 167 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 169 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 170 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 171 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 172 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 173 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_CMD " "bidirectional pin \"HPS_SD_CMD\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[0\] " "bidirectional pin \"HPS_SD_DATA\[0\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[1\] " "bidirectional pin \"HPS_SD_DATA\[1\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[2\] " "bidirectional pin \"HPS_SD_DATA\[2\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[3\] " "bidirectional pin \"HPS_SD_DATA\[3\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 182 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642549153828 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1642549153828 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549154992 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642549154992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SD_CLK GND " "Pin \"HPS_SD_CLK\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_UART_TX GND " "Pin \"HPS_UART_TX\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642549154993 "|fir_filter_arm_top|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642549154993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549155168 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "289 " "289 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642549156068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "arm_hps_cpu_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"arm_hps_cpu_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549156239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/output_files/fir_filter_arm.map.smsg " "Generated suppressed messages file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/output_files/fir_filter_arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549156773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 1 0 0 " "Adding 11 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642549158285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642549158285 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1642549158431 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1642549158431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_UART_RX " "No output dependent on input pin \"HPS_UART_RX\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|HPS_USB_NXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642549158626 "|fir_filter_arm_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642549158626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3424 " "Implemented 3424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642549158635 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642549158635 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "129 " "Implemented 129 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1642549158635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2837 " "Implemented 2837 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642549158635 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642549158635 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1642549158635 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1642549158635 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1642549158635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642549158635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 271 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 271 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5104 " "Peak virtual memory: 5104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642549158706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 15:39:18 2022 " "Processing ended: Tue Jan 18 15:39:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642549158706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642549158706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642549158706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642549158706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1642549161431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642549161436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 15:39:19 2022 " "Processing started: Tue Jan 18 15:39:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642549161436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642549161436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fir_filter_arm -c fir_filter_arm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fir_filter_arm -c fir_filter_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642549161436 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642549161517 ""}
{ "Info" "0" "" "Project  = fir_filter_arm" {  } {  } 0 0 "Project  = fir_filter_arm" 0 0 "Fitter" 0 0 1642549161517 ""}
{ "Info" "0" "" "Revision = fir_filter_arm" {  } {  } 0 0 "Revision = fir_filter_arm" 0 0 "Fitter" 0 0 1642549161517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1642549161692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642549161692 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir_filter_arm 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"fir_filter_arm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642549161723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642549161759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642549161759 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1642549161835 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1642549161835 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642549162198 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642549162216 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642549165775 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642549165865 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "204 276 " "No exact pin location assignment(s) for 204 pins of 276 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1642549166113 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1642549166115 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1642549166115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1642549179001 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G15 " "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1642549180271 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1311 global CLKCTRL_G6 " "osc_50_pll:OSC_50_PLL_UNT\|osc_50_pll_0002:osc_50_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1311 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1642549180271 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1642549180271 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 11 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1642549180271 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1642549180271 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642549180271 ""}
{ "Info" "ISTA_SDC_FOUND" "arm_hps/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arm_hps/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642549184250 ""}
{ "Info" "ISTA_SDC_FOUND" "arm_hps/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'arm_hps/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642549184271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1642549184276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184552 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184552 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184552 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184552 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184552 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184552 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184562 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184563 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184563 ""}
{ "Info" "ISTA_SDC_FOUND" "arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc " "Reading SDC File: 'arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642549184564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184565 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184566 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184566 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184566 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184567 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184567 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184567 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184568 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184568 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184568 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184569 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184569 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184569 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184570 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184570 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184570 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184571 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184571 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184571 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184572 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184572 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184572 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184572 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184573 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184573 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184573 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184573 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184574 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184574 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184574 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184575 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184575 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184575 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184575 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184576 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184576 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184576 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184577 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184577 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184577 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184577 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184578 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184578 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184578 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184579 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184579 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184579 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184580 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184580 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184580 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184581 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184581 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184581 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184581 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184581 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184581 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184582 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184582 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184582 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184583 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184583 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184583 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184584 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184584 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184584 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184584 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184585 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184585 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184585 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184586 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184586 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184586 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184587 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184587 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184587 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184587 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184588 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184588 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184588 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184589 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184589 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184589 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184589 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184589 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184590 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184590 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184590 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184591 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184591 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184591 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184592 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184592 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184592 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184592 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184592 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184592 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184593 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184593 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184593 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184594 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184594 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184594 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642549184594 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc " "Reading SDC File: 'c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642549184595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184596 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184596 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184596 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184596 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184597 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184598 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184598 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184598 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184598 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184598 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184598 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184598 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184599 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184600 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184601 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184601 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184601 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184601 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184601 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184601 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184601 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184602 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184603 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184604 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184605 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184606 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184606 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184606 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184606 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184606 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184606 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184606 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184607 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184608 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184608 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184608 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184608 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184608 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1642549184608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1642549184614 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184615 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184615 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184615 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184615 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "Overwriting existing clock: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184615 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184615 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1642549184615 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Overwriting existing clock: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184616 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "Overwriting existing clock: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184616 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_P " "Overwriting existing clock: HPS_DDR3_CK_P" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184616 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_N " "Overwriting existing clock: HPS_DDR3_CK_N" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184616 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184616 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184616 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1642549184616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184620 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1642549184620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549184620 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1642549184620 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549184630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642549184630 "|fir_filter_arm_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_cnt\[8\] " "Node: clk_div_cnt\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fir_filter_wrapper:comb_102\|data_out\[13\] clk_div_cnt\[8\] " "Register fir_filter_wrapper:comb_102\|data_out\[13\] is being clocked by clk_div_cnt\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549184630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642549184630 "|fir_filter_arm_top|clk_div_cnt[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549184631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549184631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549184631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549184631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549184631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1642549184631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642549184662 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1642549184663 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1642549184670 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1642549184670 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549184671 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1642549184671 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1642549184672 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_N " "   3.333 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_P " "   3.333 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_N\[0\]_OUT " "   3.333 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_IN " "   3.333 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_OUT " "   3.333 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1642549184672 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1642549184672 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642549184780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642549184781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642549184782 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642549184785 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642549184794 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642549184801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642549184802 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642549184805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642549185261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 DSP block " "Packed 48 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1642549185266 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1642549185266 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642549185266 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642549185614 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1642549185614 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1642549185614 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642549185615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642549188799 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1642549190202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642549201579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642549213646 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642549215182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642549215182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642549219409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1642549222802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642549222802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1642549223826 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1642549223826 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642549223826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642549223829 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1642549227417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642549227493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642549228803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642549228804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642549230103 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642549239552 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1642549239940 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "119 " "Following 119 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 435 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 436 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 442 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 575 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[0\] a permanently disabled " "Pin HPS_FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 520 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[1\] a permanently disabled " "Pin HPS_FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 521 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[2\] a permanently disabled " "Pin HPS_FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[3\] a permanently disabled " "Pin HPS_FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 523 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 168 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SCLK a permanently disabled " "Pin HPS_I2C2_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SDAT a permanently disabled " "Pin HPS_I2C2_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C_CONTROL a permanently disabled " "Pin HPS_I2C_CONTROL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 603 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_CMD a permanently disabled " "Pin HPS_SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SD_CMD } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 605 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[0\] a permanently disabled " "Pin HPS_SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[1\] a permanently disabled " "Pin HPS_SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[2\] a permanently disabled " "Pin HPS_SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 526 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[3\] a permanently disabled " "Pin HPS_SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 527 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 609 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 528 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 529 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 530 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 532 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1642549239971 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1642549239971 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 510 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 502 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 503 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 504 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 505 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 506 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 507 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 509 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../../rtl/fir_filter_arm_top.v" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/rtl/fir_filter_arm_top.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/" { { 0 { 0 ""} 0 511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1642549239979 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1642549239979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/output_files/fir_filter_arm.fit.smsg " "Generated suppressed messages file C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/output_files/fir_filter_arm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642549240215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 323 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 323 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7826 " "Peak virtual memory: 7826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642549242068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 15:40:42 2022 " "Processing ended: Tue Jan 18 15:40:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642549242068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642549242068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:50 " "Total CPU time (on all processors): 00:03:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642549242068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642549242068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642549243334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642549243342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 15:40:43 2022 " "Processing started: Tue Jan 18 15:40:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642549243342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642549243342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fir_filter_arm -c fir_filter_arm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fir_filter_arm -c fir_filter_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642549243342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1642549245700 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642549250074 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1642549251881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642549251964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 15:40:51 2022 " "Processing ended: Tue Jan 18 15:40:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642549251964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642549251964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642549251964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642549251964 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642549252711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642549254613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642549254624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 15:40:52 2022 " "Processing started: Tue Jan 18 15:40:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642549254624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549254624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fir_filter_arm -c fir_filter_arm " "Command: quartus_sta fir_filter_arm -c fir_filter_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549254624 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549254704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549255764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549255764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549255795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549255795 ""}
{ "Info" "ISTA_SDC_FOUND" "arm_hps/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arm_hps/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256510 ""}
{ "Info" "ISTA_SDC_FOUND" "arm_hps/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'arm_hps/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256548 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549256548 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549256826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256837 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256837 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256837 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256837 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256837 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256837 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256847 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256847 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256847 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549256847 ""}
{ "Info" "ISTA_SDC_FOUND" "arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc " "Reading SDC File: 'arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256855 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256865 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arm_hps_cpu_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at arm_hps_cpu_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc " "Reading SDC File: 'c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256881 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arm_hps_cpu_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at arm_hps_cpu_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256896 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'c:/users/coleh/desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "Overwriting existing clock: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Overwriting existing clock: arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "Overwriting existing clock: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_P " "Overwriting existing clock: HPS_DDR3_CK_P" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_N " "Overwriting existing clock: HPS_DDR3_CK_N" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256912 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1642549256912 ""}  } { { "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256912 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549256912 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549256912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256912 "|fir_filter_arm_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_cnt\[8\] " "Node: clk_div_cnt\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fir_filter_wrapper:comb_102\|data_out\[13\] clk_div_cnt\[8\] " "Register fir_filter_wrapper:comb_102\|data_out\[13\] is being clocked by clk_div_cnt\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549256912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256912 "|fir_filter_arm_top|clk_div_cnt[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549256912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549256912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549256912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549256912 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549256912 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256927 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256927 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1642549256943 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256943 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549256943 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256943 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549256943 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549256965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.563 " "Worst-case setup slack is 2.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.563               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.041 " "Worst-case recovery slack is 5.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.041               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.041               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.063 " "Worst-case removal slack is 1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.063               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.025 " "Worst-case minimum pulse width slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.025               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.039               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549256981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549256981 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549257085 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549257319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257883 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257883 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549257883 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257914 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549257914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257945 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549257945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549257961 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549257961 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258014 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258202 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549258415 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259052 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259052 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549259052 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259083 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259083 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549259083 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259121 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549259121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549259152 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549259152 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.966   0.94" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.563  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.041  1.063" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.682  0.538" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.803  0.803" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.386  0.338" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.416  0.416" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259183 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549259321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549259353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263217 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549263451 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263451 "|fir_filter_arm_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_cnt\[8\] " "Node: clk_div_cnt\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fir_filter_wrapper:comb_102\|data_out\[13\] clk_div_cnt\[8\] " "Register fir_filter_wrapper:comb_102\|data_out\[13\] is being clocked by clk_div_cnt\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549263451 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263451 "|fir_filter_arm_top|clk_div_cnt[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549263451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549263451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549263451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549263451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549263451 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263459 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263459 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1642549263461 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263461 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549263461 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.560 " "Worst-case setup slack is 2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.560               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.134 " "Worst-case recovery slack is 5.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.134               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.134               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.012 " "Worst-case removal slack is 1.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.012               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.030 " "Worst-case minimum pulse width slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.030               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.046               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549263591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549263591 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549263726 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549263918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264523 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549264523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264571 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549264571 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264618 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264618 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549264618 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549264671 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549264671 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264718 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549264987 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549265196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266027 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549266027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266073 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266073 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549266073 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266111 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549266111 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549266158 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549266158 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.959  0.934" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.56  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.134  1.012" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.688  0.577" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|   0.79   0.79" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.402  0.355" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.429  0.429" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266227 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549266412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549266579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270194 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549270416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270416 "|fir_filter_arm_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_cnt\[8\] " "Node: clk_div_cnt\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fir_filter_wrapper:comb_102\|data_out\[13\] clk_div_cnt\[8\] " "Register fir_filter_wrapper:comb_102\|data_out\[13\] is being clocked by clk_div_cnt\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549270416 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270416 "|fir_filter_arm_top|clk_div_cnt[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549270424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549270424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549270424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549270424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549270424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270424 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270424 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1642549270427 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270427 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549270427 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.393 " "Worst-case recovery slack is 5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.393               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.393               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.984 " "Worst-case removal slack is 0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549270610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549270610 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549270813 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549271005 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271770 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271770 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549271770 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271833 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549271833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271902 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549271902 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549271964 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549271964 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272033 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272318 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549272527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273505 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549273505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273568 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549273568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.393" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273637 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549273637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549273690 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549273690 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.008  0.978" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.943  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.393  0.984" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.745  0.674" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.902  0.902" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.523  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273768 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549273970 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549274263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274263 "|fir_filter_arm_top|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_cnt\[8\] " "Node: clk_div_cnt\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fir_filter_wrapper:comb_102\|data_out\[13\] clk_div_cnt\[8\] " "Register fir_filter_wrapper:comb_102\|data_out\[13\] is being clocked by clk_div_cnt\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1642549274263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274263 "|fir_filter_arm_top|clk_div_cnt[8]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642549274265 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274265 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274265 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: OSC_50_PLL_UNT\|osc_50_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1642549274265 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274265 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1642549274265 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.943               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.491 " "Worst-case recovery slack is 5.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.491               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.491               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 arm_hps:ARM_HPS_UNT\|arm_hps_cpu:cpu\|arm_hps_cpu_hps_io:hps_io\|arm_hps_cpu_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642549274560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549274560 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549274895 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549275101 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276137 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549276137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276222 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549276222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276287 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549276287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276397 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549276397 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549276397 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276487 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549276834 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549277068 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278194 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549278194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278263 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549278263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278361 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549278361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:ARM_HPS_UNT\|*:cpu\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642549278456 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549278456 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: ARM_HPS_UNT\|cpu\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.986  1.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.943  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.491  0.889" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.742  0.702" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.908  0.908" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.523  0.476" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.499  0.499" 0 0 "TimeQuest Timing Analyzer" 0 0 1642549278546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549282158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549282158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 325 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5657 " "Peak virtual memory: 5657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642549282800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 15:41:22 2022 " "Processing ended: Tue Jan 18 15:41:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642549282800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642549282800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642549282800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549282800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642549284574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642549284582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 15:41:24 2022 " "Processing started: Tue Jan 18 15:41:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642549284582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1642549284582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fir_filter_arm -c fir_filter_arm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fir_filter_arm -c fir_filter_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1642549284582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1642549287267 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1642549287334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fir_filter_arm.svo C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/simulation/modelsim/ simulation " "Generated file fir_filter_arm.svo in folder \"C:/Users/coleh/Desktop/reconfigurable_computing/projects/n_tap_fir_filter/syn/fir_filter_arm_5csema5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1642549288181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642549288334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 15:41:28 2022 " "Processing ended: Tue Jan 18 15:41:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642549288334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642549288334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642549288334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1642549288334 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 922 s " "Quartus Prime Full Compilation was successful. 0 errors, 922 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1642549289290 ""}
