INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/2_multiply/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/alu/alu.srcs/sim_1/imports/4_alu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/alu/alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
