.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* In_1 */
.set In_1__0__MASK, 0x01
.set In_1__0__PC, CYREG_PRT4_PC0
.set In_1__0__PORT, 4
.set In_1__0__SHIFT, 0
.set In_1__AG, CYREG_PRT4_AG
.set In_1__AMUX, CYREG_PRT4_AMUX
.set In_1__BIE, CYREG_PRT4_BIE
.set In_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set In_1__BYP, CYREG_PRT4_BYP
.set In_1__CTL, CYREG_PRT4_CTL
.set In_1__DM0, CYREG_PRT4_DM0
.set In_1__DM1, CYREG_PRT4_DM1
.set In_1__DM2, CYREG_PRT4_DM2
.set In_1__DR, CYREG_PRT4_DR
.set In_1__INP_DIS, CYREG_PRT4_INP_DIS
.set In_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set In_1__LCD_EN, CYREG_PRT4_LCD_EN
.set In_1__MASK, 0x01
.set In_1__PORT, 4
.set In_1__PRT, CYREG_PRT4_PRT
.set In_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set In_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set In_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set In_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set In_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set In_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set In_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set In_1__PS, CYREG_PRT4_PS
.set In_1__SHIFT, 0
.set In_1__SLW, CYREG_PRT4_SLW

/* In_2 */
.set In_2__0__MASK, 0x02
.set In_2__0__PC, CYREG_PRT4_PC1
.set In_2__0__PORT, 4
.set In_2__0__SHIFT, 1
.set In_2__AG, CYREG_PRT4_AG
.set In_2__AMUX, CYREG_PRT4_AMUX
.set In_2__BIE, CYREG_PRT4_BIE
.set In_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set In_2__BYP, CYREG_PRT4_BYP
.set In_2__CTL, CYREG_PRT4_CTL
.set In_2__DM0, CYREG_PRT4_DM0
.set In_2__DM1, CYREG_PRT4_DM1
.set In_2__DM2, CYREG_PRT4_DM2
.set In_2__DR, CYREG_PRT4_DR
.set In_2__INP_DIS, CYREG_PRT4_INP_DIS
.set In_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set In_2__LCD_EN, CYREG_PRT4_LCD_EN
.set In_2__MASK, 0x02
.set In_2__PORT, 4
.set In_2__PRT, CYREG_PRT4_PRT
.set In_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set In_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set In_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set In_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set In_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set In_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set In_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set In_2__PS, CYREG_PRT4_PS
.set In_2__SHIFT, 1
.set In_2__SLW, CYREG_PRT4_SLW

/* In_3 */
.set In_3__0__MASK, 0x04
.set In_3__0__PC, CYREG_PRT4_PC2
.set In_3__0__PORT, 4
.set In_3__0__SHIFT, 2
.set In_3__AG, CYREG_PRT4_AG
.set In_3__AMUX, CYREG_PRT4_AMUX
.set In_3__BIE, CYREG_PRT4_BIE
.set In_3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set In_3__BYP, CYREG_PRT4_BYP
.set In_3__CTL, CYREG_PRT4_CTL
.set In_3__DM0, CYREG_PRT4_DM0
.set In_3__DM1, CYREG_PRT4_DM1
.set In_3__DM2, CYREG_PRT4_DM2
.set In_3__DR, CYREG_PRT4_DR
.set In_3__INP_DIS, CYREG_PRT4_INP_DIS
.set In_3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set In_3__LCD_EN, CYREG_PRT4_LCD_EN
.set In_3__MASK, 0x04
.set In_3__PORT, 4
.set In_3__PRT, CYREG_PRT4_PRT
.set In_3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set In_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set In_3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set In_3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set In_3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set In_3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set In_3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set In_3__PS, CYREG_PRT4_PS
.set In_3__SHIFT, 2
.set In_3__SLW, CYREG_PRT4_SLW

/* In_4 */
.set In_4__0__MASK, 0x08
.set In_4__0__PC, CYREG_PRT4_PC3
.set In_4__0__PORT, 4
.set In_4__0__SHIFT, 3
.set In_4__AG, CYREG_PRT4_AG
.set In_4__AMUX, CYREG_PRT4_AMUX
.set In_4__BIE, CYREG_PRT4_BIE
.set In_4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set In_4__BYP, CYREG_PRT4_BYP
.set In_4__CTL, CYREG_PRT4_CTL
.set In_4__DM0, CYREG_PRT4_DM0
.set In_4__DM1, CYREG_PRT4_DM1
.set In_4__DM2, CYREG_PRT4_DM2
.set In_4__DR, CYREG_PRT4_DR
.set In_4__INP_DIS, CYREG_PRT4_INP_DIS
.set In_4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set In_4__LCD_EN, CYREG_PRT4_LCD_EN
.set In_4__MASK, 0x08
.set In_4__PORT, 4
.set In_4__PRT, CYREG_PRT4_PRT
.set In_4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set In_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set In_4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set In_4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set In_4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set In_4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set In_4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set In_4__PS, CYREG_PRT4_PS
.set In_4__SHIFT, 3
.set In_4__SLW, CYREG_PRT4_SLW

/* In_5 */
.set In_5__0__MASK, 0x10
.set In_5__0__PC, CYREG_PRT4_PC4
.set In_5__0__PORT, 4
.set In_5__0__SHIFT, 4
.set In_5__AG, CYREG_PRT4_AG
.set In_5__AMUX, CYREG_PRT4_AMUX
.set In_5__BIE, CYREG_PRT4_BIE
.set In_5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set In_5__BYP, CYREG_PRT4_BYP
.set In_5__CTL, CYREG_PRT4_CTL
.set In_5__DM0, CYREG_PRT4_DM0
.set In_5__DM1, CYREG_PRT4_DM1
.set In_5__DM2, CYREG_PRT4_DM2
.set In_5__DR, CYREG_PRT4_DR
.set In_5__INP_DIS, CYREG_PRT4_INP_DIS
.set In_5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set In_5__LCD_EN, CYREG_PRT4_LCD_EN
.set In_5__MASK, 0x10
.set In_5__PORT, 4
.set In_5__PRT, CYREG_PRT4_PRT
.set In_5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set In_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set In_5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set In_5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set In_5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set In_5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set In_5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set In_5__PS, CYREG_PRT4_PS
.set In_5__SHIFT, 4
.set In_5__SLW, CYREG_PRT4_SLW

/* In_6 */
.set In_6__0__MASK, 0x20
.set In_6__0__PC, CYREG_PRT4_PC5
.set In_6__0__PORT, 4
.set In_6__0__SHIFT, 5
.set In_6__AG, CYREG_PRT4_AG
.set In_6__AMUX, CYREG_PRT4_AMUX
.set In_6__BIE, CYREG_PRT4_BIE
.set In_6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set In_6__BYP, CYREG_PRT4_BYP
.set In_6__CTL, CYREG_PRT4_CTL
.set In_6__DM0, CYREG_PRT4_DM0
.set In_6__DM1, CYREG_PRT4_DM1
.set In_6__DM2, CYREG_PRT4_DM2
.set In_6__DR, CYREG_PRT4_DR
.set In_6__INP_DIS, CYREG_PRT4_INP_DIS
.set In_6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set In_6__LCD_EN, CYREG_PRT4_LCD_EN
.set In_6__MASK, 0x20
.set In_6__PORT, 4
.set In_6__PRT, CYREG_PRT4_PRT
.set In_6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set In_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set In_6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set In_6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set In_6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set In_6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set In_6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set In_6__PS, CYREG_PRT4_PS
.set In_6__SHIFT, 5
.set In_6__SLW, CYREG_PRT4_SLW

/* In_7 */
.set In_7__0__MASK, 0x40
.set In_7__0__PC, CYREG_PRT4_PC6
.set In_7__0__PORT, 4
.set In_7__0__SHIFT, 6
.set In_7__AG, CYREG_PRT4_AG
.set In_7__AMUX, CYREG_PRT4_AMUX
.set In_7__BIE, CYREG_PRT4_BIE
.set In_7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set In_7__BYP, CYREG_PRT4_BYP
.set In_7__CTL, CYREG_PRT4_CTL
.set In_7__DM0, CYREG_PRT4_DM0
.set In_7__DM1, CYREG_PRT4_DM1
.set In_7__DM2, CYREG_PRT4_DM2
.set In_7__DR, CYREG_PRT4_DR
.set In_7__INP_DIS, CYREG_PRT4_INP_DIS
.set In_7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set In_7__LCD_EN, CYREG_PRT4_LCD_EN
.set In_7__MASK, 0x40
.set In_7__PORT, 4
.set In_7__PRT, CYREG_PRT4_PRT
.set In_7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set In_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set In_7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set In_7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set In_7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set In_7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set In_7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set In_7__PS, CYREG_PRT4_PS
.set In_7__SHIFT, 6
.set In_7__SLW, CYREG_PRT4_SLW

/* In_8 */
.set In_8__0__MASK, 0x10
.set In_8__0__PC, CYREG_PRT5_PC4
.set In_8__0__PORT, 5
.set In_8__0__SHIFT, 4
.set In_8__AG, CYREG_PRT5_AG
.set In_8__AMUX, CYREG_PRT5_AMUX
.set In_8__BIE, CYREG_PRT5_BIE
.set In_8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set In_8__BYP, CYREG_PRT5_BYP
.set In_8__CTL, CYREG_PRT5_CTL
.set In_8__DM0, CYREG_PRT5_DM0
.set In_8__DM1, CYREG_PRT5_DM1
.set In_8__DM2, CYREG_PRT5_DM2
.set In_8__DR, CYREG_PRT5_DR
.set In_8__INP_DIS, CYREG_PRT5_INP_DIS
.set In_8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set In_8__LCD_EN, CYREG_PRT5_LCD_EN
.set In_8__MASK, 0x10
.set In_8__PORT, 5
.set In_8__PRT, CYREG_PRT5_PRT
.set In_8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set In_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set In_8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set In_8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set In_8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set In_8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set In_8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set In_8__PS, CYREG_PRT5_PS
.set In_8__SHIFT, 4
.set In_8__SLW, CYREG_PRT5_SLW

/* In_9 */
.set In_9__0__MASK, 0x20
.set In_9__0__PC, CYREG_PRT5_PC5
.set In_9__0__PORT, 5
.set In_9__0__SHIFT, 5
.set In_9__AG, CYREG_PRT5_AG
.set In_9__AMUX, CYREG_PRT5_AMUX
.set In_9__BIE, CYREG_PRT5_BIE
.set In_9__BIT_MASK, CYREG_PRT5_BIT_MASK
.set In_9__BYP, CYREG_PRT5_BYP
.set In_9__CTL, CYREG_PRT5_CTL
.set In_9__DM0, CYREG_PRT5_DM0
.set In_9__DM1, CYREG_PRT5_DM1
.set In_9__DM2, CYREG_PRT5_DM2
.set In_9__DR, CYREG_PRT5_DR
.set In_9__INP_DIS, CYREG_PRT5_INP_DIS
.set In_9__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set In_9__LCD_EN, CYREG_PRT5_LCD_EN
.set In_9__MASK, 0x20
.set In_9__PORT, 5
.set In_9__PRT, CYREG_PRT5_PRT
.set In_9__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set In_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set In_9__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set In_9__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set In_9__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set In_9__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set In_9__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set In_9__PS, CYREG_PRT5_PS
.set In_9__SHIFT, 5
.set In_9__SLW, CYREG_PRT5_SLW

/* miso */
.set miso__0__MASK, 0x08
.set miso__0__PC, CYREG_PRT1_PC3
.set miso__0__PORT, 1
.set miso__0__SHIFT, 3
.set miso__AG, CYREG_PRT1_AG
.set miso__AMUX, CYREG_PRT1_AMUX
.set miso__BIE, CYREG_PRT1_BIE
.set miso__BIT_MASK, CYREG_PRT1_BIT_MASK
.set miso__BYP, CYREG_PRT1_BYP
.set miso__CTL, CYREG_PRT1_CTL
.set miso__DM0, CYREG_PRT1_DM0
.set miso__DM1, CYREG_PRT1_DM1
.set miso__DM2, CYREG_PRT1_DM2
.set miso__DR, CYREG_PRT1_DR
.set miso__INP_DIS, CYREG_PRT1_INP_DIS
.set miso__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT1_LCD_EN
.set miso__MASK, 0x08
.set miso__PORT, 1
.set miso__PRT, CYREG_PRT1_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set miso__PS, CYREG_PRT1_PS
.set miso__SHIFT, 3
.set miso__SLW, CYREG_PRT1_SLW

/* mosi */
.set mosi__0__MASK, 0x10
.set mosi__0__PC, CYREG_PRT1_PC4
.set mosi__0__PORT, 1
.set mosi__0__SHIFT, 4
.set mosi__AG, CYREG_PRT1_AG
.set mosi__AMUX, CYREG_PRT1_AMUX
.set mosi__BIE, CYREG_PRT1_BIE
.set mosi__BIT_MASK, CYREG_PRT1_BIT_MASK
.set mosi__BYP, CYREG_PRT1_BYP
.set mosi__CTL, CYREG_PRT1_CTL
.set mosi__DM0, CYREG_PRT1_DM0
.set mosi__DM1, CYREG_PRT1_DM1
.set mosi__DM2, CYREG_PRT1_DM2
.set mosi__DR, CYREG_PRT1_DR
.set mosi__INP_DIS, CYREG_PRT1_INP_DIS
.set mosi__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT1_LCD_EN
.set mosi__MASK, 0x10
.set mosi__PORT, 1
.set mosi__PRT, CYREG_PRT1_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set mosi__PS, CYREG_PRT1_PS
.set mosi__SHIFT, 4
.set mosi__SLW, CYREG_PRT1_SLW

/* sclk */
.set sclk__0__MASK, 0x02
.set sclk__0__PC, CYREG_PRT1_PC1
.set sclk__0__PORT, 1
.set sclk__0__SHIFT, 1
.set sclk__AG, CYREG_PRT1_AG
.set sclk__AMUX, CYREG_PRT1_AMUX
.set sclk__BIE, CYREG_PRT1_BIE
.set sclk__BIT_MASK, CYREG_PRT1_BIT_MASK
.set sclk__BYP, CYREG_PRT1_BYP
.set sclk__CTL, CYREG_PRT1_CTL
.set sclk__DM0, CYREG_PRT1_DM0
.set sclk__DM1, CYREG_PRT1_DM1
.set sclk__DM2, CYREG_PRT1_DM2
.set sclk__DR, CYREG_PRT1_DR
.set sclk__INP_DIS, CYREG_PRT1_INP_DIS
.set sclk__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT1_LCD_EN
.set sclk__MASK, 0x02
.set sclk__PORT, 1
.set sclk__PRT, CYREG_PRT1_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set sclk__PS, CYREG_PRT1_PS
.set sclk__SHIFT, 1
.set sclk__SLW, CYREG_PRT1_SLW

/* In_10 */
.set In_10__0__MASK, 0x40
.set In_10__0__PC, CYREG_PRT5_PC6
.set In_10__0__PORT, 5
.set In_10__0__SHIFT, 6
.set In_10__AG, CYREG_PRT5_AG
.set In_10__AMUX, CYREG_PRT5_AMUX
.set In_10__BIE, CYREG_PRT5_BIE
.set In_10__BIT_MASK, CYREG_PRT5_BIT_MASK
.set In_10__BYP, CYREG_PRT5_BYP
.set In_10__CTL, CYREG_PRT5_CTL
.set In_10__DM0, CYREG_PRT5_DM0
.set In_10__DM1, CYREG_PRT5_DM1
.set In_10__DM2, CYREG_PRT5_DM2
.set In_10__DR, CYREG_PRT5_DR
.set In_10__INP_DIS, CYREG_PRT5_INP_DIS
.set In_10__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set In_10__LCD_EN, CYREG_PRT5_LCD_EN
.set In_10__MASK, 0x40
.set In_10__PORT, 5
.set In_10__PRT, CYREG_PRT5_PRT
.set In_10__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set In_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set In_10__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set In_10__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set In_10__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set In_10__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set In_10__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set In_10__PS, CYREG_PRT5_PS
.set In_10__SHIFT, 6
.set In_10__SLW, CYREG_PRT5_SLW

/* In_11 */
.set In_11__0__MASK, 0x80
.set In_11__0__PC, CYREG_PRT5_PC7
.set In_11__0__PORT, 5
.set In_11__0__SHIFT, 7
.set In_11__AG, CYREG_PRT5_AG
.set In_11__AMUX, CYREG_PRT5_AMUX
.set In_11__BIE, CYREG_PRT5_BIE
.set In_11__BIT_MASK, CYREG_PRT5_BIT_MASK
.set In_11__BYP, CYREG_PRT5_BYP
.set In_11__CTL, CYREG_PRT5_CTL
.set In_11__DM0, CYREG_PRT5_DM0
.set In_11__DM1, CYREG_PRT5_DM1
.set In_11__DM2, CYREG_PRT5_DM2
.set In_11__DR, CYREG_PRT5_DR
.set In_11__INP_DIS, CYREG_PRT5_INP_DIS
.set In_11__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set In_11__LCD_EN, CYREG_PRT5_LCD_EN
.set In_11__MASK, 0x80
.set In_11__PORT, 5
.set In_11__PRT, CYREG_PRT5_PRT
.set In_11__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set In_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set In_11__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set In_11__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set In_11__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set In_11__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set In_11__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set In_11__PS, CYREG_PRT5_PS
.set In_11__SHIFT, 7
.set In_11__SLW, CYREG_PRT5_SLW

/* In_12 */
.set In_12__0__MASK, 0x01
.set In_12__0__PC, CYREG_PRT6_PC0
.set In_12__0__PORT, 6
.set In_12__0__SHIFT, 0
.set In_12__AG, CYREG_PRT6_AG
.set In_12__AMUX, CYREG_PRT6_AMUX
.set In_12__BIE, CYREG_PRT6_BIE
.set In_12__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_12__BYP, CYREG_PRT6_BYP
.set In_12__CTL, CYREG_PRT6_CTL
.set In_12__DM0, CYREG_PRT6_DM0
.set In_12__DM1, CYREG_PRT6_DM1
.set In_12__DM2, CYREG_PRT6_DM2
.set In_12__DR, CYREG_PRT6_DR
.set In_12__INP_DIS, CYREG_PRT6_INP_DIS
.set In_12__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_12__LCD_EN, CYREG_PRT6_LCD_EN
.set In_12__MASK, 0x01
.set In_12__PORT, 6
.set In_12__PRT, CYREG_PRT6_PRT
.set In_12__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_12__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_12__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_12__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_12__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_12__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_12__PS, CYREG_PRT6_PS
.set In_12__SHIFT, 0
.set In_12__SLW, CYREG_PRT6_SLW

/* In_13 */
.set In_13__0__MASK, 0x02
.set In_13__0__PC, CYREG_PRT6_PC1
.set In_13__0__PORT, 6
.set In_13__0__SHIFT, 1
.set In_13__AG, CYREG_PRT6_AG
.set In_13__AMUX, CYREG_PRT6_AMUX
.set In_13__BIE, CYREG_PRT6_BIE
.set In_13__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_13__BYP, CYREG_PRT6_BYP
.set In_13__CTL, CYREG_PRT6_CTL
.set In_13__DM0, CYREG_PRT6_DM0
.set In_13__DM1, CYREG_PRT6_DM1
.set In_13__DM2, CYREG_PRT6_DM2
.set In_13__DR, CYREG_PRT6_DR
.set In_13__INP_DIS, CYREG_PRT6_INP_DIS
.set In_13__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_13__LCD_EN, CYREG_PRT6_LCD_EN
.set In_13__MASK, 0x02
.set In_13__PORT, 6
.set In_13__PRT, CYREG_PRT6_PRT
.set In_13__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_13__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_13__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_13__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_13__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_13__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_13__PS, CYREG_PRT6_PS
.set In_13__SHIFT, 1
.set In_13__SLW, CYREG_PRT6_SLW

/* In_14 */
.set In_14__0__MASK, 0x04
.set In_14__0__PC, CYREG_PRT6_PC2
.set In_14__0__PORT, 6
.set In_14__0__SHIFT, 2
.set In_14__AG, CYREG_PRT6_AG
.set In_14__AMUX, CYREG_PRT6_AMUX
.set In_14__BIE, CYREG_PRT6_BIE
.set In_14__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_14__BYP, CYREG_PRT6_BYP
.set In_14__CTL, CYREG_PRT6_CTL
.set In_14__DM0, CYREG_PRT6_DM0
.set In_14__DM1, CYREG_PRT6_DM1
.set In_14__DM2, CYREG_PRT6_DM2
.set In_14__DR, CYREG_PRT6_DR
.set In_14__INP_DIS, CYREG_PRT6_INP_DIS
.set In_14__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_14__LCD_EN, CYREG_PRT6_LCD_EN
.set In_14__MASK, 0x04
.set In_14__PORT, 6
.set In_14__PRT, CYREG_PRT6_PRT
.set In_14__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_14__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_14__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_14__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_14__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_14__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_14__PS, CYREG_PRT6_PS
.set In_14__SHIFT, 2
.set In_14__SLW, CYREG_PRT6_SLW

/* In_15 */
.set In_15__0__MASK, 0x08
.set In_15__0__PC, CYREG_PRT6_PC3
.set In_15__0__PORT, 6
.set In_15__0__SHIFT, 3
.set In_15__AG, CYREG_PRT6_AG
.set In_15__AMUX, CYREG_PRT6_AMUX
.set In_15__BIE, CYREG_PRT6_BIE
.set In_15__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_15__BYP, CYREG_PRT6_BYP
.set In_15__CTL, CYREG_PRT6_CTL
.set In_15__DM0, CYREG_PRT6_DM0
.set In_15__DM1, CYREG_PRT6_DM1
.set In_15__DM2, CYREG_PRT6_DM2
.set In_15__DR, CYREG_PRT6_DR
.set In_15__INP_DIS, CYREG_PRT6_INP_DIS
.set In_15__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_15__LCD_EN, CYREG_PRT6_LCD_EN
.set In_15__MASK, 0x08
.set In_15__PORT, 6
.set In_15__PRT, CYREG_PRT6_PRT
.set In_15__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_15__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_15__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_15__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_15__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_15__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_15__PS, CYREG_PRT6_PS
.set In_15__SHIFT, 3
.set In_15__SLW, CYREG_PRT6_SLW

/* In_16 */
.set In_16__0__MASK, 0x10
.set In_16__0__PC, CYREG_PRT6_PC4
.set In_16__0__PORT, 6
.set In_16__0__SHIFT, 4
.set In_16__AG, CYREG_PRT6_AG
.set In_16__AMUX, CYREG_PRT6_AMUX
.set In_16__BIE, CYREG_PRT6_BIE
.set In_16__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_16__BYP, CYREG_PRT6_BYP
.set In_16__CTL, CYREG_PRT6_CTL
.set In_16__DM0, CYREG_PRT6_DM0
.set In_16__DM1, CYREG_PRT6_DM1
.set In_16__DM2, CYREG_PRT6_DM2
.set In_16__DR, CYREG_PRT6_DR
.set In_16__INP_DIS, CYREG_PRT6_INP_DIS
.set In_16__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_16__LCD_EN, CYREG_PRT6_LCD_EN
.set In_16__MASK, 0x10
.set In_16__PORT, 6
.set In_16__PRT, CYREG_PRT6_PRT
.set In_16__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_16__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_16__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_16__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_16__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_16__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_16__PS, CYREG_PRT6_PS
.set In_16__SHIFT, 4
.set In_16__SLW, CYREG_PRT6_SLW

/* In_17 */
.set In_17__0__MASK, 0x20
.set In_17__0__PC, CYREG_PRT6_PC5
.set In_17__0__PORT, 6
.set In_17__0__SHIFT, 5
.set In_17__AG, CYREG_PRT6_AG
.set In_17__AMUX, CYREG_PRT6_AMUX
.set In_17__BIE, CYREG_PRT6_BIE
.set In_17__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_17__BYP, CYREG_PRT6_BYP
.set In_17__CTL, CYREG_PRT6_CTL
.set In_17__DM0, CYREG_PRT6_DM0
.set In_17__DM1, CYREG_PRT6_DM1
.set In_17__DM2, CYREG_PRT6_DM2
.set In_17__DR, CYREG_PRT6_DR
.set In_17__INP_DIS, CYREG_PRT6_INP_DIS
.set In_17__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_17__LCD_EN, CYREG_PRT6_LCD_EN
.set In_17__MASK, 0x20
.set In_17__PORT, 6
.set In_17__PRT, CYREG_PRT6_PRT
.set In_17__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_17__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_17__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_17__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_17__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_17__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_17__PS, CYREG_PRT6_PS
.set In_17__SHIFT, 5
.set In_17__SLW, CYREG_PRT6_SLW

/* In_18 */
.set In_18__0__MASK, 0x40
.set In_18__0__PC, CYREG_PRT6_PC6
.set In_18__0__PORT, 6
.set In_18__0__SHIFT, 6
.set In_18__AG, CYREG_PRT6_AG
.set In_18__AMUX, CYREG_PRT6_AMUX
.set In_18__BIE, CYREG_PRT6_BIE
.set In_18__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_18__BYP, CYREG_PRT6_BYP
.set In_18__CTL, CYREG_PRT6_CTL
.set In_18__DM0, CYREG_PRT6_DM0
.set In_18__DM1, CYREG_PRT6_DM1
.set In_18__DM2, CYREG_PRT6_DM2
.set In_18__DR, CYREG_PRT6_DR
.set In_18__INP_DIS, CYREG_PRT6_INP_DIS
.set In_18__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_18__LCD_EN, CYREG_PRT6_LCD_EN
.set In_18__MASK, 0x40
.set In_18__PORT, 6
.set In_18__PRT, CYREG_PRT6_PRT
.set In_18__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_18__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_18__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_18__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_18__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_18__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_18__PS, CYREG_PRT6_PS
.set In_18__SHIFT, 6
.set In_18__SLW, CYREG_PRT6_SLW

/* In_19 */
.set In_19__0__MASK, 0x80
.set In_19__0__PC, CYREG_PRT6_PC7
.set In_19__0__PORT, 6
.set In_19__0__SHIFT, 7
.set In_19__AG, CYREG_PRT6_AG
.set In_19__AMUX, CYREG_PRT6_AMUX
.set In_19__BIE, CYREG_PRT6_BIE
.set In_19__BIT_MASK, CYREG_PRT6_BIT_MASK
.set In_19__BYP, CYREG_PRT6_BYP
.set In_19__CTL, CYREG_PRT6_CTL
.set In_19__DM0, CYREG_PRT6_DM0
.set In_19__DM1, CYREG_PRT6_DM1
.set In_19__DM2, CYREG_PRT6_DM2
.set In_19__DR, CYREG_PRT6_DR
.set In_19__INP_DIS, CYREG_PRT6_INP_DIS
.set In_19__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set In_19__LCD_EN, CYREG_PRT6_LCD_EN
.set In_19__MASK, 0x80
.set In_19__PORT, 6
.set In_19__PRT, CYREG_PRT6_PRT
.set In_19__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set In_19__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set In_19__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set In_19__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set In_19__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set In_19__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set In_19__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set In_19__PS, CYREG_PRT6_PS
.set In_19__SHIFT, 7
.set In_19__SLW, CYREG_PRT6_SLW

/* Out_1 */
.set Out_1__0__MASK, 0x01
.set Out_1__0__PC, CYREG_PRT12_PC0
.set Out_1__0__PORT, 12
.set Out_1__0__SHIFT, 0
.set Out_1__AG, CYREG_PRT12_AG
.set Out_1__BIE, CYREG_PRT12_BIE
.set Out_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_1__BYP, CYREG_PRT12_BYP
.set Out_1__DM0, CYREG_PRT12_DM0
.set Out_1__DM1, CYREG_PRT12_DM1
.set Out_1__DM2, CYREG_PRT12_DM2
.set Out_1__DR, CYREG_PRT12_DR
.set Out_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_1__MASK, 0x01
.set Out_1__PORT, 12
.set Out_1__PRT, CYREG_PRT12_PRT
.set Out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_1__PS, CYREG_PRT12_PS
.set Out_1__SHIFT, 0
.set Out_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_1__SLW, CYREG_PRT12_SLW

/* Out_2 */
.set Out_2__0__MASK, 0x02
.set Out_2__0__PC, CYREG_PRT12_PC1
.set Out_2__0__PORT, 12
.set Out_2__0__SHIFT, 1
.set Out_2__AG, CYREG_PRT12_AG
.set Out_2__BIE, CYREG_PRT12_BIE
.set Out_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_2__BYP, CYREG_PRT12_BYP
.set Out_2__DM0, CYREG_PRT12_DM0
.set Out_2__DM1, CYREG_PRT12_DM1
.set Out_2__DM2, CYREG_PRT12_DM2
.set Out_2__DR, CYREG_PRT12_DR
.set Out_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_2__MASK, 0x02
.set Out_2__PORT, 12
.set Out_2__PRT, CYREG_PRT12_PRT
.set Out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_2__PS, CYREG_PRT12_PS
.set Out_2__SHIFT, 1
.set Out_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_2__SLW, CYREG_PRT12_SLW

/* Out_3 */
.set Out_3__0__MASK, 0x04
.set Out_3__0__PC, CYREG_PRT12_PC2
.set Out_3__0__PORT, 12
.set Out_3__0__SHIFT, 2
.set Out_3__AG, CYREG_PRT12_AG
.set Out_3__BIE, CYREG_PRT12_BIE
.set Out_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_3__BYP, CYREG_PRT12_BYP
.set Out_3__DM0, CYREG_PRT12_DM0
.set Out_3__DM1, CYREG_PRT12_DM1
.set Out_3__DM2, CYREG_PRT12_DM2
.set Out_3__DR, CYREG_PRT12_DR
.set Out_3__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_3__MASK, 0x04
.set Out_3__PORT, 12
.set Out_3__PRT, CYREG_PRT12_PRT
.set Out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_3__PS, CYREG_PRT12_PS
.set Out_3__SHIFT, 2
.set Out_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_3__SLW, CYREG_PRT12_SLW

/* Out_4 */
.set Out_4__0__MASK, 0x08
.set Out_4__0__PC, CYREG_PRT12_PC3
.set Out_4__0__PORT, 12
.set Out_4__0__SHIFT, 3
.set Out_4__AG, CYREG_PRT12_AG
.set Out_4__BIE, CYREG_PRT12_BIE
.set Out_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_4__BYP, CYREG_PRT12_BYP
.set Out_4__DM0, CYREG_PRT12_DM0
.set Out_4__DM1, CYREG_PRT12_DM1
.set Out_4__DM2, CYREG_PRT12_DM2
.set Out_4__DR, CYREG_PRT12_DR
.set Out_4__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_4__MASK, 0x08
.set Out_4__PORT, 12
.set Out_4__PRT, CYREG_PRT12_PRT
.set Out_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_4__PS, CYREG_PRT12_PS
.set Out_4__SHIFT, 3
.set Out_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_4__SLW, CYREG_PRT12_SLW

/* Out_5 */
.set Out_5__0__MASK, 0x10
.set Out_5__0__PC, CYREG_PRT12_PC4
.set Out_5__0__PORT, 12
.set Out_5__0__SHIFT, 4
.set Out_5__AG, CYREG_PRT12_AG
.set Out_5__BIE, CYREG_PRT12_BIE
.set Out_5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_5__BYP, CYREG_PRT12_BYP
.set Out_5__DM0, CYREG_PRT12_DM0
.set Out_5__DM1, CYREG_PRT12_DM1
.set Out_5__DM2, CYREG_PRT12_DM2
.set Out_5__DR, CYREG_PRT12_DR
.set Out_5__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_5__MASK, 0x10
.set Out_5__PORT, 12
.set Out_5__PRT, CYREG_PRT12_PRT
.set Out_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_5__PS, CYREG_PRT12_PS
.set Out_5__SHIFT, 4
.set Out_5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_5__SLW, CYREG_PRT12_SLW

/* Out_6 */
.set Out_6__0__MASK, 0x20
.set Out_6__0__PC, CYREG_PRT12_PC5
.set Out_6__0__PORT, 12
.set Out_6__0__SHIFT, 5
.set Out_6__AG, CYREG_PRT12_AG
.set Out_6__BIE, CYREG_PRT12_BIE
.set Out_6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_6__BYP, CYREG_PRT12_BYP
.set Out_6__DM0, CYREG_PRT12_DM0
.set Out_6__DM1, CYREG_PRT12_DM1
.set Out_6__DM2, CYREG_PRT12_DM2
.set Out_6__DR, CYREG_PRT12_DR
.set Out_6__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_6__MASK, 0x20
.set Out_6__PORT, 12
.set Out_6__PRT, CYREG_PRT12_PRT
.set Out_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_6__PS, CYREG_PRT12_PS
.set Out_6__SHIFT, 5
.set Out_6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_6__SLW, CYREG_PRT12_SLW

/* Out_7 */
.set Out_7__0__MASK, 0x40
.set Out_7__0__PC, CYREG_PRT12_PC6
.set Out_7__0__PORT, 12
.set Out_7__0__SHIFT, 6
.set Out_7__AG, CYREG_PRT12_AG
.set Out_7__BIE, CYREG_PRT12_BIE
.set Out_7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_7__BYP, CYREG_PRT12_BYP
.set Out_7__DM0, CYREG_PRT12_DM0
.set Out_7__DM1, CYREG_PRT12_DM1
.set Out_7__DM2, CYREG_PRT12_DM2
.set Out_7__DR, CYREG_PRT12_DR
.set Out_7__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_7__MASK, 0x40
.set Out_7__PORT, 12
.set Out_7__PRT, CYREG_PRT12_PRT
.set Out_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_7__PS, CYREG_PRT12_PS
.set Out_7__SHIFT, 6
.set Out_7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_7__SLW, CYREG_PRT12_SLW

/* Out_8 */
.set Out_8__0__MASK, 0x80
.set Out_8__0__PC, CYREG_PRT12_PC7
.set Out_8__0__PORT, 12
.set Out_8__0__SHIFT, 7
.set Out_8__AG, CYREG_PRT12_AG
.set Out_8__BIE, CYREG_PRT12_BIE
.set Out_8__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Out_8__BYP, CYREG_PRT12_BYP
.set Out_8__DM0, CYREG_PRT12_DM0
.set Out_8__DM1, CYREG_PRT12_DM1
.set Out_8__DM2, CYREG_PRT12_DM2
.set Out_8__DR, CYREG_PRT12_DR
.set Out_8__INP_DIS, CYREG_PRT12_INP_DIS
.set Out_8__MASK, 0x80
.set Out_8__PORT, 12
.set Out_8__PRT, CYREG_PRT12_PRT
.set Out_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Out_8__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Out_8__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Out_8__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Out_8__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Out_8__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Out_8__PS, CYREG_PRT12_PS
.set Out_8__SHIFT, 7
.set Out_8__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Out_8__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Out_8__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Out_8__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Out_8__SLW, CYREG_PRT12_SLW

/* Out_9 */
.set Out_9__0__MASK, 0x01
.set Out_9__0__PC, CYREG_PRT5_PC0
.set Out_9__0__PORT, 5
.set Out_9__0__SHIFT, 0
.set Out_9__AG, CYREG_PRT5_AG
.set Out_9__AMUX, CYREG_PRT5_AMUX
.set Out_9__BIE, CYREG_PRT5_BIE
.set Out_9__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Out_9__BYP, CYREG_PRT5_BYP
.set Out_9__CTL, CYREG_PRT5_CTL
.set Out_9__DM0, CYREG_PRT5_DM0
.set Out_9__DM1, CYREG_PRT5_DM1
.set Out_9__DM2, CYREG_PRT5_DM2
.set Out_9__DR, CYREG_PRT5_DR
.set Out_9__INP_DIS, CYREG_PRT5_INP_DIS
.set Out_9__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Out_9__LCD_EN, CYREG_PRT5_LCD_EN
.set Out_9__MASK, 0x01
.set Out_9__PORT, 5
.set Out_9__PRT, CYREG_PRT5_PRT
.set Out_9__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Out_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Out_9__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Out_9__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Out_9__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Out_9__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Out_9__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Out_9__PS, CYREG_PRT5_PS
.set Out_9__SHIFT, 0
.set Out_9__SLW, CYREG_PRT5_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_2_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* PWM_3_PWMUDB */
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_3_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set PWM_3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_3_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_3_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_3_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_3_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_3_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* PWM_4_PWMUDB */
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_4_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set PWM_4_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_4_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_4_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_4_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_4_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_4_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_4_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* PWM_5_PWMUDB */
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_5_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_5_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_5_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_5_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_5_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_5_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_5_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_5_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_5_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* PWM_6_PWMUDB */
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_6_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set PWM_6_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_6_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_6_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_6_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_6_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_6_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_6_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_6_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1

/* PWM_7_PWMUDB */
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_7_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PWM_7_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_7_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_7_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_7_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_7_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_7_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_7_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_7_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* PWM_8_PWMUDB */
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_8_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set PWM_8_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_8_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_8_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_8_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_8_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_8_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_8_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* Out_10 */
.set Out_10__0__MASK, 0x02
.set Out_10__0__PC, CYREG_PRT5_PC1
.set Out_10__0__PORT, 5
.set Out_10__0__SHIFT, 1
.set Out_10__AG, CYREG_PRT5_AG
.set Out_10__AMUX, CYREG_PRT5_AMUX
.set Out_10__BIE, CYREG_PRT5_BIE
.set Out_10__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Out_10__BYP, CYREG_PRT5_BYP
.set Out_10__CTL, CYREG_PRT5_CTL
.set Out_10__DM0, CYREG_PRT5_DM0
.set Out_10__DM1, CYREG_PRT5_DM1
.set Out_10__DM2, CYREG_PRT5_DM2
.set Out_10__DR, CYREG_PRT5_DR
.set Out_10__INP_DIS, CYREG_PRT5_INP_DIS
.set Out_10__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Out_10__LCD_EN, CYREG_PRT5_LCD_EN
.set Out_10__MASK, 0x02
.set Out_10__PORT, 5
.set Out_10__PRT, CYREG_PRT5_PRT
.set Out_10__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Out_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Out_10__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Out_10__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Out_10__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Out_10__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Out_10__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Out_10__PS, CYREG_PRT5_PS
.set Out_10__SHIFT, 1
.set Out_10__SLW, CYREG_PRT5_SLW

/* Out_11 */
.set Out_11__0__MASK, 0x04
.set Out_11__0__PC, CYREG_PRT5_PC2
.set Out_11__0__PORT, 5
.set Out_11__0__SHIFT, 2
.set Out_11__AG, CYREG_PRT5_AG
.set Out_11__AMUX, CYREG_PRT5_AMUX
.set Out_11__BIE, CYREG_PRT5_BIE
.set Out_11__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Out_11__BYP, CYREG_PRT5_BYP
.set Out_11__CTL, CYREG_PRT5_CTL
.set Out_11__DM0, CYREG_PRT5_DM0
.set Out_11__DM1, CYREG_PRT5_DM1
.set Out_11__DM2, CYREG_PRT5_DM2
.set Out_11__DR, CYREG_PRT5_DR
.set Out_11__INP_DIS, CYREG_PRT5_INP_DIS
.set Out_11__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Out_11__LCD_EN, CYREG_PRT5_LCD_EN
.set Out_11__MASK, 0x04
.set Out_11__PORT, 5
.set Out_11__PRT, CYREG_PRT5_PRT
.set Out_11__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Out_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Out_11__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Out_11__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Out_11__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Out_11__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Out_11__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Out_11__PS, CYREG_PRT5_PS
.set Out_11__SHIFT, 2
.set Out_11__SLW, CYREG_PRT5_SLW

/* Out_12 */
.set Out_12__0__MASK, 0x08
.set Out_12__0__PC, CYREG_PRT5_PC3
.set Out_12__0__PORT, 5
.set Out_12__0__SHIFT, 3
.set Out_12__AG, CYREG_PRT5_AG
.set Out_12__AMUX, CYREG_PRT5_AMUX
.set Out_12__BIE, CYREG_PRT5_BIE
.set Out_12__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Out_12__BYP, CYREG_PRT5_BYP
.set Out_12__CTL, CYREG_PRT5_CTL
.set Out_12__DM0, CYREG_PRT5_DM0
.set Out_12__DM1, CYREG_PRT5_DM1
.set Out_12__DM2, CYREG_PRT5_DM2
.set Out_12__DR, CYREG_PRT5_DR
.set Out_12__INP_DIS, CYREG_PRT5_INP_DIS
.set Out_12__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Out_12__LCD_EN, CYREG_PRT5_LCD_EN
.set Out_12__MASK, 0x08
.set Out_12__PORT, 5
.set Out_12__PRT, CYREG_PRT5_PRT
.set Out_12__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Out_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Out_12__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Out_12__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Out_12__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Out_12__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Out_12__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Out_12__PS, CYREG_PRT5_PS
.set Out_12__SHIFT, 3
.set Out_12__SLW, CYREG_PRT5_SLW

/* Out_13 */
.set Out_13__0__MASK, 0x01
.set Out_13__0__PC, CYREG_PRT2_PC0
.set Out_13__0__PORT, 2
.set Out_13__0__SHIFT, 0
.set Out_13__AG, CYREG_PRT2_AG
.set Out_13__AMUX, CYREG_PRT2_AMUX
.set Out_13__BIE, CYREG_PRT2_BIE
.set Out_13__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_13__BYP, CYREG_PRT2_BYP
.set Out_13__CTL, CYREG_PRT2_CTL
.set Out_13__DM0, CYREG_PRT2_DM0
.set Out_13__DM1, CYREG_PRT2_DM1
.set Out_13__DM2, CYREG_PRT2_DM2
.set Out_13__DR, CYREG_PRT2_DR
.set Out_13__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_13__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_13__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_13__MASK, 0x01
.set Out_13__PORT, 2
.set Out_13__PRT, CYREG_PRT2_PRT
.set Out_13__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_13__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_13__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_13__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_13__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_13__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_13__PS, CYREG_PRT2_PS
.set Out_13__SHIFT, 0
.set Out_13__SLW, CYREG_PRT2_SLW

/* Out_14 */
.set Out_14__0__MASK, 0x02
.set Out_14__0__PC, CYREG_PRT2_PC1
.set Out_14__0__PORT, 2
.set Out_14__0__SHIFT, 1
.set Out_14__AG, CYREG_PRT2_AG
.set Out_14__AMUX, CYREG_PRT2_AMUX
.set Out_14__BIE, CYREG_PRT2_BIE
.set Out_14__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_14__BYP, CYREG_PRT2_BYP
.set Out_14__CTL, CYREG_PRT2_CTL
.set Out_14__DM0, CYREG_PRT2_DM0
.set Out_14__DM1, CYREG_PRT2_DM1
.set Out_14__DM2, CYREG_PRT2_DM2
.set Out_14__DR, CYREG_PRT2_DR
.set Out_14__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_14__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_14__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_14__MASK, 0x02
.set Out_14__PORT, 2
.set Out_14__PRT, CYREG_PRT2_PRT
.set Out_14__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_14__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_14__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_14__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_14__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_14__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_14__PS, CYREG_PRT2_PS
.set Out_14__SHIFT, 1
.set Out_14__SLW, CYREG_PRT2_SLW

/* Out_15 */
.set Out_15__0__MASK, 0x04
.set Out_15__0__PC, CYREG_PRT2_PC2
.set Out_15__0__PORT, 2
.set Out_15__0__SHIFT, 2
.set Out_15__AG, CYREG_PRT2_AG
.set Out_15__AMUX, CYREG_PRT2_AMUX
.set Out_15__BIE, CYREG_PRT2_BIE
.set Out_15__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_15__BYP, CYREG_PRT2_BYP
.set Out_15__CTL, CYREG_PRT2_CTL
.set Out_15__DM0, CYREG_PRT2_DM0
.set Out_15__DM1, CYREG_PRT2_DM1
.set Out_15__DM2, CYREG_PRT2_DM2
.set Out_15__DR, CYREG_PRT2_DR
.set Out_15__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_15__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_15__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_15__MASK, 0x04
.set Out_15__PORT, 2
.set Out_15__PRT, CYREG_PRT2_PRT
.set Out_15__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_15__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_15__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_15__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_15__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_15__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_15__PS, CYREG_PRT2_PS
.set Out_15__SHIFT, 2
.set Out_15__SLW, CYREG_PRT2_SLW

/* Out_16 */
.set Out_16__0__MASK, 0x08
.set Out_16__0__PC, CYREG_PRT2_PC3
.set Out_16__0__PORT, 2
.set Out_16__0__SHIFT, 3
.set Out_16__AG, CYREG_PRT2_AG
.set Out_16__AMUX, CYREG_PRT2_AMUX
.set Out_16__BIE, CYREG_PRT2_BIE
.set Out_16__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_16__BYP, CYREG_PRT2_BYP
.set Out_16__CTL, CYREG_PRT2_CTL
.set Out_16__DM0, CYREG_PRT2_DM0
.set Out_16__DM1, CYREG_PRT2_DM1
.set Out_16__DM2, CYREG_PRT2_DM2
.set Out_16__DR, CYREG_PRT2_DR
.set Out_16__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_16__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_16__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_16__MASK, 0x08
.set Out_16__PORT, 2
.set Out_16__PRT, CYREG_PRT2_PRT
.set Out_16__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_16__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_16__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_16__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_16__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_16__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_16__PS, CYREG_PRT2_PS
.set Out_16__SHIFT, 3
.set Out_16__SLW, CYREG_PRT2_SLW

/* Out_17 */
.set Out_17__0__MASK, 0x10
.set Out_17__0__PC, CYREG_PRT2_PC4
.set Out_17__0__PORT, 2
.set Out_17__0__SHIFT, 4
.set Out_17__AG, CYREG_PRT2_AG
.set Out_17__AMUX, CYREG_PRT2_AMUX
.set Out_17__BIE, CYREG_PRT2_BIE
.set Out_17__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_17__BYP, CYREG_PRT2_BYP
.set Out_17__CTL, CYREG_PRT2_CTL
.set Out_17__DM0, CYREG_PRT2_DM0
.set Out_17__DM1, CYREG_PRT2_DM1
.set Out_17__DM2, CYREG_PRT2_DM2
.set Out_17__DR, CYREG_PRT2_DR
.set Out_17__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_17__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_17__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_17__MASK, 0x10
.set Out_17__PORT, 2
.set Out_17__PRT, CYREG_PRT2_PRT
.set Out_17__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_17__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_17__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_17__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_17__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_17__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_17__PS, CYREG_PRT2_PS
.set Out_17__SHIFT, 4
.set Out_17__SLW, CYREG_PRT2_SLW

/* Out_18 */
.set Out_18__0__MASK, 0x20
.set Out_18__0__PC, CYREG_PRT2_PC5
.set Out_18__0__PORT, 2
.set Out_18__0__SHIFT, 5
.set Out_18__AG, CYREG_PRT2_AG
.set Out_18__AMUX, CYREG_PRT2_AMUX
.set Out_18__BIE, CYREG_PRT2_BIE
.set Out_18__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_18__BYP, CYREG_PRT2_BYP
.set Out_18__CTL, CYREG_PRT2_CTL
.set Out_18__DM0, CYREG_PRT2_DM0
.set Out_18__DM1, CYREG_PRT2_DM1
.set Out_18__DM2, CYREG_PRT2_DM2
.set Out_18__DR, CYREG_PRT2_DR
.set Out_18__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_18__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_18__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_18__MASK, 0x20
.set Out_18__PORT, 2
.set Out_18__PRT, CYREG_PRT2_PRT
.set Out_18__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_18__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_18__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_18__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_18__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_18__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_18__PS, CYREG_PRT2_PS
.set Out_18__SHIFT, 5
.set Out_18__SLW, CYREG_PRT2_SLW

/* Out_19 */
.set Out_19__0__MASK, 0x40
.set Out_19__0__PC, CYREG_PRT2_PC6
.set Out_19__0__PORT, 2
.set Out_19__0__SHIFT, 6
.set Out_19__AG, CYREG_PRT2_AG
.set Out_19__AMUX, CYREG_PRT2_AMUX
.set Out_19__BIE, CYREG_PRT2_BIE
.set Out_19__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_19__BYP, CYREG_PRT2_BYP
.set Out_19__CTL, CYREG_PRT2_CTL
.set Out_19__DM0, CYREG_PRT2_DM0
.set Out_19__DM1, CYREG_PRT2_DM1
.set Out_19__DM2, CYREG_PRT2_DM2
.set Out_19__DR, CYREG_PRT2_DR
.set Out_19__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_19__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_19__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_19__MASK, 0x40
.set Out_19__PORT, 2
.set Out_19__PRT, CYREG_PRT2_PRT
.set Out_19__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_19__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_19__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_19__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_19__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_19__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_19__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_19__PS, CYREG_PRT2_PS
.set Out_19__SHIFT, 6
.set Out_19__SLW, CYREG_PRT2_SLW

/* Out_20 */
.set Out_20__0__MASK, 0x80
.set Out_20__0__PC, CYREG_PRT2_PC7
.set Out_20__0__PORT, 2
.set Out_20__0__SHIFT, 7
.set Out_20__AG, CYREG_PRT2_AG
.set Out_20__AMUX, CYREG_PRT2_AMUX
.set Out_20__BIE, CYREG_PRT2_BIE
.set Out_20__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Out_20__BYP, CYREG_PRT2_BYP
.set Out_20__CTL, CYREG_PRT2_CTL
.set Out_20__DM0, CYREG_PRT2_DM0
.set Out_20__DM1, CYREG_PRT2_DM1
.set Out_20__DM2, CYREG_PRT2_DM2
.set Out_20__DR, CYREG_PRT2_DR
.set Out_20__INP_DIS, CYREG_PRT2_INP_DIS
.set Out_20__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Out_20__LCD_EN, CYREG_PRT2_LCD_EN
.set Out_20__MASK, 0x80
.set Out_20__PORT, 2
.set Out_20__PRT, CYREG_PRT2_PRT
.set Out_20__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Out_20__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Out_20__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Out_20__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Out_20__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Out_20__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Out_20__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Out_20__PS, CYREG_PRT2_PS
.set Out_20__SHIFT, 7
.set Out_20__SLW, CYREG_PRT2_SLW

/* SPIS_1_BSPIS */
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG, CYREG_B1_UDB10_A0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG, CYREG_B1_UDB10_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG, CYREG_B1_UDB10_D0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG, CYREG_B1_UDB10_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG, CYREG_B1_UDB10_F0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG, CYREG_B1_UDB10_F1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG, CYREG_B1_UDB11_ST

/* SPIS_1_IntClock */
.set SPIS_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIS_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIS_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIS_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_1_IntClock__INDEX, 0x03
.set SPIS_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_1_IntClock__PM_ACT_MSK, 0x08
.set SPIS_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_1_IntClock__PM_STBY_MSK, 0x08

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x04
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x10
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x10

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x02
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x04
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x04

/* IDAC8_1_viDAC8 */
.set IDAC8_1_viDAC8__CR0, CYREG_DAC0_CR0
.set IDAC8_1_viDAC8__CR1, CYREG_DAC0_CR1
.set IDAC8_1_viDAC8__D, CYREG_DAC0_D
.set IDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_1_viDAC8__PM_ACT_MSK, 0x01
.set IDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_1_viDAC8__PM_STBY_MSK, 0x01
.set IDAC8_1_viDAC8__STROBE, CYREG_DAC0_STROBE
.set IDAC8_1_viDAC8__SW0, CYREG_DAC0_SW0
.set IDAC8_1_viDAC8__SW2, CYREG_DAC0_SW2
.set IDAC8_1_viDAC8__SW3, CYREG_DAC0_SW3
.set IDAC8_1_viDAC8__SW4, CYREG_DAC0_SW4
.set IDAC8_1_viDAC8__TR, CYREG_DAC0_TR
.set IDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set IDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set IDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set IDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set IDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set IDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set IDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set IDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set IDAC8_1_viDAC8__TST, CYREG_DAC0_TST

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
.set VDAC8_2_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC8_2_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC8_2_viDAC8__D, CYREG_DAC1_D
.set VDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_2_viDAC8__PM_ACT_MSK, 0x02
.set VDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_2_viDAC8__PM_STBY_MSK, 0x02
.set VDAC8_2_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC8_2_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC8_2_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC8_2_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC8_2_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC8_2_viDAC8__TR, CYREG_DAC1_TR
.set VDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC8_2_viDAC8__TST, CYREG_DAC1_TST

/* SAR_in_1 */
.set SAR_in_1__0__MASK, 0x10
.set SAR_in_1__0__PC, CYREG_IO_PC_PRT15_PC4
.set SAR_in_1__0__PORT, 15
.set SAR_in_1__0__SHIFT, 4
.set SAR_in_1__AG, CYREG_PRT15_AG
.set SAR_in_1__AMUX, CYREG_PRT15_AMUX
.set SAR_in_1__BIE, CYREG_PRT15_BIE
.set SAR_in_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SAR_in_1__BYP, CYREG_PRT15_BYP
.set SAR_in_1__CTL, CYREG_PRT15_CTL
.set SAR_in_1__DM0, CYREG_PRT15_DM0
.set SAR_in_1__DM1, CYREG_PRT15_DM1
.set SAR_in_1__DM2, CYREG_PRT15_DM2
.set SAR_in_1__DR, CYREG_PRT15_DR
.set SAR_in_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SAR_in_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SAR_in_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SAR_in_1__MASK, 0x10
.set SAR_in_1__PORT, 15
.set SAR_in_1__PRT, CYREG_PRT15_PRT
.set SAR_in_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SAR_in_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SAR_in_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SAR_in_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SAR_in_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SAR_in_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SAR_in_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SAR_in_1__PS, CYREG_PRT15_PS
.set SAR_in_1__SHIFT, 4
.set SAR_in_1__SLW, CYREG_PRT15_SLW

/* SAR_in_2 */
.set SAR_in_2__0__MASK, 0x08
.set SAR_in_2__0__PC, CYREG_PRT0_PC3
.set SAR_in_2__0__PORT, 0
.set SAR_in_2__0__SHIFT, 3
.set SAR_in_2__AG, CYREG_PRT0_AG
.set SAR_in_2__AMUX, CYREG_PRT0_AMUX
.set SAR_in_2__BIE, CYREG_PRT0_BIE
.set SAR_in_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SAR_in_2__BYP, CYREG_PRT0_BYP
.set SAR_in_2__CTL, CYREG_PRT0_CTL
.set SAR_in_2__DM0, CYREG_PRT0_DM0
.set SAR_in_2__DM1, CYREG_PRT0_DM1
.set SAR_in_2__DM2, CYREG_PRT0_DM2
.set SAR_in_2__DR, CYREG_PRT0_DR
.set SAR_in_2__INP_DIS, CYREG_PRT0_INP_DIS
.set SAR_in_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SAR_in_2__LCD_EN, CYREG_PRT0_LCD_EN
.set SAR_in_2__MASK, 0x08
.set SAR_in_2__PORT, 0
.set SAR_in_2__PRT, CYREG_PRT0_PRT
.set SAR_in_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SAR_in_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SAR_in_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SAR_in_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SAR_in_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SAR_in_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SAR_in_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SAR_in_2__PS, CYREG_PRT0_PS
.set SAR_in_2__SHIFT, 3
.set SAR_in_2__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__MASK, 0x04
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 2
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x04
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 2
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_2_Bypass */
.set ADC_SAR_2_Bypass__0__MASK, 0x10
.set ADC_SAR_2_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_2_Bypass__0__PORT, 0
.set ADC_SAR_2_Bypass__0__SHIFT, 4
.set ADC_SAR_2_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_2_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_2_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_2_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_2_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_2_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_2_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_2_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_2_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_2_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_2_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_2_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_2_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_2_Bypass__MASK, 0x10
.set ADC_SAR_2_Bypass__PORT, 0
.set ADC_SAR_2_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_2_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_2_Bypass__SHIFT, 4
.set ADC_SAR_2_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
.set ADC_SAR_2_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_2_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_2_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_2_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_2_theACLK__INDEX, 0x00
.set ADC_SAR_2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_2_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_2_theACLK__PM_STBY_MSK, 0x01

/* DELSIG_in */
.set DELSIG_in__0__MASK, 0x20
.set DELSIG_in__0__PC, CYREG_IO_PC_PRT15_PC5
.set DELSIG_in__0__PORT, 15
.set DELSIG_in__0__SHIFT, 5
.set DELSIG_in__AG, CYREG_PRT15_AG
.set DELSIG_in__AMUX, CYREG_PRT15_AMUX
.set DELSIG_in__BIE, CYREG_PRT15_BIE
.set DELSIG_in__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DELSIG_in__BYP, CYREG_PRT15_BYP
.set DELSIG_in__CTL, CYREG_PRT15_CTL
.set DELSIG_in__DM0, CYREG_PRT15_DM0
.set DELSIG_in__DM1, CYREG_PRT15_DM1
.set DELSIG_in__DM2, CYREG_PRT15_DM2
.set DELSIG_in__DR, CYREG_PRT15_DR
.set DELSIG_in__INP_DIS, CYREG_PRT15_INP_DIS
.set DELSIG_in__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DELSIG_in__LCD_EN, CYREG_PRT15_LCD_EN
.set DELSIG_in__MASK, 0x20
.set DELSIG_in__PORT, 15
.set DELSIG_in__PRT, CYREG_PRT15_PRT
.set DELSIG_in__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DELSIG_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DELSIG_in__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DELSIG_in__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DELSIG_in__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DELSIG_in__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DELSIG_in__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DELSIG_in__PS, CYREG_PRT15_PS
.set DELSIG_in__SHIFT, 5
.set DELSIG_in__SLW, CYREG_PRT15_SLW

/* PWM_out_1 */
.set PWM_out_1__0__MASK, 0x01
.set PWM_out_1__0__PC, CYREG_PRT3_PC0
.set PWM_out_1__0__PORT, 3
.set PWM_out_1__0__SHIFT, 0
.set PWM_out_1__AG, CYREG_PRT3_AG
.set PWM_out_1__AMUX, CYREG_PRT3_AMUX
.set PWM_out_1__BIE, CYREG_PRT3_BIE
.set PWM_out_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_1__BYP, CYREG_PRT3_BYP
.set PWM_out_1__CTL, CYREG_PRT3_CTL
.set PWM_out_1__DM0, CYREG_PRT3_DM0
.set PWM_out_1__DM1, CYREG_PRT3_DM1
.set PWM_out_1__DM2, CYREG_PRT3_DM2
.set PWM_out_1__DR, CYREG_PRT3_DR
.set PWM_out_1__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_1__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_1__MASK, 0x01
.set PWM_out_1__PORT, 3
.set PWM_out_1__PRT, CYREG_PRT3_PRT
.set PWM_out_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_1__PS, CYREG_PRT3_PS
.set PWM_out_1__SHIFT, 0
.set PWM_out_1__SLW, CYREG_PRT3_SLW

/* PWM_out_2 */
.set PWM_out_2__0__MASK, 0x02
.set PWM_out_2__0__PC, CYREG_PRT3_PC1
.set PWM_out_2__0__PORT, 3
.set PWM_out_2__0__SHIFT, 1
.set PWM_out_2__AG, CYREG_PRT3_AG
.set PWM_out_2__AMUX, CYREG_PRT3_AMUX
.set PWM_out_2__BIE, CYREG_PRT3_BIE
.set PWM_out_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_2__BYP, CYREG_PRT3_BYP
.set PWM_out_2__CTL, CYREG_PRT3_CTL
.set PWM_out_2__DM0, CYREG_PRT3_DM0
.set PWM_out_2__DM1, CYREG_PRT3_DM1
.set PWM_out_2__DM2, CYREG_PRT3_DM2
.set PWM_out_2__DR, CYREG_PRT3_DR
.set PWM_out_2__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_2__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_2__MASK, 0x02
.set PWM_out_2__PORT, 3
.set PWM_out_2__PRT, CYREG_PRT3_PRT
.set PWM_out_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_2__PS, CYREG_PRT3_PS
.set PWM_out_2__SHIFT, 1
.set PWM_out_2__SLW, CYREG_PRT3_SLW

/* PWM_out_3 */
.set PWM_out_3__0__MASK, 0x04
.set PWM_out_3__0__PC, CYREG_PRT3_PC2
.set PWM_out_3__0__PORT, 3
.set PWM_out_3__0__SHIFT, 2
.set PWM_out_3__AG, CYREG_PRT3_AG
.set PWM_out_3__AMUX, CYREG_PRT3_AMUX
.set PWM_out_3__BIE, CYREG_PRT3_BIE
.set PWM_out_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_3__BYP, CYREG_PRT3_BYP
.set PWM_out_3__CTL, CYREG_PRT3_CTL
.set PWM_out_3__DM0, CYREG_PRT3_DM0
.set PWM_out_3__DM1, CYREG_PRT3_DM1
.set PWM_out_3__DM2, CYREG_PRT3_DM2
.set PWM_out_3__DR, CYREG_PRT3_DR
.set PWM_out_3__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_3__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_3__MASK, 0x04
.set PWM_out_3__PORT, 3
.set PWM_out_3__PRT, CYREG_PRT3_PRT
.set PWM_out_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_3__PS, CYREG_PRT3_PS
.set PWM_out_3__SHIFT, 2
.set PWM_out_3__SLW, CYREG_PRT3_SLW

/* PWM_out_4 */
.set PWM_out_4__0__MASK, 0x08
.set PWM_out_4__0__PC, CYREG_PRT3_PC3
.set PWM_out_4__0__PORT, 3
.set PWM_out_4__0__SHIFT, 3
.set PWM_out_4__AG, CYREG_PRT3_AG
.set PWM_out_4__AMUX, CYREG_PRT3_AMUX
.set PWM_out_4__BIE, CYREG_PRT3_BIE
.set PWM_out_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_4__BYP, CYREG_PRT3_BYP
.set PWM_out_4__CTL, CYREG_PRT3_CTL
.set PWM_out_4__DM0, CYREG_PRT3_DM0
.set PWM_out_4__DM1, CYREG_PRT3_DM1
.set PWM_out_4__DM2, CYREG_PRT3_DM2
.set PWM_out_4__DR, CYREG_PRT3_DR
.set PWM_out_4__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_4__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_4__MASK, 0x08
.set PWM_out_4__PORT, 3
.set PWM_out_4__PRT, CYREG_PRT3_PRT
.set PWM_out_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_4__PS, CYREG_PRT3_PS
.set PWM_out_4__SHIFT, 3
.set PWM_out_4__SLW, CYREG_PRT3_SLW

/* PWM_out_5 */
.set PWM_out_5__0__MASK, 0x10
.set PWM_out_5__0__PC, CYREG_PRT3_PC4
.set PWM_out_5__0__PORT, 3
.set PWM_out_5__0__SHIFT, 4
.set PWM_out_5__AG, CYREG_PRT3_AG
.set PWM_out_5__AMUX, CYREG_PRT3_AMUX
.set PWM_out_5__BIE, CYREG_PRT3_BIE
.set PWM_out_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_5__BYP, CYREG_PRT3_BYP
.set PWM_out_5__CTL, CYREG_PRT3_CTL
.set PWM_out_5__DM0, CYREG_PRT3_DM0
.set PWM_out_5__DM1, CYREG_PRT3_DM1
.set PWM_out_5__DM2, CYREG_PRT3_DM2
.set PWM_out_5__DR, CYREG_PRT3_DR
.set PWM_out_5__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_5__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_5__MASK, 0x10
.set PWM_out_5__PORT, 3
.set PWM_out_5__PRT, CYREG_PRT3_PRT
.set PWM_out_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_5__PS, CYREG_PRT3_PS
.set PWM_out_5__SHIFT, 4
.set PWM_out_5__SLW, CYREG_PRT3_SLW

/* PWM_out_6 */
.set PWM_out_6__0__MASK, 0x20
.set PWM_out_6__0__PC, CYREG_PRT3_PC5
.set PWM_out_6__0__PORT, 3
.set PWM_out_6__0__SHIFT, 5
.set PWM_out_6__AG, CYREG_PRT3_AG
.set PWM_out_6__AMUX, CYREG_PRT3_AMUX
.set PWM_out_6__BIE, CYREG_PRT3_BIE
.set PWM_out_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_6__BYP, CYREG_PRT3_BYP
.set PWM_out_6__CTL, CYREG_PRT3_CTL
.set PWM_out_6__DM0, CYREG_PRT3_DM0
.set PWM_out_6__DM1, CYREG_PRT3_DM1
.set PWM_out_6__DM2, CYREG_PRT3_DM2
.set PWM_out_6__DR, CYREG_PRT3_DR
.set PWM_out_6__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_6__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_6__MASK, 0x20
.set PWM_out_6__PORT, 3
.set PWM_out_6__PRT, CYREG_PRT3_PRT
.set PWM_out_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_6__PS, CYREG_PRT3_PS
.set PWM_out_6__SHIFT, 5
.set PWM_out_6__SLW, CYREG_PRT3_SLW

/* PWM_out_7 */
.set PWM_out_7__0__MASK, 0x40
.set PWM_out_7__0__PC, CYREG_PRT3_PC6
.set PWM_out_7__0__PORT, 3
.set PWM_out_7__0__SHIFT, 6
.set PWM_out_7__AG, CYREG_PRT3_AG
.set PWM_out_7__AMUX, CYREG_PRT3_AMUX
.set PWM_out_7__BIE, CYREG_PRT3_BIE
.set PWM_out_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_7__BYP, CYREG_PRT3_BYP
.set PWM_out_7__CTL, CYREG_PRT3_CTL
.set PWM_out_7__DM0, CYREG_PRT3_DM0
.set PWM_out_7__DM1, CYREG_PRT3_DM1
.set PWM_out_7__DM2, CYREG_PRT3_DM2
.set PWM_out_7__DR, CYREG_PRT3_DR
.set PWM_out_7__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_7__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_7__MASK, 0x40
.set PWM_out_7__PORT, 3
.set PWM_out_7__PRT, CYREG_PRT3_PRT
.set PWM_out_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_7__PS, CYREG_PRT3_PS
.set PWM_out_7__SHIFT, 6
.set PWM_out_7__SLW, CYREG_PRT3_SLW

/* PWM_out_8 */
.set PWM_out_8__0__MASK, 0x80
.set PWM_out_8__0__PC, CYREG_PRT3_PC7
.set PWM_out_8__0__PORT, 3
.set PWM_out_8__0__SHIFT, 7
.set PWM_out_8__AG, CYREG_PRT3_AG
.set PWM_out_8__AMUX, CYREG_PRT3_AMUX
.set PWM_out_8__BIE, CYREG_PRT3_BIE
.set PWM_out_8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_out_8__BYP, CYREG_PRT3_BYP
.set PWM_out_8__CTL, CYREG_PRT3_CTL
.set PWM_out_8__DM0, CYREG_PRT3_DM0
.set PWM_out_8__DM1, CYREG_PRT3_DM1
.set PWM_out_8__DM2, CYREG_PRT3_DM2
.set PWM_out_8__DR, CYREG_PRT3_DR
.set PWM_out_8__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_out_8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_out_8__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_out_8__MASK, 0x80
.set PWM_out_8__PORT, 3
.set PWM_out_8__PRT, CYREG_PRT3_PRT
.set PWM_out_8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_out_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_out_8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_out_8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_out_8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_out_8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_out_8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_out_8__PS, CYREG_PRT3_PS
.set PWM_out_8__SHIFT, 7
.set PWM_out_8__SLW, CYREG_PRT3_SLW

/* IDAC_out_1 */
.set IDAC_out_1__0__MASK, 0x40
.set IDAC_out_1__0__PC, CYREG_PRT0_PC6
.set IDAC_out_1__0__PORT, 0
.set IDAC_out_1__0__SHIFT, 6
.set IDAC_out_1__AG, CYREG_PRT0_AG
.set IDAC_out_1__AMUX, CYREG_PRT0_AMUX
.set IDAC_out_1__BIE, CYREG_PRT0_BIE
.set IDAC_out_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IDAC_out_1__BYP, CYREG_PRT0_BYP
.set IDAC_out_1__CTL, CYREG_PRT0_CTL
.set IDAC_out_1__DM0, CYREG_PRT0_DM0
.set IDAC_out_1__DM1, CYREG_PRT0_DM1
.set IDAC_out_1__DM2, CYREG_PRT0_DM2
.set IDAC_out_1__DR, CYREG_PRT0_DR
.set IDAC_out_1__INP_DIS, CYREG_PRT0_INP_DIS
.set IDAC_out_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IDAC_out_1__LCD_EN, CYREG_PRT0_LCD_EN
.set IDAC_out_1__MASK, 0x40
.set IDAC_out_1__PORT, 0
.set IDAC_out_1__PRT, CYREG_PRT0_PRT
.set IDAC_out_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IDAC_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IDAC_out_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IDAC_out_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IDAC_out_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IDAC_out_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IDAC_out_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IDAC_out_1__PS, CYREG_PRT0_PS
.set IDAC_out_1__SHIFT, 6
.set IDAC_out_1__SLW, CYREG_PRT0_SLW

/* VDAC_out_1 */
.set VDAC_out_1__0__MASK, 0x02
.set VDAC_out_1__0__PC, CYREG_PRT0_PC1
.set VDAC_out_1__0__PORT, 0
.set VDAC_out_1__0__SHIFT, 1
.set VDAC_out_1__AG, CYREG_PRT0_AG
.set VDAC_out_1__AMUX, CYREG_PRT0_AMUX
.set VDAC_out_1__BIE, CYREG_PRT0_BIE
.set VDAC_out_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VDAC_out_1__BYP, CYREG_PRT0_BYP
.set VDAC_out_1__CTL, CYREG_PRT0_CTL
.set VDAC_out_1__DM0, CYREG_PRT0_DM0
.set VDAC_out_1__DM1, CYREG_PRT0_DM1
.set VDAC_out_1__DM2, CYREG_PRT0_DM2
.set VDAC_out_1__DR, CYREG_PRT0_DR
.set VDAC_out_1__INP_DIS, CYREG_PRT0_INP_DIS
.set VDAC_out_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VDAC_out_1__LCD_EN, CYREG_PRT0_LCD_EN
.set VDAC_out_1__MASK, 0x02
.set VDAC_out_1__PORT, 0
.set VDAC_out_1__PRT, CYREG_PRT0_PRT
.set VDAC_out_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VDAC_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VDAC_out_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VDAC_out_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VDAC_out_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VDAC_out_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VDAC_out_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VDAC_out_1__PS, CYREG_PRT0_PS
.set VDAC_out_1__SHIFT, 1
.set VDAC_out_1__SLW, CYREG_PRT0_SLW

/* VDAC_out_2 */
.set VDAC_out_2__0__MASK, 0x20
.set VDAC_out_2__0__PC, CYREG_PRT0_PC5
.set VDAC_out_2__0__PORT, 0
.set VDAC_out_2__0__SHIFT, 5
.set VDAC_out_2__AG, CYREG_PRT0_AG
.set VDAC_out_2__AMUX, CYREG_PRT0_AMUX
.set VDAC_out_2__BIE, CYREG_PRT0_BIE
.set VDAC_out_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VDAC_out_2__BYP, CYREG_PRT0_BYP
.set VDAC_out_2__CTL, CYREG_PRT0_CTL
.set VDAC_out_2__DM0, CYREG_PRT0_DM0
.set VDAC_out_2__DM1, CYREG_PRT0_DM1
.set VDAC_out_2__DM2, CYREG_PRT0_DM2
.set VDAC_out_2__DR, CYREG_PRT0_DR
.set VDAC_out_2__INP_DIS, CYREG_PRT0_INP_DIS
.set VDAC_out_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VDAC_out_2__LCD_EN, CYREG_PRT0_LCD_EN
.set VDAC_out_2__MASK, 0x20
.set VDAC_out_2__PORT, 0
.set VDAC_out_2__PRT, CYREG_PRT0_PRT
.set VDAC_out_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VDAC_out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VDAC_out_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VDAC_out_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VDAC_out_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VDAC_out_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VDAC_out_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VDAC_out_2__PS, CYREG_PRT0_PS
.set VDAC_out_2__SHIFT, 5
.set VDAC_out_2__SLW, CYREG_PRT0_SLW

/* WaveDAC8_1_BuffAmp_ABuf */
.set WaveDAC8_1_BuffAmp_ABuf__CR, CYREG_OPAMP2_CR
.set WaveDAC8_1_BuffAmp_ABuf__MX, CYREG_OPAMP2_MX
.set WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set WaveDAC8_1_BuffAmp_ABuf__SW, CYREG_OPAMP2_SW
.set WaveDAC8_1_BuffAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set WaveDAC8_1_BuffAmp_ABuf__TR1, CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC2_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_1_Wave2_DMA */
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* WaveDAC_clk */
.set WaveDAC_clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set WaveDAC_clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set WaveDAC_clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set WaveDAC_clk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC_clk__INDEX, 0x00
.set WaveDAC_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC_clk__PM_ACT_MSK, 0x01
.set WaveDAC_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC_clk__PM_STBY_MSK, 0x01

/* WaveDAC_out */
.set WaveDAC_out__0__MASK, 0x01
.set WaveDAC_out__0__PC, CYREG_PRT0_PC0
.set WaveDAC_out__0__PORT, 0
.set WaveDAC_out__0__SHIFT, 0
.set WaveDAC_out__AG, CYREG_PRT0_AG
.set WaveDAC_out__AMUX, CYREG_PRT0_AMUX
.set WaveDAC_out__BIE, CYREG_PRT0_BIE
.set WaveDAC_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WaveDAC_out__BYP, CYREG_PRT0_BYP
.set WaveDAC_out__CTL, CYREG_PRT0_CTL
.set WaveDAC_out__DM0, CYREG_PRT0_DM0
.set WaveDAC_out__DM1, CYREG_PRT0_DM1
.set WaveDAC_out__DM2, CYREG_PRT0_DM2
.set WaveDAC_out__DR, CYREG_PRT0_DR
.set WaveDAC_out__INP_DIS, CYREG_PRT0_INP_DIS
.set WaveDAC_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WaveDAC_out__LCD_EN, CYREG_PRT0_LCD_EN
.set WaveDAC_out__MASK, 0x01
.set WaveDAC_out__PORT, 0
.set WaveDAC_out__PRT, CYREG_PRT0_PRT
.set WaveDAC_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WaveDAC_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WaveDAC_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WaveDAC_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WaveDAC_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WaveDAC_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WaveDAC_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WaveDAC_out__PS, CYREG_PRT0_PS
.set WaveDAC_out__SHIFT, 0
.set WaveDAC_out__SLW, CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG2_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG2_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG2_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG2_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x02
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x04
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x04

/* Status_Reg_1 */
.set Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_1_sts_sts_reg__0__POS, 0
.set Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_1_sts_sts_reg__1__POS, 1
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Status_Reg_1_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_1_sts_sts_reg__2__POS, 2
.set Status_Reg_1_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_1_sts_sts_reg__3__POS, 3
.set Status_Reg_1_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_1_sts_sts_reg__4__POS, 4
.set Status_Reg_1_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_1_sts_sts_reg__5__POS, 5
.set Status_Reg_1_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_1_sts_sts_reg__6__POS, 6
.set Status_Reg_1_sts_sts_reg__MASK, 0x7F
.set Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB05_MSK
.set Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Status_Reg_1_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB05_ST

/* Status_Reg_2 */
.set Status_Reg_2_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_2_sts_sts_reg__0__POS, 0
.set Status_Reg_2_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_2_sts_sts_reg__1__POS, 1
.set Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Status_Reg_2_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_2_sts_sts_reg__2__POS, 2
.set Status_Reg_2_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_2_sts_sts_reg__3__POS, 3
.set Status_Reg_2_sts_sts_reg__MASK, 0x0F
.set Status_Reg_2_sts_sts_reg__MASK_REG, CYREG_B1_UDB09_MSK
.set Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Status_Reg_2_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Status_Reg_2_sts_sts_reg__STATUS_REG, CYREG_B1_UDB09_ST

/* Status_Reg_3 */
.set Status_Reg_3_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_3_sts_sts_reg__0__POS, 0
.set Status_Reg_3_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_3_sts_sts_reg__1__POS, 1
.set Status_Reg_3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Status_Reg_3_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Status_Reg_3_sts_sts_reg__2__MASK, 0x04
.set Status_Reg_3_sts_sts_reg__2__POS, 2
.set Status_Reg_3_sts_sts_reg__3__MASK, 0x08
.set Status_Reg_3_sts_sts_reg__3__POS, 3
.set Status_Reg_3_sts_sts_reg__4__MASK, 0x10
.set Status_Reg_3_sts_sts_reg__4__POS, 4
.set Status_Reg_3_sts_sts_reg__5__MASK, 0x20
.set Status_Reg_3_sts_sts_reg__5__POS, 5
.set Status_Reg_3_sts_sts_reg__6__MASK, 0x40
.set Status_Reg_3_sts_sts_reg__6__POS, 6
.set Status_Reg_3_sts_sts_reg__7__MASK, 0x80
.set Status_Reg_3_sts_sts_reg__7__POS, 7
.set Status_Reg_3_sts_sts_reg__MASK, 0xFF
.set Status_Reg_3_sts_sts_reg__MASK_REG, CYREG_B0_UDB13_MSK
.set Status_Reg_3_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Status_Reg_3_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Status_Reg_3_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Status_Reg_3_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set Status_Reg_3_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set Status_Reg_3_sts_sts_reg__STATUS_REG, CYREG_B0_UDB13_ST

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_1_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_1_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_1_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_1_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_1_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_1_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_1_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_2_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Control_Reg_2_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_2_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_2_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_2_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x0F
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* Control_Reg_3 */
.set Control_Reg_3_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_3_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_3_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_3_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Reg_3_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_3_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_3_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_3_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_3_Sync_ctrl_reg__4__MASK, 0x10
.set Control_Reg_3_Sync_ctrl_reg__4__POS, 4
.set Control_Reg_3_Sync_ctrl_reg__5__MASK, 0x20
.set Control_Reg_3_Sync_ctrl_reg__5__POS, 5
.set Control_Reg_3_Sync_ctrl_reg__6__MASK, 0x40
.set Control_Reg_3_Sync_ctrl_reg__6__POS, 6
.set Control_Reg_3_Sync_ctrl_reg__7__MASK, 0x80
.set Control_Reg_3_Sync_ctrl_reg__7__POS, 7
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Reg_3_Sync_ctrl_reg__MASK, 0xFF
.set Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Reg_3_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 1
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
