hmLoadTopic({
hmKeywords:"addQ,advancePC,cmpEqQ,cmpLeQ,cmpLtQ,ExceptionFactory_inl,extractFunction,extractOpcode,extractRA,extractRB,extractRC,isBranchFormat,isMemoryFormat,isOperateFormat,memoryBarrier,mulQ,PendingEvent,raiseOpcodeFault,raiseTrap,setPC,signExtend16,signExtend32,signExtend8,subQ,syncMemoryBarrier,zeroExtend16,zeroExtend32,zeroExtend8",
hmTitle:"CoreLib",
hmDescription:"Function Description Usage  addQ Signed quadword addition with overflow tracking Integer execution, EBox  advancePC Advance PC by fixed or specified offset CPU core, pi",
hmPrevLink:"",
hmNextLink:"",
hmParentLink:"appendix---trait-examples.html",
hmBreadCrumbs:"",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Appendix > Appendix I â€“ Glossary and Acronyms",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">CoreLib<\/span><\/h1>\n\r",
hmBody:"<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0; border-collapse:collapse;\">\n\r<thead>\n\r<tr>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><br \/>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Function<\/strong><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Description<\/strong><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><strong style=\"font-weight: bold;\">Usage<\/strong><\/p>\n\r<\/th>\n\r<\/tr>\n\r<\/thead>\n\r<tbody>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">addQ<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Signed quadword addition with overflow tracking<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Integer execution, EBox<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">advancePC<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Advance PC by fixed or specified offset<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">CPU core, pipeline control<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">cmpEqQ<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Quadword equality comparison<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Integer compare instructions<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">cmpLeQ<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Signed quadword less-or-equal comparison<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Integer compare instructions<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">cmpLtQ<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Signed quadword less-than comparison<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Integer compare instructions<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">extractFunction<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Extract function field from instruction word<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction decode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">extractOpcode<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Extract opcode field from instruction word<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction decode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">extractRA<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Extract RA register field from instruction word<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction decode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">extractRB<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Extract RB register field from instruction word<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction decode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">extractRC<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Extract RC register field from instruction word<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction decode<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">isBranchFormat<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Test whether instruction is branch format<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction classification<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">isMemoryFormat<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Test whether instruction is memory format<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction classification<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">isOperateFormat<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Test whether instruction is operate format<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Instruction classification<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">memoryBarrier<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Enforce Alpha memory ordering semantics<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SMP, memory system<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">mulQ<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Signed quadword multiplication with status reporting<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Integer execution, EBox<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">raiseOpcodeFault<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Raise illegal or reserved opcode fault<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Exception handling<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">raiseTrap<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Raise architectural trap with associated fault state<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Exception handling<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">setPC<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Set program counter to specified value<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">CPU core, control flow<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">signExtend16<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Alpha ISA sign-extension for 16-bit values<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Core arithmetic, instruction execution<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">signExtend32<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Alpha ISA sign-extension for 32-bit values<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Core arithmetic, instruction execution<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">signExtend8<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Alpha ISA sign-extension for 8-bit values<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Core arithmetic, instruction execution<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">subQ<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Signed quadword subtraction with overflow tracking<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Integer execution, EBox<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">syncMemoryBarrier<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Synchronize outstanding memory operations<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">SMP, memory system<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">zeroExtend16<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Zero-extension for halfword-sized values<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Core arithmetic, decode helpers<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">zeroExtend32<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Zero-extension for word-sized values<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Core arithmetic, decode helpers<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">zeroExtend8<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Zero-extension for byte-sized values<\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Core arithmetic, decode helpers<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeITBMissEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">@brief Create ITB miss event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of instruction&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">fetch<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">ExceptionFactory_inl<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeITBAccessViolationEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">\/**<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create ITB access violation event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of instruction fetch<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;*\/<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">ExceptionFactory_inl<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeDTBMissSingleEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">\/**<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create DTB miss event (single-level page table)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of data access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param isWrite True if write access, false if&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">read<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">ExceptionFactory_inl<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #880000; background-color: #ffffff;\">makeDTBMissDouble3Event<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">\/**<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create DTB miss event (3-level page table)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of data access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param isWrite True if write access, false if read<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">ExceptionFactory_inl<\/span><\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeDTBMissDouble4Event<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create DTB miss event (4-level page table)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of data access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param isWrite True if write access, false if read<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeDTBAccessViolationEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create DTB access violation event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of data access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param isWrite True if write access, false if read<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeDTBAccessViolationEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">\/**<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create DTB access violation event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of data access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param isWrite True if write access, false if read<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeDTBFaultEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create DTB fault event (FOE\/FOR\/FOW\/sign check)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of data access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param isWrite True if write access, false if read<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultType Specific fault type (FOE\/FOR\/FOW\/etc)<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeUnalignedEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create unaligned access event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultVA Virtual address of unaligned access<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param isWrite True if write access, false if read<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeIllegalOpcodeEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create illegal opcode event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of illegal instruction<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param instruction Illegal instruction word<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><br \/>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeFENEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create floating-point disabled event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of FP instruction<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeArithmeticEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create arithmetic trap event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of arithmetic instruction<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param excSumBits FP exception summary bits from FPCR<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeMTFPCREvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create MT_FPCR trap event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of MT_FPCR instruction<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeCallPalEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create CALL_PAL event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of CALL_PAL instruction<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param palFunction PAL function code from instruction [7:0]<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeBreakpointEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create breakpoint event (BPT - CALL_PAL 0x80)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of BPT instruction<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeBugcheckEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create bugcheck event (BUGCHECK - CALL_PAL 0x81)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of BUGCHECK instruction<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #880000; background-color: #ffffff;\">makeSoftwareTrapEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create software trap event (GENTRAP - CALL_PAL 0xAA)<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param faultPC PC of GENTRAP instruction<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param trapCode Software trap code (stored in R16 typically)<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeInterruptEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create interrupt event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param hwVector Hardware interrupt&nbsp;<\/span><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #e0ffff;\">vector<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param hwIPL Hardware IPL<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeMachineCheckEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create machine check event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param reason Machine check reason code<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param errorAddr Address associated with machine check<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">PendingEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #0000ff; background-color: #ffffff;\">makeResetEvent<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @brief Create reset\/wakeup event<\/span><\/p>\n\r<p class=\"p_Normal\"><span style=\"font-size: 0.82rem; font-family: \'Cascadia Mono\'; color: #008000; background-color: #ffffff;\">&nbsp;* @param cpuId CPU that raised exception<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">ExceptionFactory_inl<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/tbody>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r"
})
