INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:25:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 buffer207/fifo/Memory_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer126/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.775ns (15.202%)  route 4.323ns (84.798%))
  Logic Levels:           11  (LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2287, unset)         0.508     0.508    buffer207/fifo/clk
                         FDRE                                         r  buffer207/fifo/Memory_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer207/fifo/Memory_reg[0][1]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer207/fifo/fifo_out_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 f  buffer207/fifo/Memory[2][0]_i_4/O
                         net (fo=3, unplaced)         0.395     1.664    buffer207/fifo/Memory[2][0]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.707 f  buffer207/fifo/Memory[2][0]_i_2__11/O
                         net (fo=40, unplaced)        0.321     2.028    buffer213/fifo/Memory_reg[0][0]_2
                         LUT6 (Prop_lut6_I1_O)        0.043     2.071 r  buffer213/fifo/memEnd_valid_i_4__2/O
                         net (fo=11, unplaced)        0.268     2.339    control_merge10/tehb/control/outputValid_i_4__4_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.382 f  control_merge10/tehb/control/fullReg_i_5__4/O
                         net (fo=6, unplaced)         0.276     2.658    control_merge10/fork_valid/generateBlocks[0].regblock/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I1_O)        0.043     2.701 f  control_merge10/fork_valid/generateBlocks[0].regblock/G_storeEn_INST_0_i_11/O
                         net (fo=1, unplaced)         0.377     3.078    control_merge10/fork_valid/generateBlocks[0].regblock/G_storeEn_INST_0_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.121 f  control_merge10/fork_valid/generateBlocks[0].regblock/G_storeEn_INST_0_i_5/O
                         net (fo=2, unplaced)         0.388     3.509    fork73/control/generateBlocks[1].regblock/store_complete_reg[1]_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.552 f  fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_2/O
                         net (fo=49, unplaced)        0.326     3.878    buffer185/fifo/store5_dataToMem_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     3.921 f  buffer185/fifo/join_inputs/Head[0]_i_2__4/O
                         net (fo=5, unplaced)         0.272     4.193    fork83/control/generateBlocks[4].regblock/buffer202_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     4.236 r  fork83/control/generateBlocks[4].regblock/transmitValue_i_2__11/O
                         net (fo=2, unplaced)         0.716     4.952    fork83/control/generateBlocks[5].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     4.995 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_3__4/O
                         net (fo=13, unplaced)        0.294     5.289    buffer126/control/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     5.332 r  buffer126/control/dataReg[4]_i_1__6/O
                         net (fo=5, unplaced)         0.274     5.606    buffer126/regEnable
                         FDRE                                         r  buffer126/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2287, unset)         0.483     9.683    buffer126/clk
                         FDRE                                         r  buffer126/dataReg_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    buffer126/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  3.849    




