name: PWR
description: PWR Address block
groupName: PWR
registers:
  - name: PWR_CR1
    displayName: PWR_CR1
    description: PWR control register 1
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPMS
        description: "These bits select the low-power mode entered when the CPU enters\
          \ the Deepsleep mode.\n000: Stop 0 mode\n001: Stop 1 mode\n010: Stop 2 mode\n\
          011: Stop 3 mode\n100-101: Standby mode\n110-111: Shutdown mode"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Stop 0 mode
            value: 0
          - name: B_0x1
            description: Stop 1 mode
            value: 1
          - name: B_0x2
            description: Stop 2 mode
            value: 2
          - name: B_0x3
            description: Stop 3 mode
            value: 3
          - name: B_0x4
            description: Standby mode
            value: 4
          - name: B_0x5
            description: Standby mode
            value: 5
          - name: B_0x6
            description: Shutdown mode
            value: 6
          - name: B_0x7
            description: Shutdown mode
            value: 7
      - name: RRSB1
        description: "This bit is used to keep the SRAM2 page 1 content in Standby\
          \ mode. The SRAM2 page 1 corresponds to the first 8 Kbytes of the SRAM2\
          \ \n(from SRAM2 base address to SRAM2 base address + 0x1FFF).\n0: SRAM2\
          \ page1 content not retained in Standby mode\n1: SRAM2 page1 content retained\
          \ in Standby mode\nNote: This bit has no effect in Shutdown mode."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 page1 content not retained in Standby mode
            value: 0
          - name: B_0x1
            description: SRAM2 page1 content retained in Standby mode
            value: 1
      - name: RRSB2
        description: "This bit is used to keep the SRAM2 page 2 content in Standby\
          \ mode. The SRAM2 page 2 corresponds to the 24 Kbytes of the SRAM2\n(from\
          \ SRAM2 base address + 0x2000 to SRAM2 base address + 0x7FFF).\n0: SRAM2\
          \ page2 content not retained in Standby mode\n1: SRAM2 page2 content retained\
          \ in Standby mode\nNote: This bit has no effect in Shutdown mode."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 page2 content not retained in Standby mode
            value: 0
          - name: B_0x1
            description: SRAM2 page2 content retained in Standby mode
            value: 1
      - name: RRSB3
        description: "This bit is used to keep the SRAM2 page 3 content in Standby\
          \ mode. The SRAM2 page 3 corresponds to the last 32 Kbytes of the SRAM2\n\
          (from SRAM2 base address + 0x8000 to SRAM2 base address + 0xFFFF).\n0: SRAM2\
          \ page3 content not retained in Standby mode\n1: SRAM2 page3 content retained\
          \ in Standby mode\nNote: This bit has no effect in Shutdown mode."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 page3 content not retained in Standby mode
            value: 0
          - name: B_0x1
            description: SRAM2 page3 content retained in Standby mode
            value: 1
      - name: ULPMEN
        description: "This bit is used to reduce the consumption by configuring the\
          \ BOR in discontinuous mode.  This bit has effect only when the BOR level\
          \ 0 is selected and when the device is in Standby mode. This bit must be\
          \ set to reach the lowest power consumption in Standby mode.\n0: BOR level\
          \ 0 operating in continuous (normal) mode in Standby mode\n1: BOR level\
          \ 0 operating in discontinuous (ultra-low power) mode in Standby mode"
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BOR level 0 operating in continuous (normal) mode in Standby
              mode
            value: 0
          - name: B_0x1
            description: BOR level 0 operating in discontinuous (ultra-low power)
              mode in Standby mode
            value: 1
      - name: SRAM1PD
        description: "This bit is used to reduce the consumption by powering off the\
          \ SRAM1.\n0: SRAM1 powered on\n1: SRAM1 powered off\nNote: When this bit\
          \ is cleared to 0, wait for more than 1.6us before accessing the SRAM."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 powered on
            value: 0
          - name: B_0x1
            description: SRAM1 powered off
            value: 1
      - name: SRAM2PD
        description: "This bit is used to reduce the consumption by powering off the\
          \ SRAM2.\n0: SRAM2 powered on\n1: SRAM2 powered off\nNote: When this bit\
          \ is cleared to 0, wait for more than 1.6us before accessing the SRAM."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 powered on
            value: 0
          - name: B_0x1
            description: SRAM2 powered off
            value: 1
  - name: PWR_CR2
    displayName: PWR_CR2
    description: PWR control register 2
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SRAM1PDS1
        description: "None\n0: SRAM1 page 1 content retained in Stop modes\n1: SRAM1\
          \ page 1 content lost in Stop modes\nNote: Page 1 to 2 size is 16 kBytes.\
          \ Page 3 to 7 size is 32 kBytes."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 page 1 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM1 page 1 content lost in Stop modes
            value: 1
      - name: SRAM1PDS2
        description: "None\n0: SRAM1 page 2 content retained in Stop modes\n1: SRAM1\
          \ page 2 content lost in Stop modes\nNote: Page 1 to 2 size is 16 kBytes.\
          \ Page 3 to 7 size is 32 kBytes."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 page 2 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM1 page 2 content lost in Stop modes
            value: 1
      - name: SRAM1PDS3
        description: "None\n0: SRAM1 page 3 content retained in Stop modes\n1: SRAM1\
          \ page 3 content lost in Stop modes\nNote: Page 1 to 2 size is 16 kBytes.\
          \ Page 3 to 7 size is 32 kBytes."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 page 3 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM1 page 3 content lost in Stop modes
            value: 1
      - name: SRAM1PDS4
        description: "None\n0: SRAM1 page 4 content retained in Stop modes\n1: SRAM1\
          \ page 4 content lost in Stop modes\nNote: Page 1 to 2 size is 16 kBytes.\
          \ Page 3 to 7 size is 32 kBytes."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 page 4 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM1 page 4 content lost in Stop modes
            value: 1
      - name: SRAM1PDS5
        description: "None\n0: SRAM1 page 5 content retained in Stop modes\n1: SRAM1\
          \ page 5 content lost in Stop modes\nNote: Page 1 to 2 size is 16 kBytes.\
          \ Page 3 to 7 size is 32 kBytes."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 page 5 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM1 page 5 content lost in Stop modes
            value: 1
      - name: SRAM1PDS6
        description: "None\n0: SRAM1 page 6 content retained in Stop modes\n1: SRAM1\
          \ page 6 content lost in Stop modes\nNote: Page 1 to 2 size is 16 kBytes.\
          \ Page 3 to 7 size is 32 kBytes."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 page 6 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM1 page 6 content lost in Stop modes
            value: 1
      - name: SRAM1PDS7
        description: "None\n0: SRAM1 page 7 content retained in Stop modes\n1: SRAM1\
          \ page 7 content lost in Stop modes\nNote: Page 1 to 2 size is 16 kBytes.\
          \ Page 3 to 7 size is 32 kBytes."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM1 page 7 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM1 page 7 content lost in Stop modes
            value: 1
      - name: SRAM2PDS1
        description: "None\n0: SRAM2 page 1 content retained in Stop modes\n1: SRAM2\
          \ page 1 content lost in Stop modes"
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 page 1 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM2 page 1 content lost in Stop modes
            value: 1
      - name: SRAM2PDS2
        description: "None\n0: SRAM2 page 2 content retained in Stop modes\n1: SRAM2\
          \ page 2 content lost in Stop modes"
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 page 2 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM2 page 2 content lost in Stop modes
            value: 1
      - name: SRAM2PDS3
        description: "None\n0: SRAM2 page 3 content retained in Stop modes\n1: SRAM2\
          \ page 3 content lost in Stop modes"
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAM2 page 3 content retained in Stop modes
            value: 0
          - name: B_0x1
            description: SRAM2 page 3 content lost in Stop modes
            value: 1
      - name: ICRAMPDS
        description: "None\n0: ICACHE SRAM content retained in Stop modes\n1: ICACHE\
          \ SRAM content lost in Stop modes"
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ICACHE SRAM content retained in Stop modes
            value: 0
          - name: B_0x1
            description: ICACHE SRAM content lost in Stop modes
            value: 1
      - name: PRAMPDS
        description: "None\n0: FDCAN and USB peripherals SRAM content retained in\
          \ Stop modes\n1: FDCAN and USB peripherals SRAM content lost in Stop modes"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN and USB peripherals SRAM content retained in Stop modes
            value: 0
          - name: B_0x1
            description: FDCAN and USB peripherals SRAM content lost in Stop modes
            value: 1
      - name: PKARAMPDS
        description: "None\n0: PKA SRAM content retained in Stop modes\n1: PKA SRAM\
          \ content lost in Stop modes"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA SRAM content retained in Stop modes
            value: 0
          - name: B_0x1
            description: PKA SRAM content lost in Stop modes
            value: 1
      - name: SRAMFWU
        description: "This bit is used to obtain the best trade-off between low-power\
          \ consumption and wakeup time. SRAMs wakeup time increases the wakeup time\
          \ when exiting Stop 0 and 1  modes,\nand also increases the GPDMA1 access\
          \ time to SRAMs during Stop modes.\n0: SRAMs enters low-power mode in Stop\
          \ 0 and Stop 1  modes (source biasing for lower-power consumption). \n1:\
          \ SRAMs remains in normal mode in Stop 0 and Stop 1 modes (higher consumption\
          \ but no SRAM wakeup time). \nNote: in case one or several SRAMs are configured\
          \ to be in power-down in Stop mode, setting SRAMFWU bit has no effect."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRAMs enters low-power mode in Stop 0 and Stop 1  modes (source
              biasing for lower-power consumption).
            value: 0
          - name: B_0x1
            description: SRAMs remains in normal mode in Stop 0 and Stop 1 modes (higher
              consumption but no SRAM wakeup time).
            value: 1
      - name: FLASHFWU
        description: "This bit is used to obtain the best trade-off between low-power\
          \ consumption and wakeup time when exiting the Stop 0 or Stop 1 modes.\n\
          When this bit is set, the Flash memory remains in normal mode in Stop 0\
          \ and Stop 1 modes, which offers a faster startup time with higher consumption.\n\
          0: Flash memory enters low-power mode in Stop 0 and Stop 1 modes (lower-power\
          \ consumption).\n1: Flash memory remains in normal mode in Stop 0 and Stop\
          \ 1 modes (faster wakeup time)."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Flash memory enters low-power mode in Stop 0 and Stop 1 modes
              (lower-power consumption).
            value: 0
          - name: B_0x1
            description: Flash memory remains in normal mode in Stop 0 and Stop 1
              modes (faster wakeup time).
            value: 1
  - name: PWR_CR3
    displayName: PWR_CR3
    description: PWR control register 3
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REGSEL
        description: "None\n0: LDO selected\n1: SMPS selected\nNote: REGSEL is reserved\
          \ and must be kept at reset value in packages without SMPS."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LDO selected
            value: 0
          - name: B_0x1
            description: SMPS selected
            value: 1
      - name: FSTEN
        description: "None\n0: LDO/SMPS fast startup disabled (limited inrush current)\n\
          1: LDO/SMPS fast startup enabled"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LDO/SMPS fast startup disabled (limited inrush current)
            value: 0
          - name: B_0x1
            description: LDO/SMPS fast startup enabled
            value: 1
  - name: PWR_VOSR
    displayName: PWR_VOSR
    description: PWR voltage scaling register
    addressOffset: 12
    size: 32
    resetValue: 131074
    resetMask: 4294967295
    fields:
      - name: R1EN
        description: "This field is protected against non-secure access when SYSCLKSEC=1\
          \ in RCC_SECCFGR. It is protected against unprivileged access when SYSCLKSEC=1\
          \ in RCC_SECCFGR and SPRIV=1 in PWR_PRIVCFGR, or when SYSCLKSEC=0 and NSPRIV=1.\n\
          0: Voltage scaling range 1 disabled\n1: Voltage scaling range 1 enabled\n\
          Note: R1EN and R2EN must be at opposite value. Any attempt to write R1EN\
          \ and R2EN to same value is ignored. Modifying R1EN and R2EN is possible\
          \ only when current range is ready (R1RDY=R1EN and R2RDY=R2EN)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Voltage scaling range 1 disabled
            value: 0
          - name: B_0x1
            description: Voltage scaling range 1 enabled
            value: 1
      - name: R2EN
        description: "This field is protected against non-secure access when SYSCLKSEC=1\
          \ in RCC_SECCFGR. It is protected against unprivileged access when SYSCLKSEC=1\
          \ in RCC_SECCFGR and SPRIV=1 in PWR_PRIVCFGR, or when SYSCLKSEC=0 and NSPRIV=1.\n\
          0: Voltage scaling range 2 disabled\n1: Voltage scaling range 2 enabled\n\
          Note: R1EN and R2EN must be at opposite value. Any attempt to write R1EN\
          \ and R2EN to same value is ignored. Modifying R1EN and R2EN is possible\
          \ only when current range is ready (R1RDY=R1EN and R2RDY=R2EN)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Voltage scaling range 2 disabled
            value: 0
          - name: B_0x1
            description: Voltage scaling range 2 enabled
            value: 1
      - name: BOOSTEN
        description: "This bit is protected against non-secure access when SYSCLKSEC=1\
          \ in RCC_SECCFGR. It is protected against unprivileged access when SYSCLKSEC=1\
          \ in RCC_SECCFGR and SPRIV=1 in PWR_PRIVCFGR, or when SYSCLKSEC=0 and NSPRIV=1.\n\
          This bit must be set in Range 1, and before increasing the system clock\
          \ frequency above 24 MHz in Range 2. The booster clock must be configured\
          \ before setting this bit, and must not be disabled as long as the booster\
          \ is enabled.\n0: Booster disabled\n1: Booster enabled"
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Booster disabled
            value: 0
          - name: B_0x1
            description: Booster enabled
            value: 1
      - name: R1RDY
        description: "None\n0: Range 1 not ready: voltage level  less than  VOS range\
          \ 1 level\n1: Range 1 ready: voltage level  greater or equal  VOS range\
          \ 1 level\nNote:  R1RDY and R2RDY cannot be set at the same time"
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'Range 1 not ready: voltage level  less than  VOS range 1
              level'
            value: 0
          - name: B_0x1
            description: 'Range 1 ready: voltage level  greater or equal  VOS range
              1 level'
            value: 1
      - name: R2RDY
        description: "None\n0: Range 2 not ready: voltage level  less than  VOS range\
          \ 2 level\n1: Range 2 ready: voltage level  greater or equal  VOS range\
          \ 2 level\nNote:  R1RDY and R2RDY cannot be set at the same time"
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'Range 2 not ready: voltage level  less than  VOS range 2
              level'
            value: 0
          - name: B_0x1
            description: 'Range 2 ready: voltage level  greater or equal  VOS range
              2 level'
            value: 1
      - name: BOOSTRDY
        description: "This bit is set to 1 by hardware when the power booster startup\
          \ time is reached. The system clock frequency can be switched higher than\
          \ 24 MHz only after this bit is set. Disabling the booster clock when the\
          \ booster is ready is forbidden.\n0: Power booster not ready\n1: Power booster\
          \ ready"
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Power booster not ready
            value: 0
          - name: B_0x1
            description: Power booster ready
            value: 1
  - name: PWR_SVMCR
    displayName: PWR_SVMCR
    description: PWR supply voltage monitoring control register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PVDE
        description: "None\n0: PVD disabled\n1: PVD enabled"
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PVD disabled
            value: 0
          - name: B_0x1
            description: PVD enabled
            value: 1
      - name: PVDLS
        description: "These bits select the voltage threshold detected by the PVD:\n\
          000: VPVD0 around 2.0V\n001: VPVD1 around 2.2V\n010: VPVD2 around 2.4V\n\
          011: VPVD3 around 2.5V\n100: VPVD4 around 2.6V\n101: VPVD5 around 2.8V\n\
          110: VPVD6 around 2.9V\n111: External input analog voltage PVD_IN (compared\
          \ internally to VREFINT)"
        bitOffset: 5
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VPVD0 around 2.0V
            value: 0
          - name: B_0x1
            description: VPVD1 around 2.2V
            value: 1
          - name: B_0x2
            description: VPVD2 around 2.4V
            value: 2
          - name: B_0x3
            description: VPVD3 around 2.5V
            value: 3
          - name: B_0x4
            description: VPVD4 around 2.6V
            value: 4
          - name: B_0x5
            description: VPVD5 around 2.8V
            value: 5
          - name: B_0x6
            description: VPVD6 around 2.9V
            value: 6
          - name: B_0x7
            description: External input analog voltage PVD_IN (compared internally
              to VREFINT)
            value: 7
      - name: UVMEN
        description: "None\n0: VDDUSB voltage monitor disabled\n1: VDDUSB voltage\
          \ monitor enabled"
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDUSB voltage monitor disabled
            value: 0
          - name: B_0x1
            description: VDDUSB voltage monitor enabled
            value: 1
      - name: IO2VMEN
        description: "None\n0: VDDIO2 voltage monitor disabled\n1: VDDIO2 voltage\
          \ monitor enabled"
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIO2 voltage monitor disabled
            value: 0
          - name: B_0x1
            description: VDDIO2 voltage monitor enabled
            value: 1
      - name: AVM1EN
        description: "None\n0: VDDA voltage monitor 1 disabled\n1: VDDA voltage monitor\
          \ 1 enabled"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDA voltage monitor 1 disabled
            value: 0
          - name: B_0x1
            description: VDDA voltage monitor 1 enabled
            value: 1
      - name: AVM2EN
        description: "None\n0: VDDA voltage monitor 2 disabled\n1: VDDA voltage monitor\
          \ 2 enabled"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDA voltage monitor 2 disabled
            value: 0
          - name: B_0x1
            description: VDDA voltage monitor 2 enabled
            value: 1
      - name: USV
        description: "This bit is used to validate the VDDUSB supply for electrical\
          \ and logical isolation purpose.\nSetting this bit is mandatory to use the\
          \ USB  peripheral. If VDDUSB is not always present in the application, the\
          \ VDDUSB voltage monitor can be used to determine whether this supply is\
          \ ready or not.\n0: VDDUSB not present: logical and electrical isolation\
          \ is applied to ignore this supply.\n1: VDDUSB valid"
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'VDDUSB not present: logical and electrical isolation is
              applied to ignore this supply.'
            value: 0
          - name: B_0x1
            description: VDDUSB valid
            value: 1
      - name: IO2SV
        description: "This bit is used to validate the VDDIO2 supply for electrical\
          \ and logical isolation purpose.\nSetting this bit is mandatory to use PG[15:2].\
          \ If VDDIO2 is not always present in the application, the VDDIO2 voltage\
          \ monitor can be used to determine whether this supply is ready or not.\n\
          0: VDDIO2 not present: logical and electrical isolation is applied to ignore\
          \ this supply.\n1: VDDIO2 valid"
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'VDDIO2 not present: logical and electrical isolation is
              applied to ignore this supply.'
            value: 0
          - name: B_0x1
            description: VDDIO2 valid
            value: 1
      - name: ASV
        description: "This bit is used to validate the VDDA supply for electrical\
          \ and logical isolation purpose.\nSetting this bit is mandatory to use the\
          \ analog peripherals. If VDDA is not always present in the application,\
          \ the VDDA voltage monitor can be used to determine whether this supply\
          \ is ready or not.\n0: VDDA not present: logical and electrical isolation\
          \ is applied to ignore this supply.\n1: VDDA valid"
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'VDDA not present: logical and electrical isolation is applied
              to ignore this supply.'
            value: 0
          - name: B_0x1
            description: VDDA valid
            value: 1
  - name: PWR_WUCR1
    displayName: PWR_WUCR1
    description: PWR wakeup control register 1
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WUPEN1
        description: "None\n0: Wakeup line WKUP1 disabled\n1: Wakeup line WKUP1 enabled"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP1 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP1 enabled
            value: 1
      - name: WUPEN2
        description: "None\n0: Wakeup line WKUP2 disabled\n1: Wakeup line WKUP2 enabled"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP2 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP2 enabled
            value: 1
      - name: WUPEN3
        description: "None\n0: Wakeup line WKUP3 disabled\n1: Wakeup line WKUP3 enabled"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP3 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP3 enabled
            value: 1
      - name: WUPEN4
        description: "None\n0: Wakeup line WKUP4 disabled\n1: Wakeup line WKUP4 enabled"
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP4 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP4 enabled
            value: 1
      - name: WUPEN5
        description: "None\n0: Wakeup line WKUP5 disabled\n1: Wakeup line WKUP5 enabled"
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP5 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP5 enabled
            value: 1
      - name: WUPEN6
        description: "None\n0: Wakeup line WKUP6 disabled\n1: Wakeup line WKUP6 enabled"
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP6 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP6 enabled
            value: 1
      - name: WUPEN7
        description: "None\n0: Wakeup line WKUP7 disabled\n1: Wakeup line WKUP7 enabled"
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP7 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP7 enabled
            value: 1
      - name: WUPEN8
        description: "None\n0: Wakeup line WKUP8 disabled\n1: Wakeup line WKUP8 enabled"
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP8 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP8 enabled
            value: 1
      - name: WUPEN9
        description: "None\n0: Wakeup line WKUP9 disabled\n1: Wakeup line WKUP9 enabled"
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP9 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP9 enabled
            value: 1
      - name: WUPEN10
        description: "None\n0: Wakeup line WKUP10 disabled\n1: Wakeup line WKUP10\
          \ enabled"
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Wakeup line WKUP10 disabled
            value: 0
          - name: B_0x1
            description: Wakeup line WKUP10 enabled
            value: 1
  - name: PWR_WUCR2
    displayName: PWR_WUCR2
    description: PWR wakeup control register 2
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WUPP1
        description: "This bit must be configured when WUPEN1 = 0. It has no effect\
          \ when WUSEL1 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WUPP2
        description: "This bit must be configured when WUPEN2 = 0. It has no effect\
          \ when WUSEL2 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WUPP3
        description: "This bit must be configured when WUPEN3 = 0. It has no effect\
          \ when WUSEL3 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WUPP4
        description: "This bit must be configured when WUPEN4 = 0. It has no effect\
          \ when WUSEL4 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WUPP5
        description: "This bit must be configured when WUPEN5 = 0. It has no effect\
          \ when WUSEL5 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WUPP6
        description: "This bit must be configured when WUPEN6 = 0. It has no effect\
          \ when WUSEL6 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WUPP7
        description: "This bit must be configured when WUPEN7 = 0. It has no effect\
          \ when WUSEL7 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WUPP8
        description: "This bit must be configured when WUPEN8 = 0. It has no effect\
          \ when WUSEL8 = 11.\n0: Detection on high level (rising edge)\n1: Detection\
          \ on low level (falling edge)"
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
  - name: PWR_WUCR3
    displayName: PWR_WUCR3
    description: PWR wakeup control register 3
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WUSEL1
        description: "This field must be configured when WUPEN1 = 0.\n00: WKUP1_0\n\
          01: WKUP1_1\n10: WKUP1_2\n11: WKUP1_3"
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP1_0
            value: 0
          - name: B_0x1
            description: WKUP1_1
            value: 1
          - name: B_0x2
            description: WKUP1_2
            value: 2
          - name: B_0x3
            description: WKUP1_3
            value: 3
      - name: WUSEL2
        description: "This field must be configured when WUPEN2 = 0.\n00: WKUP2_0\n\
          01: WKUP2_1\n10: WKUP2_2\n11: WKUP2_3"
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP2_0
            value: 0
          - name: B_0x1
            description: WKUP2_1
            value: 1
          - name: B_0x2
            description: WKUP2_2
            value: 2
          - name: B_0x3
            description: WKUP2_3
            value: 3
      - name: WUSEL3
        description: "This field must be configured when WUPEN3 = 0.\n00: WKUP3_0\n\
          01: WKUP3_1\n10: WKUP3_2\n11: WKUP3_3"
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP3_0
            value: 0
          - name: B_0x1
            description: WKUP3_1
            value: 1
          - name: B_0x2
            description: WKUP3_2
            value: 2
          - name: B_0x3
            description: WKUP3_3
            value: 3
      - name: WUSEL4
        description: "This field must be configured when WUPEN4 = 0.\n00: WKUP4_0\n\
          01: WKUP4_1\n10: WKUP4_2\n11: WKUP4_3"
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP4_0
            value: 0
          - name: B_0x1
            description: WKUP4_1
            value: 1
          - name: B_0x2
            description: WKUP4_2
            value: 2
          - name: B_0x3
            description: WKUP4_3
            value: 3
      - name: WUSEL5
        description: "This field must be configured when WUPEN5 = 0.\n00: WKUP5_0\n\
          01: WKUP5_1\n10: WKUP5_2\n11: WKUP5_3"
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP5_0
            value: 0
          - name: B_0x1
            description: WKUP5_1
            value: 1
          - name: B_0x2
            description: WKUP5_2
            value: 2
          - name: B_0x3
            description: WKUP5_3
            value: 3
      - name: WUSEL6
        description: "This field must be configured when WUPEN6 = 0.\n00: WKUP6_0\n\
          01: WKUP6_1\n10: WKUP6_2\n11: WKUP6_3"
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP6_0
            value: 0
          - name: B_0x1
            description: WKUP6_1
            value: 1
          - name: B_0x2
            description: WKUP6_2
            value: 2
          - name: B_0x3
            description: WKUP6_3
            value: 3
      - name: WUSEL7
        description: "This field must be configured when WUPEN7 = 0.\n00: WKUP7_0\n\
          01: WKUP7_1\n10: WKUP7_2\n11: WKUP7_3"
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP7_0
            value: 0
          - name: B_0x1
            description: WKUP7_1
            value: 1
          - name: B_0x2
            description: WKUP7_2
            value: 2
          - name: B_0x3
            description: WKUP7_3
            value: 3
      - name: WUSEL8
        description: "This field must be configured when WUPEN8 = 0.\n00: WKUP8_0\n\
          01: WKUP8_1\n10: WKUP8_2\n11: WKUP8_3"
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WKUP8_0
            value: 0
          - name: B_0x1
            description: WKUP8_1
            value: 1
          - name: B_0x2
            description: WKUP8_2
            value: 2
          - name: B_0x3
            description: WKUP8_3
            value: 3
  - name: PWR_BDCR
    displayName: PWR_BDCR
    description: PWR Backup domain control register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VBE
        description: "None\n0: VBAT battery charging disabled\n1: VBAT battery charging\
          \ enabled"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VBAT battery charging disabled
            value: 0
          - name: B_0x1
            description: VBAT battery charging enabled
            value: 1
      - name: VBRS
        description: "None\n0: Charge VBAT through a 5 k ohm resistor\n1: Charge VBAT\
          \ through a 1.5 k ohm resistor"
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Charge VBAT through a 5 k ohm resistor
            value: 0
          - name: B_0x1
            description: Charge VBAT through a 1.5 k ohm resistor
            value: 1
  - name: PWR_DBPR
    displayName: PWR_DBPR
    description: PWR disable Backup domain register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBP
        description: "In reset state, all registers and SRAM in Backup domain are\
          \ protected against parasitic write access. This bit must be set to enable\
          \ the write access to these registers.\n0: Write access to Backup domain\
          \ disabled\n1: Write access to Backup domain enabled"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write access to Backup domain disabled
            value: 0
          - name: B_0x1
            description: Write access to Backup domain enabled
            value: 1
  - name: PWR_SECCFGR
    displayName: PWR_SECCFGR
    description: PWR security configuration register
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WUP1SEC
        description: "None\n0: Bits related to the WKUP1 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP1 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP1 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP1 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP2SEC
        description: "None\n0: Bits related to the WKUP2 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP2 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP2 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP2 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP3SEC
        description: "None\n0: Bits related to the WKUP3 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP3 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP3 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP3 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP4SEC
        description: "None\n0: Bits related to the WKUP4 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP4 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP4 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP4 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP5SEC
        description: "None\n0: Bits related to the WKUP5 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP5 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP5 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP5 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP6SEC
        description: "None\n0: Bits related to the WKUP6 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP6 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP6 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP6 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP7SEC
        description: "None\n0: Bits related to the WKUP7 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP7 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP7 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP7 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP8SEC
        description: "None\n0: Bits related to the WKUP8 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP8 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP8 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP8 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP9SEC
        description: "None\n0: Bits related to the WKUP9 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP9 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP9 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP9 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3
              and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: WUP10SEC
        description: "None\n0: Bits related to the WKUP10 line in PWR_WUCR1, PWR_WUCR2,\
          \ PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure\
          \ access.\n1: Bits related to the WKUP10 line in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3\
          \ and PWR_WUSCR can be read and written only with secure access."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bits related to the WKUP10 line in PWR_WUCR1, PWR_WUCR2,
              PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure
              access.
            value: 0
          - name: B_0x1
            description: Bits related to the WKUP10 line in PWR_WUCR1, PWR_WUCR2,
              PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access.
            value: 1
      - name: LPMSEC
        description: "None\n0: PWR_CR1, PWR_CR2 and CSSF in the PWR_SR can be read\
          \ and written with secure or non-secure access.\n1: PWR_CR1, PWR_CR2, and\
          \ CSSF in the PWR_SR can be read and written only with secure access."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR_CR1, PWR_CR2 and CSSF in the PWR_SR can be read and written
              with secure or non-secure access.
            value: 0
          - name: B_0x1
            description: PWR_CR1, PWR_CR2, and CSSF in the PWR_SR can be read and
              written only with secure access.
            value: 1
      - name: VDMSEC
        description: "None\n0: PWR_SVMCR and PWR_CR3 can be read and written with\
          \ secure or non-secure access.\n1: PWR_SVMCR and PWR_CR3 can be read and\
          \ written only with secure access."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR_SVMCR and PWR_CR3 can be read and written with secure
              or non-secure access.
            value: 0
          - name: B_0x1
            description: PWR_SVMCR and PWR_CR3 can be read and written only with secure
              access.
            value: 1
      - name: VBSEC
        description: "None\n0: PWR_BDCR and PWR_DBPR can be read and written with\
          \ secure or non-secure access.\n1: PWR_BDCR and PWR_DBPR can be read and\
          \ written only with secure access."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR_BDCR and PWR_DBPR can be read and written with secure
              or non-secure access.
            value: 0
          - name: B_0x1
            description: PWR_BDCR and PWR_DBPR can be read and written only with secure
              access.
            value: 1
      - name: APCSEC
        description: "None\n0: PWR_APCR can be read and written with secure or non-secure\
          \ access.\n1: PWR_APCR can be read and written only with secure access."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PWR_APCR can be read and written with secure or non-secure
              access.
            value: 0
          - name: B_0x1
            description: PWR_APCR can be read and written only with secure access.
            value: 1
  - name: PWR_PRIVCFGR
    displayName: PWR_PRIVCFGR
    description: PWR privilege control register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SPRIV
        description: "This bit is set and reset by software. It can be written only\
          \ by a secure privileged access.\n0: Read and write to PWR secure functions\
          \ can be done by privileged or unprivileged access.\n1: Read and write to\
          \ PWR secure functions can be done by privileged access only."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read and write to PWR secure functions can be done by privileged
              or unprivileged access.
            value: 0
          - name: B_0x1
            description: Read and write to PWR secure functions can be done by privileged
              access only.
            value: 1
      - name: NSPRIV
        description: "This bit is set and reset by software. It can be written only\
          \ by privileged access, secure or non-secure.\n0: Read and write to PWR\
          \ non-secure functions can be done by privileged or unprivileged access.\n\
          1: Read and write to PWR non-secure functions can be done by privileged\
          \ access only."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read and write to PWR non-secure functions can be done by
              privileged or unprivileged access.
            value: 0
          - name: B_0x1
            description: Read and write to PWR non-secure functions can be done by
              privileged access only.
            value: 1
  - name: PWR_SR
    displayName: PWR_SR
    description: PWR status register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CSSF
        description: "This bit is protected against non-secure access when LPMSEC=1\
          \ in PWR_SECCFGR.\nThis bit is protected against unprivileged access when\
          \ LPMSEC=1 and SPRIV=1 in PWR_PRIVCFGR, or when LPMSEC=0 and NSPRIV=1.\n\
          Writing 1 to this bit clears the STOPF and SBF flags."
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: STOPF
        description: "This bit is set by hardware when the device enters a Stop mode,\
          \ and is cleared by software by writing 1 to the CSSF bit.\n0: The device\
          \ did not enter any Stop mode.\n1: The device entered a Stop mode."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The device did not enter any Stop mode.
            value: 0
          - name: B_0x1
            description: The device entered a Stop mode.
            value: 1
      - name: SBF
        description: "This bit is set by hardware when the device enters the Standby\
          \ mode, and is cleared by writing 1 to the CSSF bit, or by a power-on reset.\
          \ It is not cleared by the system reset.\n0: The device did not enter Standby\
          \ mode.\n1: The device entered Standby mode."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: The device did not enter Standby mode.
            value: 0
          - name: B_0x1
            description: The device entered Standby mode.
            value: 1
  - name: PWR_SVMSR
    displayName: PWR_SVMSR
    description: PWR supply voltage monitoring status register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REGS
        description: "None\n0: LDO selected\n1: SMPS selected"
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LDO selected
            value: 0
          - name: B_0x1
            description: SMPS selected
            value: 1
      - name: PVDO
        description: "None\n0: VDD is equal or above the PVD threshold selected by\
          \ PVDLS[2:0].\n1: VDD is below the PVD threshold selected by PVDLS[2:0]."
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDD is equal or above the PVD threshold selected by PVDLS[2:0].
            value: 0
          - name: B_0x1
            description: VDD is below the PVD threshold selected by PVDLS[2:0].
            value: 1
      - name: VDDUSBRDY
        description: "None\n0: VDDUSB is below the threshold of the VDDUSB voltage\
          \ monitor.\n1: VDDUSB is equal or above the threshold of the VDDUSB voltage\
          \ monitor."
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDUSB is below the threshold of the VDDUSB voltage monitor.
            value: 0
          - name: B_0x1
            description: VDDUSB is equal or above the threshold of the VDDUSB voltage
              monitor.
            value: 1
      - name: VDDIO2RDY
        description: "None\n0: VDDIO2 is below the threshold of the VDDIO2 voltage\
          \ monitor.\n1: VDDIO2 is equal or above the threshold of the VDDIO2 voltage\
          \ monitor."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDIO2 is below the threshold of the VDDIO2 voltage monitor.
            value: 0
          - name: B_0x1
            description: VDDIO2 is equal or above the threshold of the VDDIO2 voltage
              monitor.
            value: 1
      - name: VDDA1RDY
        description: "None\n0: VDDA is below the threshold of the VDDA voltage monitor\
          \ 1 (around 1.6V).\n1: VDDA is equal or above the threshold of the VDDA\
          \ voltage monitor 1 (around 1.6V)."
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDA is below the threshold of the VDDA voltage monitor 1
              (around 1.6V).
            value: 0
          - name: B_0x1
            description: VDDA is equal or above the threshold of the VDDA voltage
              monitor 1 (around 1.6V).
            value: 1
      - name: VDDA2RDY
        description: "None\n0: VDDA is below the threshold of the VDDA voltage monitor\
          \ 2 (around 1.8V).\n1: VDDA is equal or above the threshold of the VDDA\
          \ voltage monitor 2 (around 1.8V)."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDA is below the threshold of the VDDA voltage monitor 2
              (around 1.8V).
            value: 0
          - name: B_0x1
            description: VDDA is equal or above the threshold of the VDDA voltage
              monitor 2 (around 1.8V).
            value: 1
  - name: PWR_WUSR
    displayName: PWR_WUSR
    description: PWR wakeup status register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WUF1
        description: This bit is set when a wakeup event is detected on WKUP1 line.
          This bit is cleared by writing 1 in the CWUF1 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN1=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: WUF2
        description: This bit is set when a wakeup event is detected on WKUP2 line.
          This bit is cleared by writing 1 in the CWUF2 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN2=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: WUF3
        description: This bit is set when a wakeup event is detected on WKUP3 line.
          This bit is cleared by writing 1 in the CWUF3 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN3=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: WUF4
        description: This bit is set when a wakeup event is detected on WKUP4 line.
          This bit is cleared by writing 1 in the CWUF4 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN4=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: WUF5
        description: This bit is set when a wakeup event is detected on WKUP5 line.
          This bit is cleared by writing 1 in the CWUF5 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN5=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: WUF6
        description: This bit is set when a wakeup event is detected on WKUP6 line.
          This bit is cleared by writing 1 in the CWUF6 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN6=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: WUF7
        description: This bit is set when a wakeup event is detected on WKUP7 line.
          This bit is cleared by writing 1 in the CWUF7 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN7=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: WUF8
        description: This bit is set when a wakeup event is detected on WKUP8 line.
          This bit is cleared by writing 1 in the CWUF8 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN8=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: WUF9
        description: This bit is set when a wakeup event is detected on WKUP9 line.
          This bit is cleared by writing 1 in the CWUF9 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN9=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: WUF10
        description: This bit is set when a wakeup event is detected on WKUP10 line.
          This bit is cleared by writing 1 in the CWUF10 bit of PWR_WUSCR when WUSEL  different  11,
          or by hardware when WUPEN10=0. If WUSEL = 11, this bit is cleared by hardware
          when all internal wakeup source are cleared.
        bitOffset: 9
        bitWidth: 1
        access: read-only
  - name: PWR_WUSCR
    displayName: PWR_WUSCR
    description: PWR wakeup status clear register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CWUF1
        description: Writing 1 to this bit clears the WUF1 flag in PWR_WUSR.
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: CWUF2
        description: Writing 1 to this bit clears the WUF2 flag in PWR_WUSR.
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CWUF3
        description: Writing 1 to this bit clears the WUF3 flag in PWR_WUSR.
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CWUF4
        description: Writing 1 to this bit clears the WUF4 flag in PWR_WUSR.
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CWUF5
        description: Writing 1 to this bit clears the WUF5 flag in PWR_WUSR.
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: CWUF6
        description: Writing 1 to this bit clears the WUF6 flag in PWR_WUSR.
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: CWUF7
        description: Writing 1 to this bit clears the WUF7 flag in PWR_WUSR.
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: CWUF8
        description: Writing 1 to this bit clears the WUF8 flag in PWR_WUSR.
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: CWUF9
        description: Writing 1 to this bit clears the WUF9 flag in PWR_WUSR.
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CWUF10
        description: Writing 1 to this bit clears the WUF10 flag in PWR_WUSR.
        bitOffset: 9
        bitWidth: 1
        access: write-only
  - name: PWR_APCR
    displayName: PWR_APCR
    description: PWR apply pull configuration register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: APC
        description: When this bit is set, the I/O pull-up and pull-down configurations
          defined in PWR_PUCRx and PWR_PDCRx are applied. When this bit is cleared,
          PWR_PUCRx and PWR_PDCRx are not applied to the I/Os.
        bitOffset: 0
        bitWidth: 1
        access: read-write
  - name: PWR_PUCRA
    displayName: PWR_PUCRA
    description: PWR port A pull-up control register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PU0
        description: "When set, each bit activates the pull-up on PA0 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD0 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PU1
        description: "When set, each bit activates the pull-up on PA1 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD1 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PU2
        description: "When set, each bit activates the pull-up on PA2 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD2 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PU3
        description: "When set, each bit activates the pull-up on PA3 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD3 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PU4
        description: "When set, each bit activates the pull-up on PA4 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD4 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PU5
        description: "When set, each bit activates the pull-up on PA5 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD5 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PU6
        description: "When set, each bit activates the pull-up on PA6 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD6 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PU7
        description: "When set, each bit activates the pull-up on PA7 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD7 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PU8
        description: "When set, each bit activates the pull-up on PA8 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD8 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PU9
        description: "When set, each bit activates the pull-up on PA9 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD9 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PU10
        description: "When set, each bit activates the pull-up on PA10 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD10 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PU11
        description: "When set, each bit activates the pull-up on PA11 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD11 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PU12
        description: "When set, each bit activates the pull-up on PA12 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD12 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PU13
        description: "When set, each bit activates the pull-up on PA13 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD13 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PU15
        description: "When set, each bit activates the pull-up on PA15 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD15 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PDCRA
    displayName: PWR_PDCRA
    description: PWR port A pull-down control register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PD0
        description: "When set, each bit activates the pull-down on PA0 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PD1
        description: "When set, each bit activates the pull-down on PA1 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PD2
        description: "When set, each bit activates the pull-down on PA2 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PD3
        description: "When set, each bit activates the pull-down on PA3 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PD4
        description: "When set, each bit activates the pull-down on PA4 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PD5
        description: "When set, each bit activates the pull-down on PA5 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PD6
        description: "When set, each bit activates the pull-down on PA6 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PD7
        description: "When set, each bit activates the pull-down on PA7 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PD8
        description: "When set, each bit activates the pull-down on PA8 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PD9
        description: "When set, each bit activates the pull-down on PA9 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PD10
        description: "When set, each bit activates the pull-down on PA10 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PD11
        description: "When set, each bit activates the pull-down on PA11 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PD12
        description: "When set, each bit activates the pull-down on PA12 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PD14
        description: "When set, each bit activates the pull-down on PA14 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
  - name: PWR_PUCRB
    displayName: PWR_PUCRB
    description: PWR port B pull-up control register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PU0
        description: "When set, each bit activates the pull-up on PB0 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD0 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PU1
        description: "When set, each bit activates the pull-up on PB1 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD1 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PU2
        description: "When set, each bit activates the pull-up on PB2 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD2 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PU3
        description: "When set, each bit activates the pull-up on PB3 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD3 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PU4
        description: "When set, each bit activates the pull-up on PB4 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD4 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PU5
        description: "When set, each bit activates the pull-up on PB5 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD5 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PU6
        description: "When set, each bit activates the pull-up on PB6 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD6 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PU7
        description: "When set, each bit activates the pull-up on PB7 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD7 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PU8
        description: "When set, each bit activates the pull-up on PB8 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD8 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PU9
        description: "When set, each bit activates the pull-up on PB9 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD9 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PU10
        description: "When set, each bit activates the pull-up on PB10 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD10 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PU11
        description: "When set, each bit activates the pull-up on PB11 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD11 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PU12
        description: "When set, each bit activates the pull-up on PB12 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD12 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PU13
        description: "When set, each bit activates the pull-up on PB13 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD13 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PU14
        description: "When set, each bit activates the pull-up on PB14 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD14 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PU15
        description: "When set, each bit activates the pull-up on PB15 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD15 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PDCRB
    displayName: PWR_PDCRB
    description: PWR port B pull-down control register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PD0
        description: "When set, each bit activates the pull-down on PB0 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PD1
        description: "When set, each bit activates the pull-down on PB1 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PD2
        description: "When set, each bit activates the pull-down on PB2 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PD3
        description: "When set, each bit activates the pull-down on PB3 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PD5
        description: "When set, each bit activates the pull-down on PB5 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PD6
        description: "When set, each bit activates the pull-down on PB6 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PD7
        description: "When set, each bit activates the pull-down on PB7 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PD8
        description: "When set, each bit activates the pull-down on PB8 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PD9
        description: "When set, each bit activates the pull-down on PB9 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PD10
        description: "When set, each bit activates the pull-down on PB10 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PD11
        description: "When set, each bit activates the pull-down on PB11 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PD12
        description: "When set, each bit activates the pull-down on PB12 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PD13
        description: "When set, each bit activates the pull-down on PB13 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PD14
        description: "When set, each bit activates the pull-down on PB14 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PD15
        description: "When set, each bit activates the pull-down on PB15 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PUCRC
    displayName: PWR_PUCRC
    description: PWR port C pull-up control register
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PU0
        description: "When set, each bit activates the pull-up on PC0 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD0 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PU1
        description: "When set, each bit activates the pull-up on PC1 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD1 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PU2
        description: "When set, each bit activates the pull-up on PC2 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD2 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PU3
        description: "When set, each bit activates the pull-up on PC3 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD3 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PU4
        description: "When set, each bit activates the pull-up on PC4 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD4 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PU5
        description: "When set, each bit activates the pull-up on PC5 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD5 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PU6
        description: "When set, each bit activates the pull-up on PC6 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD6 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PU7
        description: "When set, each bit activates the pull-up on PC7 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD7 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PU8
        description: "When set, each bit activates the pull-up on PC8 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD8 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PU9
        description: "When set, each bit activates the pull-up on PC9 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD9 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PU10
        description: "When set, each bit activates the pull-up on PC10 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD10 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PU11
        description: "When set, each bit activates the pull-up on PC11 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD11 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PU12
        description: "When set, each bit activates the pull-up on PC12 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD12 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PU13
        description: "When set, each bit activates the pull-up on PC13 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD13 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PU14
        description: "When set, each bit activates the pull-up on PC14 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD14 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PU15
        description: "When set, each bit activates the pull-up on PC15 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD15 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PDCRC
    displayName: PWR_PDCRC
    description: PWR port C pull-down control register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PD0
        description: "When set, each bit activates the pull-down on PC0 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PD1
        description: "When set, each bit activates the pull-down on PC1 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PD2
        description: "When set, each bit activates the pull-down on PC2 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PD3
        description: "When set, each bit activates the pull-down on PC3 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PD4
        description: "When set, each bit activates the pull-down on PC4 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PD5
        description: "When set, each bit activates the pull-down on PC5 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PD6
        description: "When set, each bit activates the pull-down on PC6 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PD7
        description: "When set, each bit activates the pull-down on PC7 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PD8
        description: "When set, each bit activates the pull-down on PC8 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PD9
        description: "When set, each bit activates the pull-down on PC9 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PD10
        description: "When set, each bit activates the pull-down on PC10 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PD11
        description: "When set, each bit activates the pull-down on PC11 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PD12
        description: "When set, each bit activates the pull-down on PC12 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PD13
        description: "When set, each bit activates the pull-down on PC13 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PD14
        description: "When set, each bit activates the pull-down on PC14 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PD15
        description: "When set, each bit activates the pull-down on PC15 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PUCRD
    displayName: PWR_PUCRD
    description: PWR port D pull-up control register
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PU0
        description: "When set, each bit activates the pull-up on PD0 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD0 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PU1
        description: "When set, each bit activates the pull-up on PD1 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD1 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PU2
        description: "When set, each bit activates the pull-up on PD2 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD2 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PU3
        description: "When set, each bit activates the pull-up on PD3 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD3 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PU4
        description: "When set, each bit activates the pull-up on PD4 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD4 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PU5
        description: "When set, each bit activates the pull-up on PD5 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD5 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PU6
        description: "When set, each bit activates the pull-up on PD6 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD6 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PU7
        description: "When set, each bit activates the pull-up on PD7 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD7 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PU8
        description: "When set, each bit activates the pull-up on PD8 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD8 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PU9
        description: "When set, each bit activates the pull-up on PD9 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD9 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PU10
        description: "When set, each bit activates the pull-up on PD10 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD10 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PU11
        description: "When set, each bit activates the pull-up on PD11 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD11 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PU12
        description: "When set, each bit activates the pull-up on PD12 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD12 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PU13
        description: "When set, each bit activates the pull-up on PD13 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD13 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PU14
        description: "When set, each bit activates the pull-up on PD14 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD14 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PU15
        description: "When set, each bit activates the pull-up on PD15 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD15 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PDCRD
    displayName: PWR_PDCRD
    description: PWR port D pull-down control register
    addressOffset: 108
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PD0
        description: "When set, each bit activates the pull-down on PD0 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PD1
        description: "When set, each bit activates the pull-down on PD1 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PD2
        description: "When set, each bit activates the pull-down on PD2 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PD3
        description: "When set, each bit activates the pull-down on PD3 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PD4
        description: "When set, each bit activates the pull-down on PD4 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PD5
        description: "When set, each bit activates the pull-down on PD5 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PD6
        description: "When set, each bit activates the pull-down on PD6 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PD7
        description: "When set, each bit activates the pull-down on PD7 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PD8
        description: "When set, each bit activates the pull-down on PD8 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PD9
        description: "When set, each bit activates the pull-down on PD9 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PD10
        description: "When set, each bit activates the pull-down on PD10 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PD11
        description: "When set, each bit activates the pull-down on PD11 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PD12
        description: "When set, each bit activates the pull-down on PD12 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PD13
        description: "When set, each bit activates the pull-down on PD13 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PD14
        description: "When set, each bit activates the pull-down on PD14 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PD15
        description: "When set, each bit activates the pull-down on PD15 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PUCRE
    displayName: PWR_PUCRE
    description: PWR port E pull-up control register
    addressOffset: 112
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PU0
        description: "When set, each bit activates the pull-up on PE0 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD0 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PU1
        description: "When set, each bit activates the pull-up on PE1 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD1 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PU2
        description: "When set, each bit activates the pull-up on PE2 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD2 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PU3
        description: "When set, each bit activates the pull-up on PE3 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD3 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PU4
        description: "When set, each bit activates the pull-up on PE4 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD4 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PU5
        description: "When set, each bit activates the pull-up on PE5 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD5 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PU6
        description: "When set, each bit activates the pull-up on PE6 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD6 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PU7
        description: "When set, each bit activates the pull-up on PE7 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD7 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PU8
        description: "When set, each bit activates the pull-up on PE8 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD8 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PU9
        description: "When set, each bit activates the pull-up on PE9 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD9 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PU10
        description: "When set, each bit activates the pull-up on PE10 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD10 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PU11
        description: "When set, each bit activates the pull-up on PE11 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD11 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PU12
        description: "When set, each bit activates the pull-up on PE12 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD12 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PU13
        description: "When set, each bit activates the pull-up on PE13 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD13 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PU14
        description: "When set, each bit activates the pull-up on PE14 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD14 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PU15
        description: "When set, each bit activates the pull-up on PE15 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD15 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PDCRE
    displayName: PWR_PDCRE
    description: PWR port E pull-down control register
    addressOffset: 116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PD0
        description: "When set, each bit activates the pull-down on PE0 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PD1
        description: "When set, each bit activates the pull-down on PE1 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PD2
        description: "When set, each bit activates the pull-down on PE2 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PD3
        description: "When set, each bit activates the pull-down on PE3 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PD4
        description: "When set, each bit activates the pull-down on PE4 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PD5
        description: "When set, each bit activates the pull-down on PE5 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PD6
        description: "When set, each bit activates the pull-down on PE6 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PD7
        description: "When set, each bit activates the pull-down on PE7 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PD8
        description: "When set, each bit activates the pull-down on PE8 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PD9
        description: "When set, each bit activates the pull-down on PE9 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PD10
        description: "When set, each bit activates the pull-down on PE10 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PD11
        description: "When set, each bit activates the pull-down on PE11 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PD12
        description: "When set, each bit activates the pull-down on PE12 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PD13
        description: "When set, each bit activates the pull-down on PE13 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PD14
        description: "When set, each bit activates the pull-down on PE14 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PD15
        description: "When set, each bit activates the pull-down on PE15 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PUCRG
    displayName: PWR_PUCRG
    description: PWR port G pull-up control register
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PU2
        description: "When set, each bit activates the pull-up on PG2 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD2 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PU3
        description: "When set, each bit activates the pull-up on PG3 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD3 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PU4
        description: "When set, each bit activates the pull-up on PG4 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD4 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PU5
        description: "When set, each bit activates the pull-up on PG5 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD5 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PU6
        description: "When set, each bit activates the pull-up on PG6 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD6 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PU7
        description: "When set, each bit activates the pull-up on PG7 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD7 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PU8
        description: "When set, each bit activates the pull-up on PG8 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD8 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PU9
        description: "When set, each bit activates the pull-up on PG9 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD9 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PU10
        description: "When set, each bit activates the pull-up on PG10 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD10 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PU11
        description: "When set, each bit activates the pull-up on PG11 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD11 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PU12
        description: "When set, each bit activates the pull-up on PG12 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD12 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PU13
        description: "When set, each bit activates the pull-up on PG13 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD13 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PU14
        description: "When set, each bit activates the pull-up on PG14 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD14 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PU15
        description: "When set, each bit activates the pull-up on PG15 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD15 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PDCRG
    displayName: PWR_PDCRG
    description: PWR port G pull-down control register
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PD2
        description: "When set, each bit activates the pull-down on PG2 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PD3
        description: "When set, each bit activates the pull-down on PG3 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PD4
        description: "When set, each bit activates the pull-down on PG4 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PD5
        description: "When set, each bit activates the pull-down on PG5 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PD6
        description: "When set, each bit activates the pull-down on PG6 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PD7
        description: "When set, each bit activates the pull-down on PG7 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PD8
        description: "When set, each bit activates the pull-down on PG8 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PD9
        description: "When set, each bit activates the pull-down on PG9 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PD10
        description: "When set, each bit activates the pull-down on PG10 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PD11
        description: "When set, each bit activates the pull-down on PG11 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PD12
        description: "When set, each bit activates the pull-down on PG12 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PD13
        description: "When set, each bit activates the pull-down on PG13 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PD14
        description: "When set, each bit activates the pull-down on PG14 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PD15
        description: "When set, each bit activates the pull-down on PG15 when the\
          \ APC bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept\
          \ to reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: PWR_PUCRH
    displayName: PWR_PUCRH
    description: PWR port H pull-up control register
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PU0
        description: "When set, each bit activates the pull-up on PH0 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD0 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PU1
        description: "When set, each bit activates the pull-up on PH1 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD1 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PU3
        description: "When set, each bit activates the pull-up on PH3 when the APC\
          \ bit is set in PWR_APCR. The pull-up is not activated if the corresponding\
          \ PD3 bit is also set.\nNote: The bit is reserved and must be kept to reset\
          \ value when the corresponding I/O is not available on the selected package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: PWR_PDCRH
    displayName: PWR_PDCRH
    description: PWR port H pull-down control register
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PD0
        description: "When set, each bit activates the pull-down on PH0 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PD1
        description: "When set, each bit activates the pull-down on PH1 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PD3
        description: "When set, each bit activates the pull-down on PH3 when the APC\
          \ bit is set in PWR_APCR.\nNote: The bit is reserved and must be kept to\
          \ reset value when the corresponding I/O is not available on the selected\
          \ package."
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: PWR_I3CPUCR1
    displayName: PWR_I3CPUCR1
    description: PWR I3C pull-up control register 1
    addressOffset: 176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PA1_I3CPU
        description: When set, the bit activates the I3C pull-up on PA1.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PA6_I3CPU
        description: When set, the bit activates the I3C pull-up on PA6.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PA7_I3CPU
        description: When set, the bit activates the I3C pull-up on PA7.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PB2_I3CPU
        description: When set, the bit activates the I3C pull-up on PB2.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PB6_I3CPU
        description: When set, the bit activates the I3C pull-up on PB6.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PB8_I3CPU
        description: When set, the bit activates the I3C pull-up on PB8.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PB9_I3CPU
        description: When set, the bit activates the I3C pull-up on PB9.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PB10_I3CPU
        description: When set, the bit activates the I3C pull-up on PB10.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PB12_I3CPU
        description: When set, the bit activates the I3C pull-up on PB12.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PB13_I3CPU
        description: When set, the bit activates the I3C pull-up on PB13.
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PB14_I3CPU
        description: When set, the bit activates the I3C pull-up on PB14.
        bitOffset: 11
        bitWidth: 1
        access: read-write
  - name: PWR_I3CPUCR2
    displayName: PWR_I3CPUCR2
    description: PWR I3C pull-up control register 2
    addressOffset: 180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PC0_I3CPU
        description: When set, the bit activates the I3C pull-up on PC0.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PC1_I3CPU
        description: When set, the bit activates the I3C pull-up on PC1.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PD12_I3CPU
        description: When set, the bit activates the I3C pull-up on PD12.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PD13_I3CPU
        description: When set, the bit activates the I3C pull-up on PD13.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PG7_I3CPU
        description: When set, the bit activates the I3C pull-up on PG7.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PG8_I3CPU
        description: When set, the bit activates the I3C pull-up on PG8.
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PG13_I3CPU
        description: When set, the bit activates the I3C pull-up on PG13.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PG14_I3CPU
        description: When set, the bit activates the I3C pull-up on PG14.
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PH3_I3CPU
        description: When set, the bit activates the I3C pull-up on PH3.
        bitOffset: 11
        bitWidth: 1
        access: read-write
interrupts:
  - name: PWR
    description: PWR non-secure interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
