//
// Milkyway Hierarchical Verilog Dump:
// Generated on 12/20/2020 at 17:27:13
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :Project_design.mw
// Cell Name    :MotionEstimator
// Hierarchy delimiter:'/'
// Write Command : write_verilog ./output/Project_extracted.v
//


module Comparator (clock , CompStart , motionX , motionY , BestDist , 
    vectorX , vectorY , PEready , PEout );
input  clock ;
input  CompStart ;
output [3:0] motionX ;
output [3:0] motionY ;
output [7:0] BestDist ;
input  [3:0] vectorX ;
input  [3:0] vectorY ;
input  [15:0] PEready ;
input  [127:0] PEout ;



AND4X1_LVT U16 (.Y ( n121 ) , .A1 ( PEready[1] ) , .A3 ( n71 ) , .A4 ( n152 ) 
    , .A2 ( n153 ) ) ;
AND3X1_LVT U12 (.A1 ( PEready[2] ) , .Y ( n120 ) , .A2 ( n71 ) , .A3 ( n153 ) ) ;
AND2X1_LVT U6 (.Y ( n119 ) , .A1 ( PEready[3] ) , .A2 ( n71 ) ) ;
NAND3X2_LVT U106 (.Y ( n175 ) , .A1 ( n172 ) , .A2 ( n57 ) , .A3 ( n9 ) ) ;
AOI221X1_LVT U190 (.Y ( n172 ) , .A3 ( PEout[64] ) , .A2 ( n107 ) , .A4 ( n106 ) 
    , .A1 ( PEout[56] ) , .A5 ( n171 ) ) ;
INVX0_HVT U11 (.A ( PEready[15] ) , .Y ( n118 ) ) ;
INVX0_HVT U10 (.A ( PEready[13] ) , .Y ( n85 ) ) ;
INVX0_HVT U2 (.A ( PEready[6] ) , .Y ( n84 ) ) ;
INVX0_HVT U1 (.A ( CompStart ) , .Y ( n83 ) ) ;
NBUFFX2_LVT U166 (.A ( n26 ) , .Y ( n96 ) ) ;
NBUFFX2_LVT U167 (.A ( n76 ) , .Y ( n98 ) ) ;
NBUFFX2_LVT U168 (.A ( n76 ) , .Y ( n99 ) ) ;
INVX0_LVT U171 (.A ( n67 ) , .Y ( n107 ) ) ;
NBUFFX2_LVT U172 (.A ( n227 ) , .Y ( n108 ) ) ;
MUX21X1_LVT U174 (.A1 ( motionX[3] ) , .S0 ( n82 ) , .Y ( n126 ) 
    , .A2 ( vectorX[3] ) ) ;
MUX21X1_LVT U176 (.A1 ( n256 ) , .S0 ( n33 ) , .Y ( n257 ) , .A2 ( n255 ) ) ;
AO22X1_LVT U180 (.A2 ( n52 ) , .A3 ( PEout[103] ) , .Y ( n164 ) , .A4 ( n87 ) 
    , .A1 ( PEout[63] ) ) ;
AO22X1_LVT U181 (.A2 ( n89 ) , .A3 ( PEout[47] ) , .Y ( n155 ) , .A4 ( n93 ) 
    , .A1 ( PEout[39] ) ) ;
OR3X1_LVT U182 (.Y ( n160 ) , .A3 ( n154 ) , .A1 ( n156 ) , .A2 ( n155 ) ) ;
AO22X1_LVT U183 (.A2 ( PEready[13] ) , .A3 ( PEout[79] ) , .Y ( n161 ) 
    , .A4 ( n98 ) , .A1 ( PEout[111] ) ) ;
OR3X1_LVT U184 (.Y ( n166 ) , .A3 ( n162 ) , .A1 ( n164 ) , .A2 ( n163 ) ) ;
AO21X1_LVT U185 (.A1 ( BestDist[7] ) , .Y ( n137 ) , .A2 ( n238 ) , .A3 ( n83 ) ) ;
AOI22X1_LVT U186 (.Y ( n173 ) , .A1 ( PEout[88] ) , .A4 ( n99 ) 
    , .A3 ( PEout[72] ) , .A2 ( n90 ) ) ;
AO22X1_LVT U187 (.A2 ( n120 ) , .A3 ( PEout[24] ) , .Y ( n169 ) , .A4 ( n119 ) 
    , .A1 ( PEout[16] ) ) ;
AO22X1_LVT U188 (.A2 ( n88 ) , .A3 ( PEout[40] ) , .Y ( n168 ) , .A4 ( n92 ) 
    , .A1 ( PEout[32] ) ) ;
OR3X1_LVT U189 (.Y ( n170 ) , .A3 ( n167 ) , .A1 ( n169 ) , .A2 ( n168 ) ) ;
NAND2X0_LVT U191 (.A2 ( n176 ) , .A1 ( BestDist[7] ) , .Y ( n242 ) ) ;
AO22X1_LVT U192 (.A2 ( n107 ) , .A3 ( PEout[102] ) , .Y ( n184 ) , .A4 ( n87 ) 
    , .A1 ( PEout[62] ) ) ;
AO22X1_LVT U193 (.A2 ( n89 ) , .A3 ( PEout[46] ) , .Y ( n178 ) , .A4 ( n93 ) 
    , .A1 ( PEout[38] ) ) ;
AO222X1_LVT U194 (.A1 ( PEout[6] ) , .A5 ( PEout[54] ) , .A6 ( PEready[6] ) 
    , .A3 ( PEout[14] ) , .A2 ( n222 ) , .Y ( n177 ) , .A4 ( n121 ) ) ;
OR3X1_LVT U195 (.Y ( n180 ) , .A3 ( n177 ) , .A1 ( n179 ) , .A2 ( n178 ) ) ;
AO22X1_LVT U196 (.A2 ( PEready[13] ) , .A3 ( PEout[78] ) , .Y ( n181 ) 
    , .A4 ( n99 ) , .A1 ( PEout[110] ) ) ;
OR3X1_LVT U197 (.Y ( n185 ) , .A3 ( n182 ) , .A1 ( n184 ) , .A2 ( n183 ) ) ;
NAND2X0_LVT U198 (.A2 ( n262 ) , .A1 ( BestDist[6] ) , .Y ( n240 ) ) ;
AO22X1_LVT U199 (.A2 ( n52 ) , .A3 ( PEout[101] ) , .Y ( n193 ) , .A4 ( n87 ) 
    , .A1 ( PEout[61] ) ) ;
AO22X1_LVT U200 (.A2 ( n89 ) , .A3 ( PEout[45] ) , .Y ( n187 ) , .A4 ( n93 ) 
    , .A1 ( PEout[37] ) ) ;
AO222X1_LVT U201 (.A1 ( PEout[5] ) , .A5 ( PEout[53] ) , .A6 ( PEready[6] ) 
    , .A3 ( PEout[13] ) , .A2 ( n222 ) , .Y ( n186 ) , .A4 ( n121 ) ) ;
OR3X1_LVT U202 (.Y ( n189 ) , .A3 ( n186 ) , .A1 ( n188 ) , .A2 ( n187 ) ) ;
AO22X1_LVT U203 (.A2 ( PEready[13] ) , .A3 ( PEout[77] ) , .Y ( n190 ) 
    , .A4 ( n98 ) , .A1 ( PEout[109] ) ) ;
OR3X1_LVT U204 (.Y ( n194 ) , .A3 ( n191 ) , .A1 ( n193 ) , .A2 ( n192 ) ) ;
AO222X1_LVT U205 (.A1 ( PEout[117] ) , .A5 ( PEout[125] ) , .A6 ( PEready[15] ) 
    , .A3 ( n63 ) , .A2 ( n81 ) , .Y ( n258 ) , .A4 ( n194 ) ) ;
AO22X1_LVT U206 (.A2 ( n52 ) , .A3 ( PEout[100] ) , .Y ( n202 ) , .A4 ( n87 ) 
    , .A1 ( PEout[60] ) ) ;
AO22X1_LVT U207 (.A2 ( n88 ) , .A3 ( PEout[44] ) , .Y ( n196 ) , .A4 ( n92 ) 
    , .A1 ( PEout[36] ) ) ;
AO222X1_LVT U208 (.A1 ( PEout[4] ) , .A5 ( PEout[52] ) , .A6 ( PEready[6] ) 
    , .A3 ( PEout[12] ) , .A2 ( n222 ) , .Y ( n195 ) , .A4 ( n121 ) ) ;
AO221X1_LVT U209 (.A5 ( n97 ) , .A1 ( n109 ) , .A4 ( n95 ) , .Y ( n201 ) 
    , .A2 ( n198 ) , .A3 ( PEout[84] ) ) ;
AO22X1_LVT U210 (.A2 ( PEready[13] ) , .A3 ( PEout[76] ) , .Y ( n199 ) 
    , .A4 ( n99 ) , .A1 ( PEout[108] ) ) ;
AO221X1_LVT U211 (.A5 ( n199 ) , .A1 ( PEout[68] ) , .A4 ( n90 ) , .Y ( n200 ) 
    , .A2 ( n56 ) , .A3 ( PEout[92] ) ) ;
OR3X1_LVT U212 (.Y ( n203 ) , .A3 ( n201 ) , .A1 ( n202 ) , .A2 ( n200 ) ) ;
AO222X1_LVT U213 (.A1 ( PEout[116] ) , .A5 ( PEout[124] ) , .A6 ( PEready[15] ) 
    , .A3 ( n203 ) , .A2 ( n81 ) , .Y ( n254 ) , .A4 ( n79 ) ) ;
AO22X1_LVT U214 (.A2 ( n52 ) , .A3 ( PEout[99] ) , .Y ( n211 ) , .A4 ( n87 ) 
    , .A1 ( PEout[59] ) ) ;
AO22X1_LVT U215 (.A2 ( n89 ) , .A3 ( PEout[43] ) , .Y ( n205 ) , .A4 ( n93 ) 
    , .A1 ( PEout[35] ) ) ;
AO222X1_LVT U216 (.A1 ( PEout[3] ) , .A5 ( PEout[51] ) , .A6 ( PEready[6] ) 
    , .A3 ( PEout[11] ) , .A2 ( n222 ) , .Y ( n204 ) , .A4 ( n121 ) ) ;
OR3X1_LVT U217 (.Y ( n207 ) , .A3 ( n204 ) , .A1 ( n206 ) , .A2 ( n205 ) ) ;
AO22X1_LVT U218 (.A2 ( PEready[13] ) , .A3 ( PEout[75] ) , .Y ( n208 ) 
    , .A4 ( n98 ) , .A1 ( PEout[107] ) ) ;
AO221X1_LVT U219 (.A5 ( n208 ) , .A1 ( PEout[67] ) , .A4 ( n91 ) , .Y ( n209 ) 
    , .A2 ( n56 ) , .A3 ( PEout[91] ) ) ;
AO222X1_LVT U220 (.A1 ( PEout[115] ) , .A5 ( PEout[123] ) , .A6 ( PEready[15] ) 
    , .A3 ( n63 ) , .A2 ( n81 ) , .Y ( n250 ) , .A4 ( n212 ) ) ;
AO22X1_LVT U221 (.A2 ( n107 ) , .A3 ( PEout[98] ) , .Y ( n220 ) , .A4 ( n87 ) 
    , .A1 ( PEout[58] ) ) ;
AO22X1_LVT U222 (.A2 ( n88 ) , .A3 ( PEout[42] ) , .Y ( n214 ) , .A4 ( n92 ) 
    , .A1 ( PEout[34] ) ) ;
AO222X1_LVT U223 (.A1 ( PEout[2] ) , .A5 ( PEout[50] ) , .A6 ( PEready[6] ) 
    , .A3 ( PEout[10] ) , .A2 ( n222 ) , .Y ( n213 ) , .A4 ( n121 ) ) ;
OR3X1_LVT U224 (.Y ( n216 ) , .A3 ( n213 ) , .A1 ( n215 ) , .A2 ( n214 ) ) ;
AO221X1_LVT U225 (.A5 ( n96 ) , .A1 ( n216 ) , .A4 ( n94 ) , .Y ( n219 ) 
    , .A2 ( n69 ) , .A3 ( PEout[82] ) ) ;
AO22X1_LVT U226 (.A2 ( PEready[13] ) , .A3 ( PEout[74] ) , .Y ( n217 ) 
    , .A4 ( n99 ) , .A1 ( PEout[106] ) ) ;
AO221X1_LVT U227 (.A5 ( n217 ) , .A1 ( PEout[66] ) , .A4 ( n90 ) , .Y ( n218 ) 
    , .A2 ( n106 ) , .A3 ( PEout[90] ) ) ;
OR3X1_LVT U228 (.Y ( n221 ) , .A3 ( n218 ) , .A1 ( n220 ) , .A2 ( n219 ) ) ;
AO222X1_LVT U229 (.A1 ( PEout[114] ) , .A5 ( PEout[122] ) , .A6 ( PEready[15] ) 
    , .A3 ( n221 ) , .A2 ( n81 ) , .Y ( n247 ) , .A4 ( n79 ) ) ;
AO22X1_LVT U230 (.A2 ( n120 ) , .A3 ( PEout[25] ) , .Y ( n225 ) , .A4 ( n119 ) 
    , .A1 ( PEout[17] ) ) ;
AO22X1_LVT U231 (.A2 ( n88 ) , .A3 ( PEout[41] ) , .Y ( n224 ) , .A4 ( n92 ) 
    , .A1 ( PEout[33] ) ) ;
OR3X1_LVT U232 (.Y ( n226 ) , .A3 ( n223 ) , .A1 ( n225 ) , .A2 ( n224 ) ) ;
AO22X1_LVT U233 (.A2 ( PEready[13] ) , .A3 ( PEout[73] ) , .Y ( n228 ) 
    , .A4 ( n76 ) , .A1 ( PEout[105] ) ) ;
NAND2X0_LVT U234 (.A2 ( BestDist[1] ) , .A1 ( n11 ) , .Y ( n232 ) ) ;
NAND3X0_LVT U235 (.Y ( n231 ) , .A1 ( n112 ) , .A2 ( n230 ) 
    , .A3 ( BestDist[0] ) ) ;
AO22X1_LVT U236 (.A2 ( n248 ) , .A3 ( n231 ) , .Y ( n233 ) , .A4 ( n232 ) 
    , .A1 ( n247 ) ) ;
OA221X1_LVT U237 (.A1 ( n252 ) , .A4 ( n248 ) , .A2 ( n36 ) , .A5 ( n233 ) 
    , .Y ( n234 ) , .A3 ( n15 ) ) ;
OA221X1_LVT U238 (.A1 ( n258 ) , .A4 ( n256 ) , .A2 ( n260 ) , .A5 ( n235 ) 
    , .Y ( n236 ) , .A3 ( n254 ) ) ;
AO22X1_LVT U239 (.A2 ( n240 ) , .A3 ( n238 ) , .Y ( n241 ) , .A4 ( n10 ) 
    , .A1 ( n239 ) ) ;
MUX21X1_LVT U240 (.A1 ( n243 ) , .S0 ( n33 ) , .Y ( n244 ) , .A2 ( n2 ) ) ;
NAND2X0_LVT U241 (.A2 ( n244 ) , .A1 ( CompStart ) , .Y ( n138 ) ) ;
NAND2X0_LVT U242 (.A2 ( n246 ) , .A1 ( CompStart ) , .Y ( n131 ) ) ;
MUX21X1_LVT U243 (.A1 ( n248 ) , .S0 ( n33 ) , .Y ( n249 ) , .A2 ( n27 ) ) ;
NAND2X0_LVT U244 (.A2 ( n249 ) , .A1 ( CompStart ) , .Y ( n132 ) ) ;
NAND2X0_LVT U245 (.A2 ( n253 ) , .A1 ( CompStart ) , .Y ( n133 ) ) ;
NAND2X0_LVT U246 (.A2 ( n257 ) , .A1 ( CompStart ) , .Y ( n134 ) ) ;
INVX1_LVT U247 (.A ( n258 ) , .Y ( n259 ) ) ;
MUX21X1_LVT U248 (.A1 ( n260 ) , .S0 ( n82 ) , .Y ( n261 ) , .A2 ( n259 ) ) ;
NAND2X0_LVT U249 (.A2 ( n261 ) , .A1 ( CompStart ) , .Y ( n135 ) ) ;
MUX21X1_LVT U250 (.A1 ( n263 ) , .S0 ( n82 ) , .Y ( n264 ) , .A2 ( n262 ) ) ;
NAND2X0_LVT U251 (.A2 ( n264 ) , .A1 ( CompStart ) , .Y ( n136 ) ) ;
MUX21X1_LVT U252 (.A1 ( motionY[0] ) , .S0 ( n82 ) , .Y ( n127 ) 
    , .A2 ( vectorY[0] ) ) ;
MUX21X1_LVT U253 (.A1 ( motionY[1] ) , .S0 ( n34 ) , .Y ( n128 ) 
    , .A2 ( vectorY[1] ) ) ;
MUX21X1_LVT U254 (.A1 ( motionY[2] ) , .S0 ( n82 ) , .Y ( n129 ) 
    , .A2 ( vectorY[2] ) ) ;
MUX21X1_LVT U255 (.A1 ( motionY[3] ) , .S0 ( n34 ) , .Y ( n130 ) 
    , .A2 ( vectorY[3] ) ) ;
MUX21X1_LVT U256 (.A1 ( motionX[0] ) , .S0 ( n34 ) , .Y ( n123 ) 
    , .A2 ( vectorX[0] ) ) ;
MUX21X1_LVT U257 (.A1 ( motionX[1] ) , .S0 ( n82 ) , .Y ( n124 ) 
    , .A2 ( vectorX[1] ) ) ;
MUX21X1_LVT U258 (.A1 ( motionX[2] ) , .S0 ( n34 ) , .Y ( n125 ) 
    , .A2 ( vectorX[2] ) ) ;
NBUFFX2_HVT U73 (.A ( n227 ) , .Y ( n69 ) ) ;
AO22X1_LVT U78 (.A2 ( n240 ) , .A3 ( n238 ) , .Y ( n32 ) , .A4 ( n10 ) 
    , .A1 ( n239 ) ) ;
INVX0_LVT U80 (.A ( n237 ) , .Y ( n262 ) ) ;
AND2X1_LVT U81 (.Y ( n45 ) , .A1 ( n237 ) , .A2 ( n263 ) ) ;
INVX0_LVT U83 (.A ( n7 ) , .Y ( n106 ) ) ;
INVX0_HVT U85 (.A ( n254 ) , .Y ( n255 ) ) ;
AO221X1_LVT U86 (.A5 ( n96 ) , .A1 ( n109 ) , .A4 ( n94 ) , .Y ( n192 ) 
    , .A2 ( n189 ) , .A3 ( PEout[85] ) ) ;
NAND2X0_LVT U89 (.A2 ( PEout[1] ) , .A1 ( n222 ) , .Y ( n39 ) ) ;
NAND2X0_LVT U90 (.A2 ( n121 ) , .A1 ( PEout[9] ) , .Y ( n40 ) ) ;
NAND2X0_HVT U91 (.A2 ( PEready[6] ) , .A1 ( PEout[49] ) , .Y ( n41 ) ) ;
NAND3X0_LVT U92 (.Y ( n223 ) , .A1 ( n39 ) , .A2 ( n40 ) , .A3 ( n41 ) ) ;
OR2X1_LVT U94 (.Y ( n42 ) , .A2 ( n45 ) , .A1 ( n46 ) ) ;
INVX0_LVT U95 (.A ( PEready[12] ) , .Y ( n143 ) ) ;
NBUFFX2_LVT U96 (.A ( n108 ) , .Y ( n109 ) ) ;
NBUFFX2_HVT U97 (.A ( n73 ) , .Y ( n89 ) ) ;
NAND2X0_LVT U98 (.A2 ( n245 ) , .A1 ( n22 ) , .Y ( n230 ) ) ;
NAND3X0_LVT U99 (.Y ( n159 ) , .A1 ( n23 ) , .A2 ( n151 ) , .A3 ( n71 ) ) ;
INVX0_LVT U100 (.A ( PEready[3] ) , .Y ( n153 ) ) ;
INVX0_LVT U101 (.A ( PEready[2] ) , .Y ( n152 ) ) ;
INVX0_HVT U102 (.A ( PEready[1] ) , .Y ( n151 ) ) ;
AO221X1_LVT U103 (.A5 ( n66 ) , .A1 ( n109 ) , .A4 ( n95 ) , .Y ( n163 ) 
    , .A2 ( n160 ) , .A3 ( PEout[87] ) ) ;
AO222X1_LVT U104 (.A1 ( PEout[7] ) , .A5 ( PEout[55] ) , .A6 ( PEready[6] ) 
    , .A3 ( PEout[15] ) , .A2 ( n222 ) , .Y ( n154 ) , .A4 ( n121 ) ) ;
NAND2X0_HVT U107 (.A2 ( PEready[13] ) , .A1 ( PEout[104] ) , .Y ( n174 ) ) ;
AND2X1_LVT U108 (.Y ( n46 ) , .A1 ( n258 ) , .A2 ( n260 ) ) ;
AO222X1_LVT U111 (.A1 ( PEout[118] ) , .A5 ( PEout[126] ) , .A6 ( PEready[15] ) 
    , .A3 ( n63 ) , .A2 ( n81 ) , .Y ( n237 ) , .A4 ( n185 ) ) ;
INVX0_LVT U112 (.A ( PEready[10] ) , .Y ( n144 ) ) ;
INVX0_LVT U113 (.A ( n67 ) , .Y ( n52 ) ) ;
NAND2X0_LVT U114 (.A2 ( n79 ) , .A1 ( n175 ) , .Y ( n54 ) ) ;
AND3X1_LVT U115 (.A1 ( n54 ) , .Y ( n112 ) , .A2 ( n53 ) , .A3 ( n55 ) ) ;
NOR2X0_LVT U116 (.Y ( n79 ) , .A2 ( PEready[14] ) , .A1 ( PEready[15] ) ) ;
OR3X1_LVT U118 (.Y ( n198 ) , .A3 ( n195 ) , .A1 ( n197 ) , .A2 ( n196 ) ) ;
AO22X1_LVT U119 (.A2 ( n120 ) , .A3 ( PEout[27] ) , .Y ( n206 ) , .A4 ( n119 ) 
    , .A1 ( PEout[19] ) ) ;
INVX0_HVT U121 (.A ( n97 ) , .Y ( n57 ) ) ;
NBUFFX2_LVT U122 (.A ( n26 ) , .Y ( n97 ) ) ;
OR2X1_LVT U124 (.Y ( n59 ) , .A2 ( n113 ) , .A1 ( n114 ) ) ;
OR2X1_LVT U125 (.Y ( n235 ) , .A2 ( n234 ) , .A1 ( n59 ) ) ;
AND2X1_LVT U126 (.Y ( n113 ) , .A1 ( n254 ) , .A2 ( n256 ) ) ;
NAND2X0_LVT U128 (.A2 ( n108 ) , .A1 ( n170 ) , .Y ( n61 ) ) ;
INVX0_LVT U129 (.A ( PEready[5] ) , .Y ( n150 ) ) ;
AO22X1_LVT U130 (.A2 ( n120 ) , .A3 ( PEout[26] ) , .Y ( n215 ) , .A4 ( n119 ) 
    , .A1 ( PEout[18] ) ) ;
NOR2X0_LVT U131 (.Y ( n63 ) , .A2 ( PEready[14] ) , .A1 ( PEready[15] ) ) ;
NBUFFX2_LVT U132 (.A ( n80 ) , .Y ( n93 ) ) ;
AO221X1_LVT U133 (.A5 ( n66 ) , .A1 ( n69 ) , .A4 ( n95 ) , .Y ( n183 ) 
    , .A2 ( n180 ) , .A3 ( PEout[86] ) ) ;
NAND2X0_LVT U134 (.A2 ( n75 ) , .A1 ( n5 ) , .Y ( n158 ) ) ;
INVX0_LVT U135 (.A ( PEready[8] ) , .Y ( n147 ) ) ;
NBUFFX2_LVT U138 (.A ( n97 ) , .Y ( n66 ) ) ;
INVX0_LVT U139 (.A ( PEready[9] ) , .Y ( n145 ) ) ;
INVX0_LVT U140 (.A ( n158 ) , .Y ( n227 ) ) ;
OR2X1_HVT U141 (.Y ( n68 ) , .A2 ( PEready[0] ) , .A1 ( n159 ) ) ;
AND2X1_LVT U143 (.Y ( n114 ) , .A1 ( n250 ) , .A2 ( n252 ) ) ;
INVX0_LVT U144 (.A ( n36 ) , .Y ( n251 ) ) ;
AND3X1_LVT U147 (.A1 ( n77 ) , .Y ( n72 ) , .A2 ( n144 ) , .A3 ( n157 ) ) ;
AND2X1_LVT U148 (.Y ( n75 ) , .A1 ( n72 ) , .A2 ( n145 ) ) ;
AND2X1_LVT U149 (.Y ( n77 ) , .A1 ( n143 ) , .A2 ( n85 ) ) ;
AOI21X1_LVT U150 (.Y ( n82 ) , .A2 ( n242 ) , .A3 ( n83 ) , .A1 ( n241 ) ) ;
AO22X1_LVT U151 (.A2 ( n120 ) , .A3 ( PEout[29] ) , .Y ( n188 ) , .A4 ( n119 ) 
    , .A1 ( PEout[21] ) ) ;
AO22X1_LVT U152 (.A2 ( n120 ) , .A3 ( PEout[31] ) , .Y ( n156 ) , .A4 ( n119 ) 
    , .A1 ( PEout[23] ) ) ;
AO22X1_LVT U153 (.A2 ( n120 ) , .A3 ( PEout[30] ) , .Y ( n179 ) , .A4 ( n119 ) 
    , .A1 ( PEout[22] ) ) ;
INVX0_LVT U157 (.A ( n238 ) , .Y ( n176 ) ) ;
AO222X1_LVT U158 (.A1 ( n63 ) , .A5 ( PEout[127] ) , .A6 ( PEready[15] ) 
    , .A3 ( PEout[119] ) , .A2 ( n166 ) , .Y ( n238 ) , .A4 ( n81 ) ) ;
NBUFFX2_HVT U159 (.A ( n78 ) , .Y ( n87 ) ) ;
NBUFFX2_LVT U160 (.A ( n73 ) , .Y ( n88 ) ) ;
INVX0_LVT U161 (.A ( n6 ) , .Y ( n90 ) ) ;
INVX0_HVT U162 (.A ( n6 ) , .Y ( n91 ) ) ;
INVX0_LVT U163 (.A ( n159 ) , .Y ( n222 ) ) ;
NBUFFX2_LVT U164 (.A ( n80 ) , .Y ( n92 ) ) ;
NBUFFX2_LVT U165 (.A ( n74 ) , .Y ( n94 ) ) ;
DFFX1_LVT \BestDist_reg[7] (.QN ( n10 ) , .D ( n137 ) , .CLK ( clock ) 
    , .Q ( BestDist[7] ) ) ;
DFFX1_LVT \motionY_reg[0] (.D ( n127 ) , .CLK ( clock ) , .Q ( motionY[0] ) ) ;
DFFX1_LVT \motionX_reg[3] (.D ( n126 ) , .CLK ( clock ) , .Q ( motionX[3] ) ) ;
DFFX1_LVT \motionX_reg[2] (.D ( n125 ) , .CLK ( clock ) , .Q ( motionX[2] ) ) ;
DFFX1_LVT \motionX_reg[1] (.D ( n124 ) , .CLK ( clock ) , .Q ( motionX[1] ) ) ;
DFFX1_LVT \motionX_reg[0] (.D ( n123 ) , .CLK ( clock ) , .Q ( motionX[0] ) ) ;
DFFX1_LVT \motionY_reg[1] (.D ( n128 ) , .CLK ( clock ) , .Q ( motionY[1] ) ) ;
DFFX1_LVT \motionY_reg[2] (.D ( n129 ) , .CLK ( clock ) , .Q ( motionY[2] ) ) ;
DFFX1_LVT \motionY_reg[3] (.D ( n130 ) , .CLK ( clock ) , .Q ( motionY[3] ) ) ;
DFFX1_LVT \BestDist_reg[0] (.QN ( n243 ) , .D ( n138 ) , .CLK ( clock ) 
    , .Q ( BestDist[0] ) ) ;
DFFX1_LVT \BestDist_reg[6] (.QN ( n263 ) , .D ( n136 ) , .CLK ( clock ) 
    , .Q ( BestDist[6] ) ) ;
DFFX1_LVT \BestDist_reg[3] (.QN ( n252 ) , .D ( n133 ) , .CLK ( clock ) 
    , .Q ( BestDist[3] ) ) ;
DFFX1_LVT \BestDist_reg[2] (.QN ( n248 ) , .D ( n132 ) , .CLK ( clock ) 
    , .Q ( BestDist[2] ) ) ;
DFFX1_LVT \BestDist_reg[5] (.QN ( n260 ) , .D ( n135 ) , .CLK ( clock ) 
    , .Q ( BestDist[5] ) ) ;
DFFX1_LVT \BestDist_reg[1] (.QN ( n245 ) , .D ( n131 ) , .CLK ( clock ) 
    , .Q ( BestDist[1] ) ) ;
DFFX1_LVT \BestDist_reg[4] (.QN ( n256 ) , .D ( n134 ) , .CLK ( clock ) 
    , .Q ( BestDist[4] ) ) ;
OR2X1_LVT U3 (.Y ( n239 ) , .A2 ( n236 ) , .A1 ( n42 ) ) ;
NOR3X0_LVT U4 (.Y ( n73 ) , .A1 ( n149 ) , .A3 ( n29 ) , .A2 ( PEready[6] ) ) ;
INVX1_LVT U5 (.A ( PEready[4] ) , .Y ( n149 ) ) ;
NOR2X0_LVT U7 (.Y ( n26 ) , .A2 ( n158 ) , .A1 ( n68 ) ) ;
NBUFFX2_LVT U8 (.A ( n112 ) , .Y ( n2 ) ) ;
NAND3X0_LVT U9 (.Y ( n3 ) , .A1 ( n19 ) , .A2 ( n20 ) , .A3 ( n21 ) ) ;
AND2X1_HVT U13 (.Y ( n76 ) , .A1 ( PEready[9] ) , .A2 ( n72 ) ) ;
AND3X1_LVT U14 (.Y ( n74 ) , .A3 ( n77 ) , .A2 ( PEready[10] ) , .A1 ( n157 ) ) ;
NAND2X0_LVT U15 (.A2 ( PEready[6] ) , .A1 ( PEout[48] ) , .Y ( n14 ) ) ;
AND2X1_HVT U17 (.Y ( n80 ) , .A1 ( n29 ) , .A2 ( n84 ) ) ;
INVX0_HVT U18 (.A ( n7 ) , .Y ( n56 ) ) ;
NAND3X0_LVT U19 (.Y ( n67 ) , .A1 ( PEready[7] ) , .A2 ( n147 ) , .A3 ( n75 ) ) ;
NAND2X0_LVT U20 (.A2 ( n75 ) , .A1 ( PEready[8] ) , .Y ( n7 ) ) ;
INVX0_LVT U23 (.A ( PEready[7] ) , .Y ( n148 ) ) ;
AND2X1_LVT U24 (.Y ( n17 ) , .A1 ( n69 ) , .A2 ( n207 ) ) ;
NAND2X0_HVT U25 (.A2 ( n78 ) , .A1 ( PEout[96] ) , .Y ( n62 ) ) ;
NAND2X0_HVT U26 (.A2 ( n81 ) , .A1 ( PEout[112] ) , .Y ( n53 ) ) ;
INVX0_HVT U27 (.A ( n15 ) , .Y ( n27 ) ) ;
AND2X1_LVT U28 (.Y ( n5 ) , .A1 ( n148 ) , .A2 ( n147 ) ) ;
NAND2X0_HVT U29 (.A2 ( n77 ) , .A1 ( PEready[11] ) , .Y ( n6 ) ) ;
AND2X1_LVT U31 (.Y ( n8 ) , .A1 ( n62 ) , .A2 ( n60 ) ) ;
AND2X1_LVT U32 (.Y ( n9 ) , .A1 ( n174 ) , .A2 ( n173 ) ) ;
AOI21X1_LVT U33 (.Y ( n33 ) , .A2 ( n32 ) , .A3 ( n83 ) , .A1 ( n242 ) ) ;
AO221X1_LVT U34 (.A5 ( n190 ) , .A1 ( PEout[69] ) , .A4 ( n91 ) , .Y ( n191 ) 
    , .A2 ( n106 ) , .A3 ( PEout[93] ) ) ;
AND2X1_HVT U35 (.Y ( n78 ) , .A1 ( PEready[12] ) , .A2 ( n85 ) ) ;
AOI222X1_LVT U36 (.A3 ( n229 ) , .A6 ( PEready[15] ) , .Y ( n11 ) 
    , .A5 ( PEout[121] ) , .A1 ( PEout[113] ) , .A4 ( n79 ) , .A2 ( n81 ) ) ;
AO221X1_LVT U37 (.A5 ( n161 ) , .A1 ( PEout[71] ) , .A4 ( n91 ) , .Y ( n162 ) 
    , .A2 ( n56 ) , .A3 ( PEout[95] ) ) ;
AO221X1_LVT U38 (.A5 ( n181 ) , .A1 ( PEout[70] ) , .A4 ( n91 ) , .Y ( n182 ) 
    , .A2 ( n56 ) , .A3 ( PEout[94] ) ) ;
AOI22X1_LVT U39 (.Y ( n19 ) , .A1 ( PEout[57] ) , .A4 ( n87 ) 
    , .A3 ( PEout[97] ) , .A2 ( n107 ) ) ;
NAND2X0_LVT U40 (.A2 ( n222 ) , .A1 ( PEout[0] ) , .Y ( n12 ) ) ;
NAND2X0_LVT U41 (.A2 ( n121 ) , .A1 ( PEout[8] ) , .Y ( n13 ) ) ;
NAND3X0_LVT U42 (.Y ( n167 ) , .A1 ( n12 ) , .A2 ( n13 ) , .A3 ( n14 ) ) ;
AO222X1_LVT U44 (.A1 ( PEout[114] ) , .A5 ( PEout[122] ) , .A6 ( PEready[15] ) 
    , .A3 ( n221 ) , .A2 ( n81 ) , .Y ( n15 ) , .A4 ( n79 ) ) ;
INVX0_HVT U45 (.A ( n150 ) , .Y ( n29 ) ) ;
NBUFFX2_LVT U46 (.A ( n74 ) , .Y ( n95 ) ) ;
OR2X1_LVT U47 (.Y ( n16 ) , .A2 ( n211 ) , .A1 ( n209 ) ) ;
OR2X1_LVT U48 (.Y ( n212 ) , .A2 ( n210 ) , .A1 ( n16 ) ) ;
AO222X1_LVT U49 (.A1 ( PEout[115] ) , .A5 ( PEout[123] ) , .A6 ( PEready[15] ) 
    , .A3 ( n212 ) , .A2 ( n81 ) , .Y ( n36 ) , .A4 ( n63 ) ) ;
INVX0_LVT U50 (.A ( PEready[11] ) , .Y ( n157 ) ) ;
AND2X1_HVT U51 (.Y ( n18 ) , .A1 ( PEout[83] ) , .A2 ( n95 ) ) ;
OR3X1_LVT U52 (.Y ( n210 ) , .A3 ( n97 ) , .A1 ( n17 ) , .A2 ( n18 ) ) ;
NAND3X0_LVT U53 (.Y ( n229 ) , .A1 ( n19 ) , .A2 ( n20 ) , .A3 ( n21 ) ) ;
AOI221X1_LVT U54 (.Y ( n20 ) , .A3 ( PEout[89] ) , .A2 ( n106 ) , .A4 ( n90 ) 
    , .A1 ( PEout[65] ) , .A5 ( n228 ) ) ;
AOI221X1_LVT U55 (.Y ( n21 ) , .A3 ( PEout[81] ) , .A2 ( n108 ) , .A4 ( n94 ) 
    , .A1 ( n226 ) , .A5 ( n96 ) ) ;
AO222X1_LVT U56 (.A1 ( PEout[113] ) , .A5 ( PEout[121] ) , .A6 ( PEready[15] ) 
    , .A3 ( n3 ) , .A2 ( n81 ) , .Y ( n22 ) , .A4 ( n79 ) ) ;
AND2X1_LVT U57 (.Y ( n81 ) , .A1 ( PEready[14] ) , .A2 ( n118 ) ) ;
AO22X1_LVT U58 (.A2 ( n120 ) , .A3 ( PEout[28] ) , .Y ( n197 ) , .A4 ( n119 ) 
    , .A1 ( PEout[20] ) ) ;
NAND2X0_LVT U61 (.A2 ( PEready[15] ) , .A1 ( PEout[120] ) , .Y ( n55 ) ) ;
MUX21X1_LVT U63 (.A1 ( n245 ) , .S0 ( n33 ) , .Y ( n246 ) , .A2 ( n11 ) ) ;
MUX21X1_LVT U64 (.Y ( n253 ) , .S0 ( n34 ) , .A1 ( n252 ) , .A2 ( n251 ) ) ;
AOI21X1_LVT U66 (.Y ( n34 ) , .A2 ( n242 ) , .A3 ( n83 ) , .A1 ( n32 ) ) ;
AND2X1_LVT U67 (.Y ( n23 ) , .A1 ( n152 ) , .A2 ( n153 ) ) ;
AND2X1_LVT U68 (.Y ( n24 ) , .A1 ( n84 ) , .A2 ( n150 ) ) ;
AND2X1_LVT U69 (.Y ( n71 ) , .A1 ( n24 ) , .A2 ( n149 ) ) ;
NAND2X0_LVT U70 (.A2 ( n61 ) , .A1 ( n8 ) , .Y ( n171 ) ) ;
NAND2X0_LVT U71 (.A2 ( n94 ) , .A1 ( PEout[80] ) , .Y ( n60 ) ) ;
endmodule




module PE_7_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U2 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U1 (.A ( B[3] ) , .Y ( n5 ) ) ;
XOR3X1_LVT U2_7 (.Y ( DIFF[7] ) , .A1 ( A[7] ) , .A3 ( carry[7] ) , .A2 ( n1 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
INVX1_LVT U10 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U9 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U8 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U7 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_LVT U6 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_HVT U5 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U4 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U3 (.A ( B[1] ) , .Y ( n7 ) ) ;
endmodule




module PE_7_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_0 (.CI ( 1'b1 ), .A ( A[0] ) , .CO ( carry[1] ) , .B ( n8 ) 
    , .S ( DIFF[0] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
XOR3X1_LVT U2_7 (.Y ( DIFF[7] ) , .A1 ( A[7] ) , .A3 ( carry[7] ) , .A2 ( n1 ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U8 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U7 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U6 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U5 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U4 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U3 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U2 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX0_LVT U1 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_7_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( B[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( carry[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_7 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , S1 , 
    R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_7_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , n15 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PE_7_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , n15 , N12 , N11 , N10 } ) ) ;


PE_7_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AO22X1_LVT U2 (.A2 ( n70 ) , .A3 ( n69 ) , .Y ( n51 ) , .A4 ( n68 ) 
    , .A1 ( R[7] ) ) ;
MUX21X1_LVT U4 (.Y ( difference[3] ) , .S0 ( n21 ) , .A1 ( N29 ) , .A2 ( N21 ) ) ;
MUX21X1_LVT U5 (.Y ( difference[4] ) , .S0 ( n51 ) , .A1 ( N30 ) , .A2 ( N22 ) ) ;
MUX21X1_LVT U61 (.Y ( difference[5] ) , .S0 ( n21 ) , .A1 ( N31 ) , .A2 ( N23 ) ) ;
MUX21X1_LVT U24 (.Y ( difference[6] ) , .S0 ( n51 ) , .A1 ( N32 ) , .A2 ( N24 ) ) ;
OR2X1_LVT U77 (.Y ( AccumulateIn[0] ) , .A2 ( n11 ) , .A1 ( n80 ) ) ;
OR2X1_LVT U76 (.Y ( AccumulateIn[1] ) , .A2 ( n11 ) , .A1 ( n79 ) ) ;
OR2X1_LVT U46 (.Y ( AccumulateIn[7] ) , .A2 ( n38 ) , .A1 ( n73 ) ) ;
OR2X1_LVT U42 (.Y ( AccumulateIn[5] ) , .A2 ( n38 ) , .A1 ( n75 ) ) ;
OR2X1_LVT U41 (.Y ( AccumulateIn[6] ) , .A2 ( n38 ) , .A1 ( n74 ) ) ;
OR2X1_LVT U40 (.Y ( AccumulateIn[4] ) , .A2 ( n38 ) , .A1 ( n76 ) ) ;
OR2X1_LVT U23 (.Y ( AccumulateIn[2] ) , .A2 ( n11 ) , .A1 ( n78 ) ) ;
MUX21X1_LVT U29 (.Y ( n15 ) , .S0 ( S1S2mux ) , .A1 ( S2[3] ) , .A2 ( S1[3] ) ) ;
INVX1_LVT U53 (.A ( N15 ) , .Y ( n18 ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n46 ) ) ;
INVX1_LVT U94 (.A ( N16 ) , .Y ( n66 ) ) ;
OA21X1_LVT U95 (.Y ( n57 ) , .A3 ( R[0] ) , .A2 ( n32 ) , .A1 ( R[1] ) ) ;
OA221X1_LVT U96 (.A1 ( R[3] ) , .A4 ( n12 ) , .A2 ( n16 ) , .A5 ( n61 ) 
    , .Y ( n62 ) , .A3 ( R[4] ) ) ;
AO21X1_LVT U97 (.A1 ( R[6] ) , .Y ( n69 ) , .A2 ( n66 ) , .A3 ( n65 ) ) ;
NAND2X0_LVT U98 (.A2 ( n67 ) , .A1 ( N17 ) , .Y ( n68 ) ) ;
MUX21X1_LVT U99 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U101 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U102 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n75 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U103 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n76 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U104 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n77 ) 
    , .A2 ( difference[3] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[4] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[7] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[6] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[5] (.Q ( Accumulate[5] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[5] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[2] (.Q ( Accumulate[2] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[2] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[1] (.Q ( Accumulate[1] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[1] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[0] (.Q ( Accumulate[0] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( n72 ) 
    , .CLK ( clock ) , .D ( n77 ) , .RSTB ( 1'b1 )) ;
AND2X1_LVT U3 (.Y ( n11 ) , .A1 ( Carry ) , .A2 ( n46 ) ) ;
MUX21X1_LVT U9 (.A1 ( N26 ) , .S0 ( n4 ) , .Y ( difference[0] ) , .A2 ( N18 ) ) ;
INVX1_LVT U15 (.A ( R[3] ) , .Y ( n5 ) ) ;
AND2X1_LVT U16 (.Y ( n49 ) , .A1 ( R[5] ) , .A2 ( n18 ) ) ;
AOI22X1_LVT U18 (.Y ( n47 ) , .A1 ( R[7] ) , .A4 ( n68 ) , .A3 ( n23 ) 
    , .A2 ( n70 ) ) ;
AOI22X1_LVT U19 (.Y ( n48 ) , .A1 ( R[7] ) , .A4 ( n68 ) , .A3 ( n23 ) 
    , .A2 ( n70 ) ) ;
INVX0_LVT U20 (.A ( R[7] ) , .Y ( n67 ) ) ;
MUX21X1_LVT U21 (.A1 ( N19 ) , .S0 ( n47 ) , .Y ( difference[1] ) , .A2 ( N27 ) ) ;
AO22X1_LVT U22 (.A2 ( n70 ) , .A3 ( n69 ) , .Y ( n4 ) , .A4 ( n68 ) 
    , .A1 ( R[7] ) ) ;
INVX0_HVT U26 (.A ( n15 ) , .Y ( n16 ) ) ;
OR2X1_LVT U27 (.Y ( n26 ) , .A2 ( n15 ) , .A1 ( n5 ) ) ;
INVX0_LVT U28 (.A ( n47 ) , .Y ( n21 ) ) ;
INVX0_LVT U31 (.A ( N17 ) , .Y ( n70 ) ) ;
AND3X1_LVT U32 (.A1 ( n30 ) , .Y ( n7 ) , .A2 ( n31 ) , .A3 ( n63 ) ) ;
MUX21X1_LVT U33 (.Y ( n35 ) , .S0 ( S1S2mux ) , .A1 ( S2[0] ) , .A2 ( S1[0] ) ) ;
AO21X1_LVT U37 (.A1 ( R[6] ) , .Y ( n23 ) , .A2 ( n66 ) , .A3 ( n7 ) ) ;
INVX0_LVT U38 (.A ( n32 ) , .Y ( N11 ) ) ;
NAND2X0_LVT U39 (.A2 ( n46 ) , .A1 ( Carry ) , .Y ( n72 ) ) ;
MUX21X1_LVT U43 (.A1 ( difference[0] ) , .S0 ( n46 ) , .Y ( n80 ) , .A2 ( N34 ) ) ;
INVX0_HVT U45 (.A ( n35 ) , .Y ( N10 ) ) ;
MUX21X1_LVT U47 (.Y ( n32 ) , .S0 ( S1S2mux ) , .A1 ( S2[1] ) , .A2 ( S1[1] ) ) ;
INVX0_LVT U50 (.A ( n72 ) , .Y ( n38 ) ) ;
INVX0_LVT U51 (.A ( n12 ) , .Y ( N14 ) ) ;
MUX21X1_LVT U52 (.A1 ( S2[4] ) , .S0 ( S1S2mux ) , .Y ( n12 ) , .A2 ( S1[4] ) ) ;
MUX21X1_LVT U54 (.A1 ( S2[5] ) , .S0 ( S1S2mux ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
INVX0_LVT U57 (.A ( N12 ) , .Y ( n58 ) ) ;
MUX21X1_LVT U59 (.A1 ( N25 ) , .S0 ( n48 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_LVT U60 (.A1 ( N20 ) , .S0 ( n48 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
MUX21X1_HVT U62 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n78 ) 
    , .A2 ( difference[2] ) ) ;
AO22X1_LVT U63 (.A2 ( n32 ) , .A3 ( n35 ) , .Y ( n59 ) , .A4 ( n57 ) 
    , .A1 ( R[1] ) ) ;
OR2X1_LVT U64 (.Y ( n25 ) , .A2 ( n50 ) , .A1 ( n49 ) ) ;
OR2X1_LVT U65 (.Y ( n63 ) , .A2 ( n62 ) , .A1 ( n25 ) ) ;
AND2X1_LVT U66 (.Y ( n50 ) , .A1 ( R[4] ) , .A2 ( n12 ) ) ;
MUX21X1_HVT U67 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n79 ) 
    , .A2 ( difference[1] ) ) ;
NAND2X0_LVT U68 (.A2 ( n59 ) , .A1 ( n60 ) , .Y ( n27 ) ) ;
NAND2X0_HVT U69 (.A2 ( n58 ) , .A1 ( R[2] ) , .Y ( n28 ) ) ;
NAND3X0_LVT U70 (.Y ( n61 ) , .A1 ( n27 ) , .A2 ( n26 ) , .A3 ( n28 ) ) ;
OR2X1_LVT U72 (.Y ( n30 ) , .A2 ( n18 ) , .A1 ( R[5] ) ) ;
OR2X1_LVT U73 (.Y ( n31 ) , .A2 ( n66 ) , .A1 ( R[6] ) ) ;
AND3X1_LVT U74 (.A1 ( n63 ) , .Y ( n65 ) , .A2 ( n31 ) , .A3 ( n30 ) ) ;
OR2X1_LVT U88 (.Y ( n60 ) , .A2 ( R[2] ) , .A1 ( n58 ) ) ;
MUX21X1_LVT U91 (.A1 ( S2[7] ) , .S0 ( S1S2mux ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
MUX21X1_LVT U92 (.A1 ( S2[6] ) , .S0 ( S1S2mux ) , .Y ( N16 ) , .A2 ( S1[6] ) ) ;
MUX21X1_LVT U93 (.A1 ( S2[2] ) , .S0 ( S1S2mux ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
endmodule




module PE_8_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_HVT U2 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX0_LVT U1 (.A ( B[7] ) , .Y ( n1 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U9 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U8 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX0_LVT U7 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U6 (.A ( B[6] ) , .Y ( n2 ) ) ;
OR2X1_LVT U5 (.Y ( carry[1] ) , .A2 ( n8 ) , .A1 ( A[0] ) ) ;
INVX0_HVT U4 (.A ( B[1] ) , .Y ( n7 ) ) ;
XNOR2X1_HVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_8_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX0_HVT U2 (.A ( B[3] ) , .Y ( n5 ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XOR3X1_LVT U2_7 (.A3 ( carry[7] ) , .Y ( DIFF[7] ) , .A1 ( A[7] ) , .A2 ( n1 ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U6 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U5 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U4 (.A ( B[7] ) , .Y ( n1 ) ) ;
XNOR2X1_HVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_8_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;



FADDX1_LVT U1_1 (.CI ( \carry[1] ) , .A ( A[1] ) , .CO ( \carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( \carry[2] ) , .A ( A[2] ) , .CO ( \carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( \carry[3] ) , .A ( A[3] ) , .CO ( \carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( \carry[4] ) , .A ( A[4] ) , .CO ( \carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( \carry[5] ) , .A ( A[5] ) , .CO ( \carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( \carry[6] ) , .A ( A[6] ) , .CO ( \carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_7 (.CI ( \carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U1 (.Y ( \carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
XOR2X1_HVT U3 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
endmodule




module PE_8 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , S1 , 
    R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_8_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , net14720 , N15 , N14 , n39 , net13540 , N11 , N10 } ) , 
    .A ( R ) ) ;


PE_8_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , net14720 , N15 , N14 , n39 , net13540 , N11 , N10 } ) ) ;


PE_8_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U2 (.Y ( n62 ) , .A1 ( n14 ) , .A2 ( n22 ) ) ;
INVX1_LVT U58 (.A ( N15 ) , .Y ( n17 ) ) ;
MUX21X1_LVT U28 (.Y ( N17 ) , .S0 ( S1S2mux ) , .A1 ( S2[7] ) , .A2 ( S1[7] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n61 ) ) ;
AND3X1_LVT U66 (.A1 ( n27 ) , .Y ( net8155 ) , .A2 ( n24 ) , .A3 ( n32 ) ) ;
MUX21X1_LVT U70 (.A1 ( S2[1] ) , .S0 ( S1S2mux ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
MUX21X1_LVT U71 (.A1 ( N18 ) , .S0 ( n51 ) , .Y ( difference[0] ) , .A2 ( N26 ) ) ;
AOI22X1_LVT U73 (.Y ( n51 ) , .A1 ( R[7] ) , .A4 ( n50 ) , .A3 ( n49 ) 
    , .A2 ( n48 ) ) ;
AO21X1_LVT U75 (.A1 ( R[6] ) , .Y ( n49 ) , .A2 ( n5 ) , .A3 ( net14666 ) ) ;
AO21X1_LVT U76 (.A1 ( R[6] ) , .Y ( n47 ) , .A2 ( n5 ) , .A3 ( net8155 ) ) ;
INVX1_LVT U77 (.A ( N17 ) , .Y ( n48 ) ) ;
AOI22X1_LVT U79 (.Y ( net9233 ) , .A1 ( R[7] ) , .A4 ( n50 ) , .A3 ( n47 ) 
    , .A2 ( n48 ) ) ;
AOI22X1_LVT U80 (.Y ( net9220 ) , .A1 ( R[7] ) , .A4 ( n50 ) , .A3 ( n47 ) 
    , .A2 ( n48 ) ) ;
NAND2X0_LVT U81 (.A2 ( net8153 ) , .A1 ( N17 ) , .Y ( n50 ) ) ;
OR2X1_LVT U82 (.Y ( AccumulateIn[0] ) , .A2 ( n52 ) , .A1 ( n75 ) ) ;
INVX0_LVT U84 (.A ( n5 ) , .Y ( net14720 ) ) ;
OR2X1_LVT U85 (.Y ( AccumulateIn[1] ) , .A2 ( n52 ) , .A1 ( n74 ) ) ;
MUX21X1_HVT U86 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U87 (.A1 ( N21 ) , .S0 ( net9233 ) , .Y ( difference[3] ) 
    , .A2 ( N29 ) ) ;
MUX21X1_HVT U88 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n72 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_HVT U89 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[5] ) ) ;
OR2X1_LVT U90 (.Y ( AccumulateIn[5] ) , .A2 ( n52 ) , .A1 ( n70 ) ) ;
OR2X1_LVT U91 (.Y ( AccumulateIn[6] ) , .A2 ( n52 ) , .A1 ( n69 ) ) ;
MUX21X1_LVT U92 (.A1 ( difference[0] ) , .S0 ( n61 ) , .Y ( n75 ) , .A2 ( N34 ) ) ;
MUX21X1_LVT U93 (.A1 ( N20 ) , .S0 ( net9220 ) , .Y ( difference[2] ) 
    , .A2 ( N28 ) ) ;
OR2X1_LVT U94 (.Y ( AccumulateIn[3] ) , .A2 ( n53 ) , .A1 ( n72 ) ) ;
INVX0_LVT U95 (.A ( n67 ) , .Y ( n53 ) ) ;
MUX21X1_LVT U96 (.A1 ( N22 ) , .S0 ( n51 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
AND2X1_LVT U97 (.Y ( n52 ) , .A1 ( Carry ) , .A2 ( n61 ) ) ;
OR2X1_LVT U99 (.Y ( AccumulateIn[2] ) , .A2 ( n52 ) , .A1 ( n73 ) ) ;
OR2X1_LVT U100 (.Y ( AccumulateIn[4] ) , .A2 ( n53 ) , .A1 ( n71 ) ) ;
MUX21X1_LVT U111 (.A1 ( S2[4] ) , .S0 ( S1S2mux ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
MUX21X1_LVT U112 (.A1 ( S2[5] ) , .S0 ( S1S2mux ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
MUX21X1_HVT U113 (.A1 ( N23 ) , .S0 ( net9233 ) , .Y ( difference[5] ) 
    , .A2 ( N31 ) ) ;
INVX1_LVT U114 (.A ( R[7] ) , .Y ( net8153 ) ) ;
MUX21X1_LVT U115 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n69 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U116 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U117 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[2] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[6] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[0] (.Q ( Accumulate[0] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[2] (.Q ( Accumulate[2] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[2] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[5] (.Q ( Accumulate[5] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[5] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[1] (.Q ( Accumulate[1] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[1] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[3] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[4] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( n67 ) 
    , .CLK ( clock ) , .D ( n68 ) , .RSTB ( 1'b1 )) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
MUX21X1_LVT U3 (.A1 ( S2[2] ) , .S0 ( S1S2mux ) , .Y ( n4 ) , .A2 ( S1[2] ) ) ;
MUX21X1_LVT U4 (.A1 ( S2[2] ) , .S0 ( S1S2mux ) , .Y ( n33 ) , .A2 ( S1[2] ) ) ;
MUX21X1_LVT U5 (.A1 ( S2[6] ) , .S0 ( S1S2mux ) , .Y ( n5 ) , .A2 ( S1[6] ) ) ;
MUX21X1_LVT U11 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n68 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U18 (.A1 ( N24 ) , .S0 ( n51 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_LVT U19 (.A1 ( N19 ) , .S0 ( net9220 ) , .Y ( difference[1] ) 
    , .A2 ( N27 ) ) ;
INVX0_HVT U22 (.A ( n11 ) , .Y ( N10 ) ) ;
OR2X1_LVT U23 (.Y ( net8963 ) , .A2 ( n5 ) , .A1 ( R[6] ) ) ;
NAND3X0_LVT U25 (.Y ( n26 ) , .A1 ( n62 ) , .A2 ( n39 ) , .A3 ( n23 ) ) ;
MUX21X1_LVT U27 (.Y ( n11 ) , .S0 ( S1S2mux ) , .A1 ( S2[0] ) , .A2 ( S1[0] ) ) ;
NAND2X0_HVT U29 (.A2 ( Carry ) , .A1 ( n61 ) , .Y ( n67 ) ) ;
MUX21X1_LVT U30 (.A1 ( N25 ) , .S0 ( net9233 ) , .Y ( difference[7] ) 
    , .A2 ( N33 ) ) ;
INVX1_LVT U32 (.A ( R[1] ) , .Y ( n12 ) ) ;
INVX1_LVT U33 (.A ( R[3] ) , .Y ( n14 ) ) ;
INVX1_LVT U34 (.A ( R[4] ) , .Y ( n15 ) ) ;
INVX1_LVT U35 (.A ( R[5] ) , .Y ( n16 ) ) ;
OA21X1_LVT U36 (.Y ( n19 ) , .A3 ( n20 ) , .A2 ( n14 ) , .A1 ( n39 ) ) ;
AND2X1_LVT U37 (.Y ( n21 ) , .A1 ( n22 ) , .A2 ( n23 ) ) ;
AND2X1_LVT U38 (.Y ( n24 ) , .A1 ( n26 ) , .A2 ( n25 ) ) ;
OA21X1_LVT U39 (.Y ( n27 ) , .A3 ( net8963 ) , .A2 ( R[5] ) , .A1 ( n17 ) ) ;
NAND2X0_LVT U40 (.A2 ( n29 ) , .A1 ( R[2] ) , .Y ( n28 ) ) ;
NAND2X0_LVT U43 (.A2 ( R[2] ) , .A1 ( n33 ) , .Y ( n20 ) ) ;
NAND2X0_LVT U44 (.A2 ( N11 ) , .A1 ( n12 ) , .Y ( n34 ) ) ;
NAND3X0_LVT U45 (.Y ( n35 ) , .A1 ( n11 ) , .A2 ( R[0] ) , .A3 ( n34 ) ) ;
NAND2X0_LVT U46 (.A2 ( R[1] ) , .A1 ( n13 ) , .Y ( n36 ) ) ;
NAND2X0_LVT U47 (.A2 ( n36 ) , .A1 ( n35 ) , .Y ( n29 ) ) ;
NAND2X0_LVT U48 (.A2 ( n29 ) , .A1 ( n4 ) , .Y ( n37 ) ) ;
NAND4X0_LVT U49 (.A2 ( n37 ) , .A4 ( n21 ) , .A3 ( n19 ) , .Y ( n32 ) 
    , .A1 ( n28 ) ) ;
NAND3X0_LVT U50 (.Y ( n25 ) , .A1 ( N14 ) , .A2 ( n15 ) , .A3 ( n23 ) ) ;
OR2X1_LVT U51 (.Y ( n22 ) , .A2 ( n15 ) , .A1 ( N14 ) ) ;
OR2X1_LVT U52 (.Y ( n23 ) , .A2 ( n16 ) , .A1 ( N15 ) ) ;
INVX1_LVT U53 (.A ( n4 ) , .Y ( net13540 ) ) ;
INVX0_LVT U54 (.A ( N11 ) , .Y ( n13 ) ) ;
AND3X1_LVT U59 (.A1 ( n32 ) , .Y ( net14666 ) , .A2 ( n24 ) , .A3 ( n27 ) ) ;
MUX21X1_HVT U63 (.A1 ( S2[3] ) , .S0 ( S1S2mux ) , .Y ( n39 ) , .A2 ( S1[3] ) ) ;
endmodule




module PE_9_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX1_LVT U2 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U1 (.A ( B[6] ) , .Y ( n2 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
OR2X1_LVT U10 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
INVX0_HVT U9 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX0_LVT U8 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_HVT U7 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U6 (.A ( B[3] ) , .Y ( n5 ) ) ;
XNOR2X1_HVT U5 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_HVT U4 (.A ( B[7] ) , .Y ( n1 ) ) ;
INVX0_HVT U3 (.A ( B[5] ) , .Y ( n3 ) ) ;
endmodule




module PE_9_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_HVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_HVT U1 (.A ( B[7] ) , .Y ( n1 ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_HVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
OR2X1_LVT U3 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
endmodule




module PE_9_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_LVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_9 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , S1 , 
    R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_9_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , n16 , N11 , N10 } ) , .A ( R ) ) ;


PE_9_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , n16 , N11 , N10 } ) ) ;


PE_9_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

MUX21X1_LVT U3 (.Y ( N11 ) , .S0 ( S1S2mux ) , .A1 ( S2[1] ) , .A2 ( S1[1] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n83 ) ) ;
NAND2X0_LVT U30 (.A2 ( n38 ) , .A1 ( n31 ) , .Y ( AccumulateIn[0] ) ) ;
INVX0_LVT U31 (.A ( N13 ) , .Y ( n51 ) ) ;
NAND2X0_LVT U32 (.A2 ( n51 ) , .A1 ( R[3] ) , .Y ( n26 ) ) ;
AND2X1_LVT U34 (.Y ( n9 ) , .A1 ( n26 ) , .A2 ( n28 ) ) ;
NAND2X0_LVT U35 (.A2 ( n62 ) , .A1 ( n37 ) , .Y ( AccumulateIn[2] ) ) ;
NAND2X0_LVT U36 (.A2 ( n62 ) , .A1 ( n41 ) , .Y ( AccumulateIn[5] ) ) ;
NAND2X0_LVT U37 (.A2 ( n27 ) , .A1 ( n9 ) , .Y ( n50 ) ) ;
NAND2X0_LVT U39 (.A2 ( n47 ) , .A1 ( R[2] ) , .Y ( n28 ) ) ;
AO22X1_LVT U40 (.A2 ( n60 ) , .A3 ( n20 ) , .Y ( n11 ) , .A4 ( n58 ) 
    , .A1 ( R[7] ) ) ;
MUX21X1_LVT U43 (.Y ( difference[2] ) , .S0 ( n19 ) , .A1 ( N20 ) , .A2 ( N28 ) ) ;
MUX21X1_LVT U44 (.A1 ( S2[2] ) , .S0 ( n6 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
INVX0_LVT U46 (.A ( N10 ) , .Y ( n44 ) ) ;
OR2X1_LVT U47 (.Y ( n49 ) , .A2 ( R[2] ) , .A1 ( n47 ) ) ;
MUX21X1_LVT U48 (.A1 ( S2[3] ) , .S0 ( S1S2mux ) , .Y ( N13 ) , .A2 ( S1[3] ) ) ;
MUX21X1_LVT U49 (.A1 ( N21 ) , .S0 ( n35 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
AOI22X1_LVT U50 (.Y ( n19 ) , .A1 ( R[7] ) , .A4 ( n58 ) , .A3 ( n59 ) 
    , .A2 ( n60 ) ) ;
AO21X1_LVT U51 (.A1 ( R[6] ) , .Y ( n20 ) , .A2 ( n56 ) , .A3 ( n55 ) ) ;
MUX21X1_HVT U53 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n68 ) 
    , .A2 ( difference[2] ) ) ;
INVX0_LVT U55 (.A ( n71 ) , .Y ( n31 ) ) ;
OR2X1_LVT U56 (.Y ( AccumulateIn[3] ) , .A2 ( n39 ) , .A1 ( n67 ) ) ;
MUX21X1_HVT U57 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n66 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_HVT U58 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n65 ) 
    , .A2 ( difference[5] ) ) ;
OR2X1_LVT U59 (.Y ( AccumulateIn[4] ) , .A2 ( n70 ) , .A1 ( n66 ) ) ;
OR2X1_LVT U61 (.Y ( AccumulateIn[1] ) , .A2 ( n39 ) , .A1 ( n69 ) ) ;
NAND2X0_LVT U63 (.A2 ( n49 ) , .A1 ( n48 ) , .Y ( n27 ) ) ;
OR2X1_LVT U64 (.Y ( n30 ) , .A2 ( n13 ) , .A1 ( R[4] ) ) ;
AND3X1_LVT U65 (.A1 ( n50 ) , .Y ( n52 ) , .A2 ( n30 ) , .A3 ( n29 ) ) ;
NAND2X0_LVT U66 (.A2 ( Carry ) , .A1 ( n83 ) , .Y ( n38 ) ) ;
MUX21X1_LVT U67 (.A1 ( S2[0] ) , .S0 ( S1S2mux ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
MUX21X1_HVT U68 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n69 ) 
    , .A2 ( difference[1] ) ) ;
INVX0_LVT U69 (.A ( N11 ) , .Y ( n46 ) ) ;
NAND2X0_LVT U70 (.A2 ( Carry ) , .A1 ( n83 ) , .Y ( n62 ) ) ;
INVX0_LVT U71 (.A ( n64 ) , .Y ( n40 ) ) ;
INVX0_LVT U72 (.A ( n68 ) , .Y ( n37 ) ) ;
MUX21X1_LVT U75 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n63 ) 
    , .A2 ( difference[7] ) ) ;
INVX1_LVT U76 (.A ( n65 ) , .Y ( n41 ) ) ;
AOI22X1_LVT U77 (.Y ( n36 ) , .A1 ( R[7] ) , .A4 ( n58 ) , .A3 ( n20 ) 
    , .A2 ( n60 ) ) ;
AOI22X1_LVT U78 (.Y ( n35 ) , .A1 ( R[7] ) , .A4 ( n58 ) , .A3 ( n59 ) 
    , .A2 ( n60 ) ) ;
INVX0_LVT U82 (.A ( n62 ) , .Y ( n39 ) ) ;
INVX0_LVT U83 (.A ( n38 ) , .Y ( n70 ) ) ;
MUX21X1_HVT U84 (.A1 ( N24 ) , .S0 ( n36 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_HVT U85 (.A1 ( N23 ) , .S0 ( n35 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
MUX21X1_HVT U86 (.A1 ( N22 ) , .S0 ( n36 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
INVX0_LVT U87 (.A ( N12 ) , .Y ( n47 ) ) ;
MUX21X1_LVT U88 (.A1 ( S2[7] ) , .S0 ( n6 ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
MUX21X1_LVT U89 (.A1 ( S2[6] ) , .S0 ( n6 ) , .Y ( N16 ) , .A2 ( S1[6] ) ) ;
MUX21X1_LVT U90 (.A1 ( S2[5] ) , .S0 ( n6 ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
MUX21X1_LVT U91 (.A1 ( S2[4] ) , .S0 ( S1S2mux ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
INVX1_LVT U92 (.A ( N17 ) , .Y ( n60 ) ) ;
OA21X1_LVT U93 (.Y ( n45 ) , .A3 ( R[0] ) , .A2 ( n46 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U94 (.A2 ( R[1] ) , .A3 ( n45 ) , .Y ( n48 ) , .A4 ( n44 ) 
    , .A1 ( n46 ) ) ;
OA221X1_LVT U95 (.A1 ( R[5] ) , .A4 ( n56 ) , .A2 ( n54 ) , .A5 ( n53 ) 
    , .Y ( n55 ) , .A3 ( R[6] ) ) ;
NAND2X0_LVT U96 (.A2 ( n57 ) , .A1 ( N17 ) , .Y ( n58 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_LVT U5 (.A1 ( N26 ) , .S0 ( n11 ) , .Y ( difference[0] ) , .A2 ( N18 ) ) ;
INVX0_LVT U9 (.A ( N16 ) , .Y ( n56 ) ) ;
AND2X1_LVT U10 (.Y ( n4 ) , .A1 ( R[5] ) , .A2 ( n54 ) ) ;
AND2X1_LVT U11 (.Y ( n5 ) , .A1 ( R[4] ) , .A2 ( n13 ) ) ;
OR3X1_LVT U12 (.Y ( n53 ) , .A3 ( n52 ) , .A1 ( n4 ) , .A2 ( n5 ) ) ;
MUX21X1_LVT U13 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[0] ) ) ;
INVX1_LVT U14 (.A ( N14 ) , .Y ( n13 ) ) ;
MUX21X1_LVT U15 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n67 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_HVT U16 (.A1 ( difference[6] ) , .S0 ( n83 ) , .Y ( n64 ) , .A2 ( N40 ) ) ;
NBUFFX2_HVT U17 (.A ( N12 ) , .Y ( n16 ) ) ;
MUX21X1_LVT U19 (.A1 ( N19 ) , .S0 ( n36 ) , .Y ( difference[1] ) , .A2 ( N27 ) ) ;
NBUFFX2_LVT U20 (.A ( S1S2mux ) , .Y ( n6 ) ) ;
OR2X1_LVT U21 (.Y ( n29 ) , .A2 ( n51 ) , .A1 ( R[3] ) ) ;
INVX0_LVT U24 (.A ( N15 ) , .Y ( n54 ) ) ;
OR2X1_LVT U25 (.Y ( AccumulateIn[7] ) , .A2 ( n70 ) , .A1 ( n63 ) ) ;
AO21X1_LVT U26 (.Y ( n59 ) , .A1 ( R[6] ) , .A2 ( n56 ) , .A3 ( n55 ) ) ;
MUX21X1_LVT U27 (.A1 ( N25 ) , .S0 ( n35 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
INVX0_LVT U28 (.A ( R[7] ) , .Y ( n57 ) ) ;
NAND2X0_LVT U29 (.A2 ( n38 ) , .A1 ( n40 ) , .Y ( AccumulateIn[6] ) ) ;
endmodule




module PE_10_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_HVT U2 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U1 (.A ( B[1] ) , .Y ( n7 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U9 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U8 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U7 (.A ( B[7] ) , .Y ( n1 ) ) ;
INVX0_LVT U6 (.A ( B[0] ) , .Y ( n8 ) ) ;
OR2X1_LVT U5 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_LVT U4 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_LVT U3 (.A ( B[5] ) , .Y ( n3 ) ) ;
endmodule




module PE_10_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_HVT U2 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX0_HVT U1 (.A ( B[5] ) , .Y ( n3 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U5 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U4 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_LVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_10_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( n1 ) , .A1 ( A[0] ) ) ;
NBUFFX2_LVT U1 (.A ( B[0] ) , .Y ( n1 ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
endmodule




module PE_10 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , 
    S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_10_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , n5 , N10 } ) , .A ( R ) ) ;


PE_10_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , n5 , N10 } ) ) ;


PE_10_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

MUX21X1_LVT U16 (.A1 ( S2[2] ) , .S0 ( n21 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n81 ) ) ;
MUX21X1_LVT U95 (.A1 ( N22 ) , .S0 ( n37 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
MUX21X1_LVT U96 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U97 (.A1 ( N21 ) , .S0 ( n36 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
MUX21X1_LVT U98 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n75 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U99 (.A1 ( N20 ) , .S0 ( n37 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
MUX21X1_LVT U100 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n76 ) 
    , .A2 ( difference[2] ) ) ;
OR2X1_LVT U101 (.Y ( AccumulateIn[2] ) , .A2 ( n30 ) , .A1 ( n76 ) ) ;
OR2X1_LVT U102 (.Y ( AccumulateIn[1] ) , .A2 ( n30 ) , .A1 ( n77 ) ) ;
MUX21X1_LVT U103 (.A1 ( N18 ) , .S0 ( n38 ) , .Y ( difference[0] ) , .A2 ( N26 ) ) ;
DFFSSRX1_LVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[7] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[4] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[6] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( n70 ) 
    , .CLK ( clock ) , .D ( n75 ) , .RSTB ( 1'b1 )) ;
DFFX1_HVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_HVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
DFFX1_HVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_HVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
NAND2X0_LVT U3 (.A1 ( R[2] ) , .A2 ( n56 ) , .Y ( n50 ) ) ;
NBUFFX2_LVT U4 (.A ( difference[1] ) , .Y ( n4 ) ) ;
MUX21X1_LVT U5 (.Y ( n9 ) , .S0 ( n13 ) , .A1 ( S1[3] ) , .A2 ( S2[3] ) ) ;
INVX0_HVT U12 (.A ( n9 ) , .Y ( N13 ) ) ;
INVX1_LVT U13 (.A ( N17 ) , .Y ( n68 ) ) ;
OR2X1_LVT U14 (.Y ( AccumulateIn[0] ) , .A2 ( n15 ) , .A1 ( n78 ) ) ;
INVX0_HVT U15 (.A ( n10 ) , .Y ( N10 ) ) ;
MUX21X1_HVT U18 (.A1 ( S2[1] ) , .S0 ( n8 ) , .Y ( n5 ) , .A2 ( S1[1] ) ) ;
MUX21X1_LVT U19 (.A1 ( S2[1] ) , .S0 ( n24 ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
OR2X1_LVT U20 (.Y ( AccumulateIn[7] ) , .A2 ( n31 ) , .A1 ( n71 ) ) ;
INVX0_HVT U22 (.A ( R[7] ) , .Y ( n65 ) ) ;
AOI22X1_HVT U23 (.Y ( n36 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n67 ) 
    , .A2 ( n68 ) ) ;
AND2X1_LVT U24 (.Y ( n25 ) , .A1 ( n81 ) , .A2 ( Carry ) ) ;
INVX0_LVT U25 (.A ( n16 ) , .Y ( n70 ) ) ;
INVX0_LVT U26 (.A ( n23 ) , .Y ( n6 ) ) ;
INVX0_LVT U27 (.A ( S1S2mux ) , .Y ( n23 ) ) ;
NBUFFX2_LVT U28 (.A ( n6 ) , .Y ( n47 ) ) ;
INVX0_LVT U29 (.A ( n6 ) , .Y ( n7 ) ) ;
INVX1_LVT U30 (.A ( n7 ) , .Y ( n8 ) ) ;
INVX0_LVT U32 (.A ( n24 ) , .Y ( n14 ) ) ;
MUX21X1_LVT U33 (.A1 ( S2[0] ) , .S0 ( n47 ) , .Y ( n10 ) , .A2 ( S1[0] ) ) ;
NBUFFX2_LVT U34 (.A ( n14 ) , .Y ( n13 ) ) ;
AND2X1_LVT U35 (.Y ( n16 ) , .A1 ( Carry ) , .A2 ( n81 ) ) ;
MUX21X1_LVT U36 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n78 ) , .A2 ( n29 ) ) ;
NBUFFX2_LVT U37 (.A ( n25 ) , .Y ( n30 ) ) ;
INVX0_LVT U38 (.A ( n70 ) , .Y ( n15 ) ) ;
OR2X1_LVT U41 (.Y ( n58 ) , .A2 ( R[2] ) , .A1 ( n56 ) ) ;
INVX0_LVT U42 (.A ( n14 ) , .Y ( n21 ) ) ;
INVX0_LVT U43 (.A ( n23 ) , .Y ( n24 ) ) ;
AND2X1_LVT U44 (.Y ( n22 ) , .A1 ( n26 ) , .A2 ( n27 ) ) ;
AND2X1_LVT U45 (.Y ( n64 ) , .A1 ( n62 ) , .A2 ( n22 ) ) ;
OR2X1_LVT U46 (.Y ( n26 ) , .A2 ( n63 ) , .A1 ( R[5] ) ) ;
OR2X1_HVT U47 (.Y ( n27 ) , .A2 ( n40 ) , .A1 ( R[6] ) ) ;
MUX21X1_HVT U48 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n77 ) , .A2 ( n4 ) ) ;
MUX21X1_LVT U49 (.Y ( difference[1] ) , .S0 ( n28 ) , .A1 ( N19 ) , .A2 ( N27 ) ) ;
INVX0_LVT U50 (.A ( N15 ) , .Y ( n63 ) ) ;
MUX21X1_LVT U51 (.A1 ( S2[5] ) , .S0 ( n8 ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
NBUFFX2_LVT U52 (.A ( n38 ) , .Y ( n28 ) ) ;
OR2X1_LVT U53 (.Y ( AccumulateIn[6] ) , .A2 ( n31 ) , .A1 ( n72 ) ) ;
OR2X1_LVT U54 (.Y ( AccumulateIn[4] ) , .A2 ( n31 ) , .A1 ( n74 ) ) ;
NBUFFX2_LVT U55 (.A ( difference[0] ) , .Y ( n29 ) ) ;
INVX0_LVT U57 (.A ( N11 ) , .Y ( n55 ) ) ;
NBUFFX2_LVT U58 (.A ( n16 ) , .Y ( n31 ) ) ;
NAND2X0_LVT U61 (.A2 ( n9 ) , .A1 ( R[3] ) , .Y ( n48 ) ) ;
INVX0_HVT U62 (.A ( n40 ) , .Y ( N16 ) ) ;
AOI22X1_LVT U64 (.Y ( n37 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n67 ) 
    , .A2 ( n68 ) ) ;
INVX0_LVT U65 (.A ( R[4] ) , .Y ( n39 ) ) ;
AOI22X1_LVT U66 (.Y ( n38 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n67 ) 
    , .A2 ( n68 ) ) ;
NAND2X0_LVT U71 (.A2 ( N14 ) , .A1 ( n39 ) , .Y ( n52 ) ) ;
INVX0_LVT U72 (.A ( n47 ) , .Y ( n43 ) ) ;
MUX21X1_LVT U73 (.A1 ( S1[4] ) , .S0 ( n43 ) , .Y ( N14 ) , .A2 ( S2[4] ) ) ;
MUX21X1_LVT U74 (.A1 ( S1[6] ) , .S0 ( n43 ) , .Y ( n40 ) , .A2 ( S2[6] ) ) ;
INVX0_LVT U75 (.A ( N14 ) , .Y ( n61 ) ) ;
NAND2X0_LVT U76 (.A2 ( n57 ) , .A1 ( n58 ) , .Y ( n49 ) ) ;
NAND3X0_LVT U77 (.Y ( n59 ) , .A1 ( n49 ) , .A2 ( n48 ) , .A3 ( n50 ) ) ;
INVX0_LVT U78 (.A ( N12 ) , .Y ( n56 ) ) ;
OR2X1_HVT U79 (.Y ( n51 ) , .A2 ( n9 ) , .A1 ( R[3] ) ) ;
AND3X1_LVT U80 (.A1 ( n59 ) , .Y ( n60 ) , .A2 ( n52 ) , .A3 ( n51 ) ) ;
MUX21X1_HVT U81 (.A1 ( S2[7] ) , .S0 ( n8 ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
OA21X1_LVT U82 (.Y ( n54 ) , .A3 ( R[0] ) , .A2 ( n55 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U83 (.A2 ( n55 ) , .A3 ( n54 ) , .Y ( n57 ) , .A4 ( n10 ) 
    , .A1 ( R[1] ) ) ;
AO221X1_LVT U84 (.A5 ( n60 ) , .A1 ( R[5] ) , .A4 ( n61 ) , .Y ( n62 ) 
    , .A2 ( n63 ) , .A3 ( R[4] ) ) ;
AO21X1_LVT U85 (.A1 ( R[6] ) , .Y ( n67 ) , .A2 ( n40 ) , .A3 ( n64 ) ) ;
NAND2X0_LVT U86 (.A2 ( n65 ) , .A1 ( N17 ) , .Y ( n66 ) ) ;
MUX21X1_LVT U87 (.A1 ( N25 ) , .S0 ( n36 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_LVT U88 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U90 (.A1 ( N24 ) , .S0 ( n37 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_LVT U91 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n72 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U92 (.A1 ( N23 ) , .S0 ( n36 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
MUX21X1_LVT U93 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[5] ) ) ;
OR2X1_LVT U94 (.Y ( AccumulateIn[5] ) , .A2 ( n25 ) , .A1 ( n73 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
endmodule




module PE_11_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_LVT U2 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U1 (.A ( B[5] ) , .Y ( n3 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U9 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX0_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
OR2X1_LVT U7 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
INVX0_HVT U6 (.A ( B[1] ) , .Y ( n7 ) ) ;
XNOR2X1_HVT U5 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX1_LVT U4 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_11_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX0_HVT U2 (.A ( B[5] ) , .Y ( n3 ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XOR3X1_LVT U2_7 (.A3 ( carry[7] ) , .Y ( DIFF[7] ) , .A1 ( A[7] ) , .A2 ( n1 ) ) ;
FADDX1_HVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U4 (.A ( B[7] ) , .Y ( n1 ) ) ;
XNOR2X1_HVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_11_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_11 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , 
    S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_11_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PE_11_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) ) ;


PE_11_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AOI22X1_LVT U2 (.Y ( n74 ) , .A1 ( R[7] ) , .A4 ( n49 ) , .A3 ( n50 ) 
    , .A2 ( n51 ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n73 ) ) ;
OR2X1_LVT U49 (.Y ( n18 ) , .A2 ( n41 ) , .A1 ( R[3] ) ) ;
OR2X1_LVT U50 (.Y ( n19 ) , .A2 ( n43 ) , .A1 ( R[4] ) ) ;
AND3X1_LVT U51 (.A1 ( n19 ) , .Y ( n42 ) , .A2 ( n18 ) , .A3 ( n40 ) ) ;
INVX0_LVT U52 (.A ( N14 ) , .Y ( n43 ) ) ;
MUX21X1_LVT U53 (.A1 ( S2[6] ) , .S0 ( n26 ) , .Y ( N16 ) , .A2 ( S1[6] ) ) ;
NAND2X0_HVT U54 (.A2 ( n48 ) , .A1 ( N17 ) , .Y ( n49 ) ) ;
NBUFFX2_LVT U55 (.A ( S1S2mux ) , .Y ( n20 ) ) ;
MUX21X1_LVT U56 (.Y ( difference[0] ) , .S0 ( n74 ) , .A1 ( N18 ) , .A2 ( N26 ) ) ;
MUX21X1_LVT U57 (.Y ( difference[1] ) , .S0 ( n4 ) , .A1 ( N19 ) , .A2 ( N27 ) ) ;
INVX0_LVT U60 (.A ( n54 ) , .Y ( n30 ) ) ;
INVX0_LVT U61 (.A ( n55 ) , .Y ( n31 ) ) ;
OR2X1_LVT U64 (.Y ( AccumulateIn[5] ) , .A2 ( n22 ) , .A1 ( n56 ) ) ;
AND2X1_LVT U65 (.Y ( n22 ) , .A1 ( Carry ) , .A2 ( n73 ) ) ;
INVX0_LVT U67 (.A ( N10 ) , .Y ( n34 ) ) ;
NBUFFX2_LVT U68 (.A ( n5 ) , .Y ( n26 ) ) ;
AND2X1_LVT U69 (.Y ( n29 ) , .A1 ( Carry ) , .A2 ( n73 ) ) ;
MUX21X1_HVT U70 (.A1 ( S2[4] ) , .S0 ( n20 ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
MUX21X1_HVT U71 (.A1 ( N25 ) , .S0 ( n74 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_HVT U72 (.A1 ( N24 ) , .S0 ( n4 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_HVT U73 (.A1 ( N23 ) , .S0 ( n74 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
MUX21X1_HVT U74 (.A1 ( N22 ) , .S0 ( n4 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
MUX21X1_HVT U75 (.A1 ( N20 ) , .S0 ( n74 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
INVX0_LVT U76 (.A ( N11 ) , .Y ( n36 ) ) ;
MUX21X1_HVT U77 (.A1 ( S2[7] ) , .S0 ( n26 ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
MUX21X1_LVT U78 (.A1 ( S2[3] ) , .S0 ( n26 ) , .Y ( N13 ) , .A2 ( S1[3] ) ) ;
MUX21X1_LVT U79 (.A1 ( S2[2] ) , .S0 ( n20 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
OA21X1_LVT U80 (.Y ( n35 ) , .A3 ( R[0] ) , .A2 ( n36 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U81 (.A2 ( R[1] ) , .A3 ( n35 ) , .Y ( n38 ) , .A4 ( n34 ) 
    , .A1 ( n36 ) ) ;
AO222X1_LVT U82 (.A1 ( R[3] ) , .A5 ( R[2] ) , .A6 ( n37 ) , .A3 ( n38 ) 
    , .A2 ( n41 ) , .Y ( n40 ) , .A4 ( n39 ) ) ;
AO221X1_LVT U83 (.A5 ( n42 ) , .A1 ( R[5] ) , .A4 ( R[4] ) , .Y ( n44 ) 
    , .A2 ( n45 ) , .A3 ( n43 ) ) ;
OA221X1_LVT U84 (.A1 ( R[5] ) , .A4 ( n47 ) , .A2 ( n45 ) , .A5 ( n44 ) 
    , .Y ( n46 ) , .A3 ( R[6] ) ) ;
AO21X1_LVT U85 (.A1 ( R[6] ) , .Y ( n50 ) , .A2 ( n47 ) , .A3 ( n46 ) ) ;
INVX1_LVT U86 (.A ( R[7] ) , .Y ( n48 ) ) ;
MUX21X1_LVT U87 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n58 ) 
    , .A2 ( difference[3] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
INVX0_LVT U4 (.A ( n74 ) , .Y ( n16 ) ) ;
AOI22X1_LVT U5 (.Y ( n4 ) , .A1 ( R[7] ) , .A4 ( n49 ) , .A3 ( n50 ) 
    , .A2 ( n51 ) ) ;
MUX21X1_LVT U10 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n61 ) , .A2 ( n7 ) ) ;
MUX21X1_LVT U14 (.A1 ( difference[7] ) , .S0 ( n73 ) , .Y ( n54 ) , .A2 ( N41 ) ) ;
OR2X1_LVT U15 (.Y ( AccumulateIn[2] ) , .A2 ( n29 ) , .A1 ( n59 ) ) ;
OR2X1_LVT U16 (.Y ( AccumulateIn[0] ) , .A2 ( n29 ) , .A1 ( n61 ) ) ;
NAND2X0_LVT U17 (.A2 ( n53 ) , .A1 ( n31 ) , .Y ( AccumulateIn[6] ) ) ;
NAND2X0_LVT U18 (.A2 ( n53 ) , .A1 ( n30 ) , .Y ( AccumulateIn[7] ) ) ;
NAND2X0_LVT U19 (.A2 ( Carry ) , .A1 ( n73 ) , .Y ( n53 ) ) ;
OR2X1_LVT U20 (.Y ( AccumulateIn[4] ) , .A2 ( n29 ) , .A1 ( n57 ) ) ;
OR2X1_LVT U21 (.Y ( AccumulateIn[3] ) , .A2 ( n22 ) , .A1 ( n58 ) ) ;
OR2X1_LVT U22 (.Y ( AccumulateIn[1] ) , .A2 ( n29 ) , .A1 ( n60 ) ) ;
INVX1_LVT U23 (.A ( N15 ) , .Y ( n45 ) ) ;
MUX21X1_LVT U24 (.A1 ( S2[1] ) , .S0 ( n15 ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
NBUFFX2_LVT U25 (.A ( n5 ) , .Y ( n15 ) ) ;
INVX0_LVT U26 (.A ( N13 ) , .Y ( n41 ) ) ;
NBUFFX2_LVT U28 (.A ( S1S2mux ) , .Y ( n5 ) ) ;
MUX21X1_LVT U29 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n60 ) 
    , .A2 ( difference[1] ) ) ;
NBUFFX2_LVT U30 (.A ( difference[0] ) , .Y ( n7 ) ) ;
MUX21X1_HVT U31 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n56 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U33 (.A1 ( S2[0] ) , .S0 ( n26 ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
MUX21X1_HVT U34 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n55 ) 
    , .A2 ( difference[6] ) ) ;
OR2X1_LVT U36 (.Y ( n39 ) , .A2 ( R[2] ) , .A1 ( n37 ) ) ;
INVX0_LVT U37 (.A ( N12 ) , .Y ( n37 ) ) ;
INVX0_LVT U40 (.A ( N16 ) , .Y ( n47 ) ) ;
INVX0_LVT U42 (.A ( N17 ) , .Y ( n51 ) ) ;
MUX21X1_LVT U43 (.A1 ( S2[5] ) , .S0 ( n26 ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
MUX21X1_HVT U44 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n59 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U45 (.Y ( difference[3] ) , .S0 ( n16 ) , .A1 ( N29 ) , .A2 ( N21 ) ) ;
MUX21X1_HVT U46 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n57 ) 
    , .A2 ( difference[4] ) ) ;
endmodule




module PE_12_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_HVT U2 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX0_HVT U1 (.A ( B[1] ) , .Y ( n7 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U8 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U7 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U6 (.A ( B[7] ) , .Y ( n1 ) ) ;
INVX0_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
OR2X1_LVT U4 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_LVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_12_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
OR2X1_LVT U2 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_HVT U1 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
FADDX1_HVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_12_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_LVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
endmodule




module PE_12 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , 
    S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_12_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PE_12_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) ) ;


PE_12_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

INVX0_HVT U1 (.A ( newDist ) , .Y ( n76 ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( n62 ) 
    , .CLK ( clock ) , .D ( n67 ) , .RSTB ( 1'b1 )) ;
OR2X1_LVT U3 (.Y ( AccumulateIn[0] ) , .A2 ( n11 ) , .A1 ( n70 ) ) ;
OR2X1_LVT U4 (.Y ( AccumulateIn[1] ) , .A2 ( n11 ) , .A1 ( n69 ) ) ;
OR2X1_LVT U5 (.Y ( AccumulateIn[2] ) , .A2 ( n26 ) , .A1 ( n68 ) ) ;
AND2X1_LVT U9 (.A2 ( n76 ) , .A1 ( Carry ) , .Y ( n26 ) ) ;
MUX21X1_HVT U11 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[0] ) ) ;
NAND2X0_LVT U12 (.A2 ( Carry ) , .A1 ( n76 ) , .Y ( n62 ) ) ;
AOI22X1_LVT U13 (.A3 ( n12 ) , .A1 ( R[7] ) , .A2 ( n60 ) , .A4 ( n58 ) 
    , .Y ( n5 ) ) ;
MUX21X1_LVT U14 (.A1 ( S2[2] ) , .S0 ( n34 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
NAND2X0_HVT U16 (.A2 ( R[4] ) , .A1 ( n52 ) , .Y ( n6 ) ) ;
NAND2X0_HVT U17 (.A2 ( n54 ) , .A1 ( R[5] ) , .Y ( n7 ) ) ;
AO21X1_LVT U18 (.A1 ( R[6] ) , .Y ( n59 ) , .A2 ( n56 ) , .A3 ( n55 ) ) ;
AO21X1_LVT U19 (.A1 ( R[6] ) , .Y ( n12 ) , .A2 ( n56 ) , .A3 ( n55 ) ) ;
MUX21X1_LVT U20 (.Y ( difference[4] ) , .S0 ( n23 ) , .A1 ( N22 ) , .A2 ( N30 ) ) ;
MUX21X1_LVT U21 (.A1 ( N23 ) , .S0 ( n5 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
AOI22X1_LVT U22 (.Y ( n8 ) , .A1 ( R[7] ) , .A4 ( n58 ) , .A3 ( n59 ) 
    , .A2 ( n60 ) ) ;
INVX0_LVT U23 (.A ( N13 ) , .Y ( n9 ) ) ;
AND2X1_LVT U26 (.Y ( n11 ) , .A1 ( Carry ) , .A2 ( n76 ) ) ;
MUX21X1_LVT U27 (.A1 ( S2[1] ) , .S0 ( n34 ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
OR2X1_LVT U31 (.Y ( n40 ) , .A2 ( n54 ) , .A1 ( R[5] ) ) ;
MUX21X1_LVT U32 (.A1 ( N18 ) , .S0 ( n8 ) , .Y ( difference[0] ) , .A2 ( N26 ) ) ;
NAND3X0_LVT U33 (.Y ( n53 ) , .A1 ( n10 ) , .A2 ( n6 ) , .A3 ( n7 ) ) ;
OAI221X1_LVT U34 (.Y ( n10 ) , .A5 ( n50 ) , .A1 ( R[3] ) , .A4 ( n52 ) 
    , .A3 ( R[4] ) , .A2 ( n9 ) ) ;
MUX21X1_LVT U36 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n63 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U37 (.Y ( difference[7] ) , .S0 ( n5 ) , .A1 ( N25 ) , .A2 ( N33 ) ) ;
MUX21X1_LVT U38 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n68 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U39 (.A1 ( N24 ) , .S0 ( n23 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_LVT U40 (.A1 ( S2[5] ) , .S0 ( S1S2mux ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
MUX21X1_LVT U41 (.A1 ( S2[4] ) , .S0 ( n34 ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
NAND2X0_LVT U42 (.A2 ( N12 ) , .A1 ( n44 ) , .Y ( n49 ) ) ;
NBUFFX2_LVT U44 (.A ( S1S2mux ) , .Y ( n34 ) ) ;
MUX21X1_LVT U45 (.A1 ( S2[6] ) , .S0 ( S1S2mux ) , .Y ( N16 ) , .A2 ( S1[6] ) ) ;
INVX0_LVT U47 (.A ( N17 ) , .Y ( n60 ) ) ;
MUX21X1_LVT U49 (.A1 ( S2[3] ) , .S0 ( S1S2mux ) , .Y ( N13 ) , .A2 ( S1[3] ) ) ;
MUX21X1_HVT U50 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n64 ) 
    , .A2 ( difference[6] ) ) ;
INVX0_LVT U53 (.A ( N10 ) , .Y ( n45 ) ) ;
INVX0_LVT U54 (.A ( N12 ) , .Y ( n20 ) ) ;
OR2X1_LVT U56 (.Y ( AccumulateIn[7] ) , .A2 ( n26 ) , .A1 ( n63 ) ) ;
OR2X1_LVT U57 (.Y ( AccumulateIn[4] ) , .A2 ( n11 ) , .A1 ( n66 ) ) ;
AOI22X1_LVT U58 (.Y ( n23 ) , .A1 ( R[7] ) , .A4 ( n58 ) , .A3 ( n12 ) 
    , .A2 ( n60 ) ) ;
INVX0_LVT U59 (.A ( N14 ) , .Y ( n52 ) ) ;
MUX21X1_HVT U60 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n69 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U62 (.A1 ( S2[0] ) , .S0 ( n34 ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
MUX21X1_LVT U63 (.A1 ( N21 ) , .S0 ( n5 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
AND2X1_LVT U64 (.Y ( n27 ) , .A1 ( n40 ) , .A2 ( n41 ) ) ;
AND2X1_LVT U65 (.Y ( n55 ) , .A1 ( n53 ) , .A2 ( n27 ) ) ;
INVX0_LVT U66 (.A ( N11 ) , .Y ( n47 ) ) ;
INVX0_LVT U67 (.A ( N16 ) , .Y ( n56 ) ) ;
INVX1_LVT U70 (.A ( n65 ) , .Y ( n39 ) ) ;
INVX1_LVT U71 (.A ( n64 ) , .Y ( n38 ) ) ;
OR2X1_LVT U72 (.Y ( n41 ) , .A2 ( n56 ) , .A1 ( R[6] ) ) ;
INVX0_LVT U79 (.A ( N15 ) , .Y ( n54 ) ) ;
NAND2X0_HVT U81 (.A2 ( n62 ) , .A1 ( n38 ) , .Y ( AccumulateIn[6] ) ) ;
NAND2X0_HVT U82 (.A2 ( n62 ) , .A1 ( n39 ) , .Y ( AccumulateIn[5] ) ) ;
MUX21X1_HVT U83 (.A1 ( N20 ) , .S0 ( n8 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
MUX21X1_HVT U84 (.A1 ( S2[7] ) , .S0 ( S1S2mux ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
INVX1_LVT U85 (.A ( R[2] ) , .Y ( n44 ) ) ;
OA21X1_LVT U86 (.Y ( n46 ) , .A3 ( R[0] ) , .A2 ( n47 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U87 (.A2 ( n47 ) , .A3 ( n46 ) , .Y ( n48 ) , .A4 ( n45 ) 
    , .A1 ( R[1] ) ) ;
AO222X1_LVT U88 (.A1 ( n9 ) , .A5 ( n20 ) , .A6 ( R[2] ) , .A3 ( n48 ) 
    , .A2 ( R[3] ) , .Y ( n50 ) , .A4 ( n49 ) ) ;
INVX1_LVT U89 (.A ( R[7] ) , .Y ( n57 ) ) ;
NAND2X0_LVT U90 (.A2 ( n57 ) , .A1 ( N17 ) , .Y ( n58 ) ) ;
MUX21X1_LVT U92 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n65 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U93 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n66 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U94 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n67 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U95 (.A1 ( N19 ) , .S0 ( n23 ) , .Y ( difference[1] ) , .A2 ( N27 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[7] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[0] (.Q ( Accumulate[0] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[1] (.Q ( Accumulate[1] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[1] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[2] (.Q ( Accumulate[2] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[2] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[4] ) ) ;
endmodule




module PE_13_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX1_LVT U2 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U1 (.A ( B[0] ) , .Y ( n8 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U9 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U8 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U7 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U6 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
INVX0_HVT U5 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX0_HVT U4 (.A ( B[2] ) , .Y ( n6 ) ) ;
XNOR2X1_LVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_13_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_LVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_HVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_13_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( n1 ) , .A1 ( A[0] ) ) ;
NBUFFX2_LVT U1 (.A ( B[0] ) , .Y ( n1 ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
endmodule




module PE_13 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , 
    S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_13_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , n11 , N12 , n38 , N10 } ) , .A ( R ) ) ;


PE_13_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , n11 , N12 , n38 , N10 } ) ) ;


PE_13_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

MUX21X1_LVT U24 (.Y ( N16 ) , .S0 ( n31 ) , .A1 ( S2[6] ) , .A2 ( S1[6] ) ) ;
MUX21X1_LVT U3 (.Y ( N10 ) , .S0 ( n45 ) , .A1 ( S2[0] ) , .A2 ( S1[0] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n83 ) ) ;
INVX0_LVT U73 (.A ( S1S2mux ) , .Y ( n43 ) ) ;
AO21X1_LVT U75 (.A1 ( R[6] ) , .Y ( n41 ) , .A2 ( n4 ) , .A3 ( n63 ) ) ;
INVX0_LVT U76 (.A ( N10 ) , .Y ( n54 ) ) ;
MUX21X1_HVT U77 (.A1 ( N20 ) , .S0 ( n50 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
NAND2X0_LVT U78 (.A2 ( n83 ) , .A1 ( Carry ) , .Y ( n42 ) ) ;
AOI22X1_LVT U79 (.Y ( n50 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n41 ) 
    , .A2 ( n68 ) ) ;
AOI22X1_LVT U80 (.Y ( n48 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n67 ) 
    , .A2 ( n68 ) ) ;
MUX21X1_HVT U81 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n77 ) , .A2 ( n19 ) ) ;
MUX21X1_HVT U82 (.A1 ( N25 ) , .S0 ( n49 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_HVT U83 (.A1 ( N24 ) , .S0 ( n48 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_HVT U84 (.A1 ( N23 ) , .S0 ( n49 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
MUX21X1_HVT U85 (.A1 ( N22 ) , .S0 ( n48 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
MUX21X1_HVT U86 (.A1 ( N21 ) , .S0 ( n49 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
MUX21X1_HVT U87 (.A1 ( S2[7] ) , .S0 ( n6 ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
INVX1_LVT U88 (.A ( N17 ) , .Y ( n68 ) ) ;
AO22X1_LVT U89 (.A2 ( R[1] ) , .A3 ( n55 ) , .Y ( n57 ) , .A4 ( n54 ) 
    , .A1 ( n27 ) ) ;
OA221X1_LVT U90 (.A1 ( R[3] ) , .A4 ( n61 ) , .A2 ( n24 ) , .A5 ( n59 ) 
    , .Y ( n60 ) , .A3 ( R[4] ) ) ;
AO21X1_LVT U91 (.A1 ( R[6] ) , .Y ( n67 ) , .A2 ( n4 ) , .A3 ( n16 ) ) ;
INVX1_LVT U92 (.A ( R[7] ) , .Y ( n65 ) ) ;
NAND2X0_LVT U93 (.A2 ( n65 ) , .A1 ( N17 ) , .Y ( n66 ) ) ;
MUX21X1_LVT U94 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U96 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U97 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n72 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U98 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U99 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U100 (.A1 ( N19 ) , .S0 ( n48 ) , .Y ( difference[1] ) , .A2 ( N27 ) ) ;
MUX21X1_LVT U101 (.A1 ( N18 ) , .S0 ( n50 ) , .Y ( difference[0] ) , .A2 ( N26 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
INVX0_LVT U4 (.A ( N16 ) , .Y ( n4 ) ) ;
INVX0_LVT U12 (.A ( R[5] ) , .Y ( n8 ) ) ;
OR2X1_HVT U13 (.Y ( n9 ) , .A2 ( n62 ) , .A1 ( R[5] ) ) ;
OR2X1_LVT U16 (.Y ( n12 ) , .A2 ( n60 ) , .A1 ( n14 ) ) ;
INVX1_LVT U17 (.A ( n75 ) , .Y ( n5 ) ) ;
INVX1_LVT U18 (.A ( n24 ) , .Y ( n11 ) ) ;
NAND2X0_HVT U19 (.A2 ( n42 ) , .A1 ( n5 ) , .Y ( AccumulateIn[2] ) ) ;
OR2X1_LVT U20 (.Y ( AccumulateIn[0] ) , .A2 ( n33 ) , .A1 ( n77 ) ) ;
OR2X1_LVT U21 (.Y ( AccumulateIn[4] ) , .A2 ( n33 ) , .A1 ( n73 ) ) ;
OR2X1_LVT U22 (.Y ( AccumulateIn[3] ) , .A2 ( n33 ) , .A1 ( n74 ) ) ;
MUX21X1_LVT U23 (.Y ( n27 ) , .S0 ( n39 ) , .A1 ( S2[1] ) , .A2 ( S1[1] ) ) ;
NBUFFX2_LVT U25 (.A ( n44 ) , .Y ( n6 ) ) ;
INVX0_HVT U26 (.A ( n43 ) , .Y ( n44 ) ) ;
OA21X1_LVT U27 (.Y ( n55 ) , .A3 ( R[0] ) , .A2 ( n27 ) , .A1 ( R[1] ) ) ;
INVX0_LVT U28 (.A ( n45 ) , .Y ( n30 ) ) ;
OR2X1_LVT U29 (.Y ( n10 ) , .A2 ( n4 ) , .A1 ( R[6] ) ) ;
INVX0_LVT U31 (.A ( N12 ) , .Y ( n56 ) ) ;
OR2X1_LVT U32 (.Y ( n58 ) , .A2 ( R[2] ) , .A1 ( n56 ) ) ;
INVX0_LVT U34 (.A ( N14 ) , .Y ( n61 ) ) ;
MUX21X1_LVT U35 (.A1 ( S2[4] ) , .S0 ( n39 ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
NOR2X0_LVT U36 (.Y ( n13 ) , .A2 ( N15 ) , .A1 ( n8 ) ) ;
MUX21X1_LVT U37 (.A1 ( S1[5] ) , .S0 ( n30 ) , .Y ( N15 ) , .A2 ( S2[5] ) ) ;
MUX21X1_LVT U38 (.A1 ( S2[3] ) , .S0 ( n39 ) , .Y ( n24 ) , .A2 ( S1[3] ) ) ;
AND3X1_LVT U39 (.A1 ( n9 ) , .Y ( n63 ) , .A2 ( n12 ) , .A3 ( n10 ) ) ;
INVX0_LVT U40 (.A ( N15 ) , .Y ( n62 ) ) ;
OR2X1_LVT U41 (.Y ( n14 ) , .A2 ( n13 ) , .A1 ( n17 ) ) ;
OR2X1_LVT U42 (.Y ( AccumulateIn[1] ) , .A2 ( n46 ) , .A1 ( n76 ) ) ;
INVX0_LVT U44 (.A ( n42 ) , .Y ( n46 ) ) ;
OA221X1_LVT U45 (.A1 ( R[5] ) , .A4 ( n4 ) , .A2 ( n62 ) , .A5 ( n12 ) 
    , .Y ( n16 ) , .A3 ( R[6] ) ) ;
AND2X1_LVT U46 (.Y ( n17 ) , .A1 ( R[4] ) , .A2 ( n61 ) ) ;
NBUFFX2_LVT U48 (.A ( difference[0] ) , .Y ( n19 ) ) ;
AOI22X1_LVT U49 (.Y ( n49 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n67 ) 
    , .A2 ( n68 ) ) ;
INVX0_LVT U50 (.A ( n43 ) , .Y ( n45 ) ) ;
NAND2X0_LVT U51 (.A2 ( n24 ) , .A1 ( R[3] ) , .Y ( n20 ) ) ;
NAND2X0_LVT U52 (.A2 ( n58 ) , .A1 ( n57 ) , .Y ( n21 ) ) ;
NAND2X0_LVT U53 (.A1 ( R[2] ) , .A2 ( n56 ) , .Y ( n22 ) ) ;
NAND3X0_LVT U54 (.Y ( n59 ) , .A1 ( n21 ) , .A2 ( n20 ) , .A3 ( n22 ) ) ;
NBUFFX2_LVT U55 (.A ( S1S2mux ) , .Y ( n39 ) ) ;
INVX0_LVT U58 (.A ( n27 ) , .Y ( n38 ) ) ;
OR2X1_LVT U59 (.Y ( AccumulateIn[7] ) , .A2 ( n46 ) , .A1 ( n70 ) ) ;
OR2X1_LVT U60 (.Y ( AccumulateIn[6] ) , .A2 ( n46 ) , .A1 ( n71 ) ) ;
OR2X1_LVT U61 (.Y ( AccumulateIn[5] ) , .A2 ( n46 ) , .A1 ( n72 ) ) ;
INVX0_LVT U63 (.A ( n30 ) , .Y ( n31 ) ) ;
MUX21X1_LVT U64 (.A1 ( S2[2] ) , .S0 ( n44 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
MUX21X1_LVT U65 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n76 ) 
    , .A2 ( difference[1] ) ) ;
AND2X1_LVT U66 (.A2 ( n83 ) , .A1 ( Carry ) , .Y ( n33 ) ) ;
MUX21X1_HVT U67 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n75 ) 
    , .A2 ( difference[2] ) ) ;
endmodule




module PE_14_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_LVT U2 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U1 (.A ( B[4] ) , .Y ( n4 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U9 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U8 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U7 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U6 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U5 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U4 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_LVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_14_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_LVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
FADDX1_HVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_14_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( B[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( carry[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_14 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , 
    S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_14_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PE_14_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) ) ;


PE_14_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U2 (.Y ( n64 ) , .A1 ( n63 ) , .A2 ( Carry ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n63 ) ) ;
DFFX1_HVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_HVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_HVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
AO22X1_LVT U9 (.A2 ( n30 ) , .A3 ( n31 ) , .Y ( n4 ) , .A4 ( n32 ) , .A1 ( R[7] ) ) ;
INVX0_HVT U10 (.A ( n8 ) , .Y ( N14 ) ) ;
INVX0_HVT U11 (.A ( n17 ) , .Y ( N13 ) ) ;
AO22X1_HVT U12 (.A2 ( S1S2mux ) , .A3 ( S2[2] ) , .Y ( N12 ) , .A4 ( n53 ) 
    , .A1 ( S1[2] ) ) ;
AOI22X1_LVT U13 (.Y ( n17 ) , .A1 ( S1[3] ) , .A4 ( n53 ) , .A3 ( S2[3] ) 
    , .A2 ( S1S2mux ) ) ;
INVX1_LVT U24 (.A ( N29 ) , .Y ( n5 ) ) ;
INVX1_LVT U26 (.A ( N21 ) , .Y ( n6 ) ) ;
INVX1_LVT U28 (.A ( N27 ) , .Y ( n23 ) ) ;
INVX1_LVT U30 (.A ( N19 ) , .Y ( n24 ) ) ;
INVX1_LVT U31 (.A ( N20 ) , .Y ( n16 ) ) ;
INVX1_LVT U32 (.A ( N28 ) , .Y ( n15 ) ) ;
INVX1_LVT U33 (.A ( N26 ) , .Y ( n27 ) ) ;
INVX1_LVT U34 (.A ( N18 ) , .Y ( n28 ) ) ;
INVX0_LVT U35 (.A ( N17 ) , .Y ( n30 ) ) ;
OAI22X1_LVT U36 (.Y ( difference[3] ) , .A4 ( n52 ) , .A3 ( n6 ) , .A2 ( N7 ) 
    , .A1 ( n5 ) ) ;
AOI22X1_LVT U38 (.Y ( n8 ) , .A1 ( S1[4] ) , .A4 ( n53 ) , .A3 ( S2[4] ) 
    , .A2 ( S1S2mux ) ) ;
INVX0_HVT U39 (.A ( n4 ) , .Y ( n52 ) ) ;
AND2X1_LVT U40 (.Y ( n9 ) , .A1 ( R[4] ) , .A2 ( n8 ) ) ;
AND2X1_LVT U41 (.Y ( n10 ) , .A1 ( R[5] ) , .A2 ( n50 ) ) ;
OR3X1_LVT U42 (.Y ( n48 ) , .A3 ( n47 ) , .A1 ( n9 ) , .A2 ( n10 ) ) ;
OAI22X1_LVT U43 (.Y ( difference[1] ) , .A4 ( n52 ) , .A3 ( n24 ) , .A2 ( N7 ) 
    , .A1 ( n23 ) ) ;
OR2X1_LVT U46 (.Y ( n12 ) , .A2 ( n51 ) , .A1 ( R[6] ) ) ;
OR2X1_LVT U47 (.Y ( n13 ) , .A2 ( n50 ) , .A1 ( R[5] ) ) ;
AND3X1_LVT U48 (.A1 ( n48 ) , .Y ( n49 ) , .A2 ( n13 ) , .A3 ( n12 ) ) ;
AO22X1_LVT U50 (.Y ( N11 ) , .A4 ( n53 ) , .A2 ( S1S2mux ) , .A1 ( S1[1] ) 
    , .A3 ( S2[1] ) ) ;
OAI22X1_LVT U51 (.Y ( difference[2] ) , .A4 ( n52 ) , .A3 ( n16 ) , .A2 ( n4 ) 
    , .A1 ( n15 ) ) ;
AOI22X1_LVT U53 (.Y ( n18 ) , .A1 ( S1[2] ) , .A4 ( n53 ) , .A3 ( S2[2] ) 
    , .A2 ( S1S2mux ) ) ;
AND2X1_LVT U56 (.A2 ( n63 ) , .A1 ( Carry ) , .Y ( n21 ) ) ;
AOI22X1_LVT U57 (.Y ( n22 ) , .A1 ( S1[1] ) , .A4 ( n53 ) , .A3 ( S2[1] ) 
    , .A2 ( S1S2mux ) ) ;
OR2X1_LVT U59 (.Y ( n25 ) , .A2 ( n8 ) , .A1 ( R[4] ) ) ;
OR2X1_LVT U60 (.Y ( n26 ) , .A2 ( n17 ) , .A1 ( R[3] ) ) ;
AND3X1_LVT U61 (.A1 ( n46 ) , .Y ( n47 ) , .A2 ( n26 ) , .A3 ( n25 ) ) ;
OAI22X1_LVT U62 (.Y ( difference[0] ) , .A4 ( n52 ) , .A3 ( n28 ) , .A2 ( N7 ) 
    , .A1 ( n27 ) ) ;
AO221X1_LVT U63 (.A5 ( n45 ) , .A1 ( R[2] ) , .A4 ( n17 ) , .Y ( n46 ) 
    , .A2 ( n18 ) , .A3 ( R[3] ) ) ;
OA222X1_LVT U64 (.Y ( n45 ) , .A5 ( n43 ) , .A4 ( n44 ) , .A3 ( R[1] ) 
    , .A2 ( n18 ) , .A1 ( R[2] ) , .A6 ( n22 ) ) ;
AND2X1_LVT U65 (.Y ( n44 ) , .A1 ( n43 ) , .A2 ( n22 ) ) ;
OR2X1_LVT U66 (.Y ( n32 ) , .A2 ( R[7] ) , .A1 ( n30 ) ) ;
AO22X1_LVT U67 (.A2 ( n30 ) , .A3 ( n31 ) , .Y ( N7 ) , .A4 ( n32 ) 
    , .A1 ( R[7] ) ) ;
AO21X1_LVT U68 (.A1 ( R[6] ) , .Y ( n31 ) , .A2 ( n51 ) , .A3 ( n49 ) ) ;
NOR2X1_LVT U69 (.Y ( n43 ) , .A2 ( N10 ) , .A1 ( n34 ) ) ;
INVX0_LVT U70 (.A ( R[0] ) , .Y ( n34 ) ) ;
INVX1_LVT U78 (.A ( N15 ) , .Y ( n50 ) ) ;
INVX1_LVT U79 (.A ( N16 ) , .Y ( n51 ) ) ;
INVX1_LVT U80 (.A ( S1S2mux ) , .Y ( n53 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
AO22X1_LVT U3 (.A2 ( S1S2mux ) , .A3 ( S2[7] ) , .Y ( N17 ) , .A4 ( n53 ) 
    , .A1 ( S1[7] ) ) ;
AO22X1_LVT U4 (.A2 ( S1S2mux ) , .A3 ( S2[6] ) , .Y ( N16 ) , .A4 ( n53 ) 
    , .A1 ( S1[6] ) ) ;
AO22X1_LVT U5 (.A2 ( S1S2mux ) , .A3 ( S2[5] ) , .Y ( N15 ) , .A4 ( n53 ) 
    , .A1 ( S1[5] ) ) ;
AO22X1_LVT U14 (.A2 ( S1S2mux ) , .A3 ( S2[0] ) , .Y ( N10 ) , .A4 ( n53 ) 
    , .A1 ( S1[0] ) ) ;
AO221X1_LVT U15 (.A5 ( n21 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[7] ) , .A2 ( difference[7] ) , .A3 ( N41 ) ) ;
AO22X1_LVT U16 (.A2 ( n52 ) , .A3 ( N7 ) , .Y ( difference[7] ) , .A4 ( N25 ) 
    , .A1 ( N33 ) ) ;
AO221X1_LVT U17 (.A5 ( n64 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[6] ) , .A2 ( difference[6] ) , .A3 ( N40 ) ) ;
AO22X1_LVT U18 (.A2 ( n52 ) , .A3 ( N24 ) , .Y ( difference[6] ) , .A4 ( N7 ) 
    , .A1 ( N32 ) ) ;
AO221X1_LVT U19 (.A5 ( n64 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[5] ) , .A2 ( difference[5] ) , .A3 ( N39 ) ) ;
AO22X1_LVT U20 (.A2 ( n52 ) , .A3 ( N23 ) , .Y ( difference[5] ) , .A4 ( N7 ) 
    , .A1 ( N31 ) ) ;
AO221X1_LVT U21 (.A5 ( n64 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[4] ) , .A2 ( difference[4] ) , .A3 ( N38 ) ) ;
AO22X1_LVT U22 (.A2 ( n52 ) , .A3 ( N22 ) , .Y ( difference[4] ) , .A4 ( N7 ) 
    , .A1 ( N30 ) ) ;
AO221X1_LVT U23 (.A5 ( n21 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[3] ) , .A2 ( difference[3] ) , .A3 ( N37 ) ) ;
AO221X1_LVT U25 (.A5 ( n64 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[2] ) , .A2 ( difference[2] ) , .A3 ( N36 ) ) ;
AO221X1_LVT U27 (.A5 ( n21 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[1] ) , .A2 ( difference[1] ) , .A3 ( N35 ) ) ;
AO221X1_LVT U29 (.A5 ( n64 ) , .A1 ( newDist ) , .A4 ( n63 ) 
    , .Y ( AccumulateIn[0] ) , .A2 ( difference[0] ) , .A3 ( N34 ) ) ;
DFFX1_HVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_HVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
endmodule




module PEend_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_HVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_LVT U1 (.A ( B[2] ) , .Y ( n6 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U9 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U8 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U7 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U6 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
INVX0_LVT U5 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U4 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX0_HVT U3 (.A ( B[5] ) , .Y ( n3 ) ) ;
endmodule




module PEend_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_LVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PEend_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;



FADDX1_LVT U1_1 (.CI ( \carry[1] ) , .A ( A[1] ) , .CO ( \carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( \carry[2] ) , .A ( A[2] ) , .CO ( \carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( \carry[3] ) , .A ( A[3] ) , .CO ( \carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( \carry[4] ) , .A ( A[4] ) , .CO ( \carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( \carry[5] ) , .A ( A[5] ) , .CO ( \carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( \carry[6] ) , .A ( A[6] ) , .CO ( \carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_7 (.CI ( \carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U1 (.Y ( \carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
XOR2X1_LVT U3 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
endmodule




module PEend (clock , S1S2mux , newDist , Accumulate , S2 , S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PEend_DW01_sub_1 sub_108 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PEend_DW01_sub_0 sub_112 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) ) ;


PEend_DW01_add_0 add_114 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U3 (.Y ( n38 ) , .A1 ( n36 ) , .A2 ( Carry ) ) ;
AND2X1_LVT U2 (.Y ( n37 ) , .A1 ( n36 ) , .A2 ( Carry ) ) ;
INVX1_LVT U91 (.A ( N14 ) , .Y ( net13784 ) ) ;
MUX21X1_LVT U98 (.Y ( N15 ) , .S0 ( S1S2mux ) , .A1 ( S2[5] ) , .A2 ( S1[5] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n36 ) ) ;
MUX21X1_HVT U52 (.A1 ( N24 ) , .S0 ( net8951 ) , .Y ( difference[6] ) 
    , .A2 ( N32 ) ) ;
MUX21X1_HVT U54 (.A1 ( N22 ) , .S0 ( net8951 ) , .Y ( difference[4] ) 
    , .A2 ( N30 ) ) ;
AND2X1_LVT U55 (.Y ( net14642 ) , .A1 ( n19 ) , .A2 ( net14571 ) ) ;
OR2X1_LVT U56 (.Y ( net14571 ) , .A2 ( net8934 ) , .A1 ( R[3] ) ) ;
OR2X1_LVT U57 (.Y ( n19 ) , .A2 ( net13784 ) , .A1 ( R[4] ) ) ;
AO222X1_LVT U59 (.A1 ( R[3] ) , .A5 ( R[2] ) , .A6 ( net7876 ) , .A3 ( net7875 ) 
    , .A2 ( net8934 ) , .Y ( net7873 ) , .A4 ( net7874 ) ) ;
NAND2X0_LVT U60 (.A2 ( N12 ) , .A1 ( net7880 ) , .Y ( net7874 ) ) ;
INVX1_LVT U61 (.A ( R[2] ) , .Y ( net7880 ) ) ;
AO22X1_LVT U62 (.A2 ( R[1] ) , .A3 ( net7878 ) , .Y ( net7875 ) 
    , .A4 ( net7879 ) , .A1 ( net13224 ) ) ;
INVX0_LVT U63 (.A ( N10 ) , .Y ( net7879 ) ) ;
MUX21X1_LVT U65 (.A1 ( S2[0] ) , .S0 ( S1S2mux ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
MUX21X1_LVT U67 (.A1 ( S2[2] ) , .S0 ( S1S2mux ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
MUX21X1_LVT U71 (.A1 ( S1[3] ) , .S0 ( n9 ) , .Y ( net8934 ) , .A2 ( S2[3] ) ) ;
INVX0_HVT U72 (.A ( net8934 ) , .Y ( N13 ) ) ;
AOI22X1_LVT U76 (.Y ( net8951 ) , .A1 ( R[7] ) , .A4 ( net7864 ) 
    , .A3 ( net7863 ) , .A2 ( net7862 ) ) ;
AO21X1_LVT U77 (.A1 ( R[6] ) , .Y ( net7863 ) , .A2 ( net13277 ) 
    , .A3 ( net9301 ) ) ;
INVX0_LVT U78 (.A ( N17 ) , .Y ( net7862 ) ) ;
AO22X1_LVT U79 (.A2 ( net7862 ) , .A3 ( net9267 ) , .Y ( net12905 ) 
    , .A4 ( net7864 ) , .A1 ( R[7] ) ) ;
AOI22X1_LVT U80 (.Y ( net8950 ) , .A1 ( R[7] ) , .A4 ( net7864 ) 
    , .A3 ( net13924 ) , .A2 ( net7862 ) ) ;
NAND2X0_LVT U81 (.A2 ( net7865 ) , .A1 ( N17 ) , .Y ( net7864 ) ) ;
INVX1_LVT U82 (.A ( R[7] ) , .Y ( net7865 ) ) ;
AND3X1_LVT U83 (.A1 ( net7869 ) , .Y ( net9301 ) , .A2 ( net8749 ) 
    , .A3 ( net8748 ) ) ;
AO21X1_LVT U84 (.Y ( net13924 ) , .A1 ( R[6] ) , .A2 ( net13277 ) 
    , .A3 ( net9301 ) ) ;
AND3X1_LVT U86 (.A1 ( net8748 ) , .Y ( net7867 ) , .A2 ( net8749 ) 
    , .A3 ( net7869 ) ) ;
INVX0_LVT U88 (.A ( N15 ) , .Y ( n21 ) ) ;
OR2X1_LVT U89 (.Y ( net8748 ) , .A2 ( n21 ) , .A1 ( R[5] ) ) ;
OR2X1_LVT U90 (.Y ( net8749 ) , .A2 ( net13277 ) , .A1 ( R[6] ) ) ;
MUX21X1_HVT U93 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n23 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U95 (.A1 ( S2[4] ) , .S0 ( S1S2mux ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
OR2X1_LVT U101 (.Y ( AccumulateIn[2] ) , .A2 ( n38 ) , .A1 ( n24 ) ) ;
OR2X1_LVT U102 (.Y ( AccumulateIn[4] ) , .A2 ( n37 ) , .A1 ( n23 ) ) ;
MUX21X1_LVT U103 (.A1 ( N28 ) , .S0 ( net11827 ) , .Y ( difference[2] ) 
    , .A2 ( N20 ) ) ;
AO21X1_LVT U106 (.A1 ( R[6] ) , .Y ( net9267 ) , .A2 ( net13277 ) 
    , .A3 ( net7867 ) ) ;
MUX21X1_LVT U107 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n24 ) 
    , .A2 ( difference[2] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_LVT U4 (.A1 ( S2[7] ) , .S0 ( S1S2mux ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
NAND2X0_LVT U5 (.A2 ( net7873 ) , .A1 ( net14642 ) , .Y ( n5 ) ) ;
NAND2X0_LVT U9 (.A2 ( n21 ) , .A1 ( R[5] ) , .Y ( n6 ) ) ;
NAND2X0_LVT U10 (.A1 ( R[4] ) , .A2 ( net13784 ) , .Y ( n7 ) ) ;
NAND3X0_LVT U11 (.Y ( net7869 ) , .A1 ( n5 ) , .A2 ( n6 ) , .A3 ( n7 ) ) ;
AO22X1_LVT U12 (.Y ( net11827 ) , .A4 ( net7864 ) , .A2 ( net7862 ) 
    , .A1 ( R[7] ) , .A3 ( net9267 ) ) ;
MUX21X1_HVT U14 (.A1 ( S1[6] ) , .S0 ( n9 ) , .Y ( net13277 ) , .A2 ( S2[6] ) ) ;
INVX0_HVT U17 (.A ( S1S2mux ) , .Y ( n9 ) ) ;
OA21X1_LVT U19 (.Y ( net7878 ) , .A3 ( R[0] ) , .A2 ( R[1] ) , .A1 ( net13224 ) ) ;
INVX1_LVT U20 (.A ( net13224 ) , .Y ( N11 ) ) ;
INVX0_HVT U21 (.A ( net13277 ) , .Y ( N16 ) ) ;
OR2X1_LVT U24 (.Y ( AccumulateIn[3] ) , .A2 ( n37 ) , .A1 ( net7854 ) ) ;
OR2X1_LVT U25 (.Y ( AccumulateIn[5] ) , .A2 ( n37 ) , .A1 ( net7856 ) ) ;
MUX21X1_LVT U26 (.A1 ( S2[1] ) , .S0 ( S1S2mux ) , .Y ( net13224 ) 
    , .A2 ( S1[1] ) ) ;
MUX21X1_LVT U27 (.A1 ( N19 ) , .S0 ( net8951 ) , .Y ( difference[1] ) 
    , .A2 ( N27 ) ) ;
INVX0_LVT U28 (.A ( N12 ) , .Y ( net7876 ) ) ;
OR2X1_LVT U29 (.Y ( AccumulateIn[0] ) , .A2 ( net7849 ) , .A1 ( n38 ) ) ;
MUX21X1_LVT U30 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( net7849 ) 
    , .A2 ( difference[0] ) ) ;
MUX21X1_LVT U33 (.A1 ( N25 ) , .S0 ( net8950 ) , .Y ( difference[7] ) 
    , .A2 ( N33 ) ) ;
MUX21X1_LVT U34 (.A1 ( N26 ) , .S0 ( net12905 ) , .Y ( difference[0] ) 
    , .A2 ( N18 ) ) ;
OR2X1_LVT U38 (.Y ( AccumulateIn[7] ) , .A2 ( n37 ) , .A1 ( n16 ) ) ;
OR2X1_LVT U39 (.Y ( AccumulateIn[6] ) , .A2 ( n38 ) , .A1 ( n15 ) ) ;
OR2X1_LVT U40 (.Y ( AccumulateIn[1] ) , .A2 ( n38 ) , .A1 ( net7852 ) ) ;
MUX21X1_LVT U41 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n16 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U43 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n15 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_HVT U44 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( net7856 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U48 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( net7852 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U49 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( net7854 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U50 (.A1 ( N21 ) , .S0 ( net8950 ) , .Y ( difference[3] ) 
    , .A2 ( N29 ) ) ;
MUX21X1_HVT U51 (.A1 ( N23 ) , .S0 ( net8950 ) , .Y ( difference[5] ) 
    , .A2 ( N31 ) ) ;
endmodule




module PE_0_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_LVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_HVT U1 (.A ( B[6] ) , .Y ( n2 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U9 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U8 (.A ( B[7] ) , .Y ( n1 ) ) ;
INVX0_LVT U7 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX0_LVT U6 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U5 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX0_LVT U4 (.A ( B[3] ) , .Y ( n5 ) ) ;
OR2X1_LVT U3 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
endmodule




module PE_0_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_HVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_0_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( B[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( carry[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_LVT U2 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
endmodule




module PE_0 (clock , S1S2mux , newDist , IN0 , Rpipe , Accumulate , 
    S2 , S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_0_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PE_0_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) ) ;


PE_0_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U2 (.Y ( n78 ) , .A1 ( Carry ) , .A2 ( n77 ) ) ;
MUX21X1_LVT U62 (.Y ( N11 ) , .S0 ( S1S2mux ) , .A1 ( S2[1] ) , .A2 ( S1[1] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n77 ) ) ;
MUX21X1_LVT U14 (.A1 ( N24 ) , .S0 ( n40 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
NAND2X0_HVT U15 (.A2 ( n53 ) , .A1 ( N12 ) , .Y ( n59 ) ) ;
MUX21X1_LVT U16 (.A1 ( S2[3] ) , .S0 ( S1S2mux ) , .Y ( N13 ) , .A2 ( S1[3] ) ) ;
MUX21X1_LVT U19 (.A1 ( S1[5] ) , .S0 ( IN0 ) , .Y ( n15 ) , .A2 ( S2[5] ) ) ;
INVX0_HVT U20 (.A ( n15 ) , .Y ( N15 ) ) ;
MUX21X1_LVT U21 (.A1 ( N29 ) , .S0 ( n27 ) , .Y ( difference[3] ) , .A2 ( N21 ) ) ;
AOI22X1_LVT U22 (.Y ( n28 ) , .A1 ( R[7] ) , .A4 ( n5 ) , .A3 ( n64 ) 
    , .A2 ( n66 ) ) ;
MUX21X1_HVT U24 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_HVT U25 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n72 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U26 (.A1 ( N23 ) , .S0 ( n28 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
NAND2X0_LVT U27 (.A2 ( n59 ) , .A1 ( n58 ) , .Y ( n7 ) ) ;
NAND2X0_LVT U28 (.A2 ( n57 ) , .A1 ( R[2] ) , .Y ( n8 ) ) ;
NAND3X0_LVT U29 (.Y ( n60 ) , .A1 ( n7 ) , .A2 ( n6 ) , .A3 ( n8 ) ) ;
OR2X1_LVT U30 (.Y ( AccumulateIn[1] ) , .A2 ( n78 ) , .A1 ( n74 ) ) ;
OR2X1_LVT U31 (.Y ( AccumulateIn[7] ) , .A2 ( n78 ) , .A1 ( n68 ) ) ;
NOR2X0_HVT U32 (.Y ( n9 ) , .A2 ( R[5] ) , .A1 ( n15 ) ) ;
NOR2X0_LVT U33 (.Y ( n10 ) , .A2 ( R[6] ) , .A1 ( n12 ) ) ;
NOR2X0_LVT U34 (.Y ( n11 ) , .A2 ( n10 ) , .A1 ( n9 ) ) ;
MUX21X1_LVT U35 (.A1 ( S2[6] ) , .S0 ( S1S2mux ) , .Y ( n12 ) , .A2 ( S1[6] ) ) ;
INVX0_LVT U36 (.A ( n12 ) , .Y ( N16 ) ) ;
AND2X1_LVT U42 (.Y ( n19 ) , .A1 ( n62 ) , .A2 ( n11 ) ) ;
MUX21X1_LVT U43 (.A1 ( N19 ) , .S0 ( n40 ) , .Y ( difference[1] ) , .A2 ( N27 ) ) ;
AND2X1_LVT U45 (.Y ( n21 ) , .A1 ( n77 ) , .A2 ( Carry ) ) ;
AND2X1_LVT U46 (.Y ( n32 ) , .A1 ( n77 ) , .A2 ( Carry ) ) ;
INVX0_HVT U49 (.A ( N11 ) , .Y ( n56 ) ) ;
NAND3X0_LVT U51 (.Y ( n22 ) , .A1 ( n60 ) , .A2 ( n46 ) , .A3 ( n45 ) ) ;
NAND2X0_LVT U52 (.A2 ( n34 ) , .A1 ( R[4] ) , .Y ( n24 ) ) ;
MUX21X1_LVT U53 (.A1 ( N22 ) , .S0 ( n40 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
AOI22X1_LVT U54 (.Y ( n25 ) , .A1 ( R[7] ) , .A4 ( n64 ) , .A3 ( n65 ) 
    , .A2 ( n66 ) ) ;
INVX0_LVT U55 (.A ( n28 ) , .Y ( n27 ) ) ;
INVX0_LVT U59 (.A ( n34 ) , .Y ( N14 ) ) ;
MUX21X1_LVT U63 (.A1 ( S2[2] ) , .S0 ( S1S2mux ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
MUX21X1_LVT U64 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n75 ) 
    , .A2 ( difference[0] ) ) ;
MUX21X1_LVT U68 (.A1 ( S2[4] ) , .S0 ( S1S2mux ) , .Y ( n34 ) , .A2 ( S1[4] ) ) ;
MUX21X1_LVT U71 (.A1 ( S2[0] ) , .S0 ( S1S2mux ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
OR2X1_LVT U72 (.Y ( AccumulateIn[3] ) , .A2 ( n21 ) , .A1 ( n72 ) ) ;
OR2X1_LVT U73 (.Y ( AccumulateIn[2] ) , .A2 ( n21 ) , .A1 ( n73 ) ) ;
OR2X1_LVT U74 (.Y ( AccumulateIn[6] ) , .A2 ( n21 ) , .A1 ( n69 ) ) ;
OR2X1_LVT U75 (.Y ( AccumulateIn[4] ) , .A2 ( n32 ) , .A1 ( n71 ) ) ;
OR2X1_LVT U76 (.Y ( AccumulateIn[5] ) , .A2 ( n32 ) , .A1 ( n70 ) ) ;
OR2X1_LVT U77 (.Y ( AccumulateIn[0] ) , .A2 ( n32 ) , .A1 ( n75 ) ) ;
INVX0_LVT U79 (.A ( N17 ) , .Y ( n66 ) ) ;
OR2X1_LVT U81 (.Y ( n46 ) , .A2 ( n34 ) , .A1 ( R[4] ) ) ;
AOI22X1_LVT U82 (.Y ( n40 ) , .A1 ( R[7] ) , .A4 ( n64 ) , .A3 ( n5 ) 
    , .A2 ( n66 ) ) ;
INVX0_LVT U83 (.A ( N13 ) , .Y ( n61 ) ) ;
MUX21X1_HVT U84 (.A1 ( N25 ) , .S0 ( n28 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_HVT U86 (.A1 ( N20 ) , .S0 ( n25 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
INVX0_LVT U88 (.A ( N10 ) , .Y ( n54 ) ) ;
INVX0_LVT U89 (.A ( N12 ) , .Y ( n57 ) ) ;
MUX21X1_HVT U90 (.A1 ( S2[7] ) , .S0 ( S1S2mux ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
INVX1_LVT U91 (.A ( R[2] ) , .Y ( n53 ) ) ;
OA21X1_LVT U92 (.Y ( n55 ) , .A3 ( R[0] ) , .A2 ( n56 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U93 (.A2 ( n56 ) , .A3 ( n55 ) , .Y ( n58 ) , .A4 ( n54 ) 
    , .A1 ( R[1] ) ) ;
INVX1_LVT U94 (.A ( R[7] ) , .Y ( n63 ) ) ;
NAND2X0_LVT U95 (.A2 ( n63 ) , .A1 ( N17 ) , .Y ( n64 ) ) ;
MUX21X1_LVT U96 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n68 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U97 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n69 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U98 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U99 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U100 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U101 (.A1 ( N18 ) , .S0 ( n25 ) , .Y ( difference[0] ) , .A2 ( N26 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
DFFX1_HVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.Q ( Rpipe[5] ) , .D ( R[5] ) , .CLK ( clock ) ) ;
NAND2X0_LVT U4 (.A2 ( n61 ) , .A1 ( R[3] ) , .Y ( n6 ) ) ;
OR2X1_LVT U5 (.Y ( n45 ) , .A2 ( n61 ) , .A1 ( R[3] ) ) ;
AND2X1_LVT U9 (.Y ( n4 ) , .A1 ( n23 ) , .A2 ( n24 ) ) ;
AO21X1_LVT U10 (.A1 ( R[6] ) , .Y ( n65 ) , .A2 ( n12 ) , .A3 ( n19 ) ) ;
AO21X1_HVT U11 (.A1 ( R[6] ) , .Y ( n5 ) , .A2 ( n12 ) , .A3 ( n19 ) ) ;
NAND2X0_LVT U12 (.A2 ( n22 ) , .A1 ( n4 ) , .Y ( n62 ) ) ;
NAND2X0_HVT U13 (.A2 ( n15 ) , .A1 ( R[5] ) , .Y ( n23 ) ) ;
endmodule




module PE_1_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX0_LVT U2 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX0_LVT U1 (.A ( B[0] ) , .Y ( n8 ) ) ;
XOR3X1_LVT U2_7 (.A3 ( carry[7] ) , .Y ( DIFF[7] ) , .A1 ( A[7] ) , .A2 ( n1 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
INVX1_LVT U10 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U9 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U8 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U7 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_LVT U6 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_LVT U5 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_HVT U4 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX0_LVT U3 (.A ( B[3] ) , .Y ( n5 ) ) ;
endmodule




module PE_1_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
OR2X1_LVT U2 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_HVT U1 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
XOR3X1_LVT U2_7 (.A3 ( carry[7] ) , .Y ( DIFF[7] ) , .A1 ( A[7] ) , .A2 ( n1 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_1_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;



FADDX1_LVT U1_7 (.CI ( \carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( \carry[6] ) , .A ( A[6] ) , .CO ( \carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( \carry[5] ) , .A ( A[5] ) , .CO ( \carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( \carry[4] ) , .A ( A[4] ) , .CO ( \carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_1 (.CI ( \carry[1] ) , .A ( A[1] ) , .CO ( \carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_3 (.CI ( \carry[3] ) , .A ( A[3] ) , .CO ( \carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( \carry[2] ) , .A ( A[2] ) , .CO ( \carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
AND2X1_LVT U1 (.Y ( \carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
XOR2X1_HVT U3 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
endmodule




module PE_1 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , S1 , 
    R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_1_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , n41 , n39 , n42 , N10 } ) , .A ( R ) ) ;


PE_1_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , n41 , n39 , n42 , n55 } ) ) ;


PE_1_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	net13034 } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U2 (.Y ( n90 ) , .A1 ( n18 ) , .A2 ( n9 ) ) ;
INVX1_LVT U33 (.A ( N15 ) , .Y ( n43 ) ) ;
MUX21X1_LVT U45 (.Y ( N17 ) , .S0 ( n64 ) , .A1 ( S2[7] ) , .A2 ( S1[7] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n89 ) ) ;
MUX21X1_HVT U86 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n85 ) 
    , .A2 ( difference[1] ) ) ;
OR2X1_LVT U87 (.Y ( n47 ) , .A2 ( n34 ) , .A1 ( R[3] ) ) ;
OR2X1_LVT U88 (.Y ( n48 ) , .A2 ( n75 ) , .A1 ( R[4] ) ) ;
AND3X1_LVT U89 (.A1 ( n73 ) , .Y ( n74 ) , .A2 ( n48 ) , .A3 ( n47 ) ) ;
INVX0_HVT U90 (.A ( N14 ) , .Y ( n75 ) ) ;
MUX21X1_HVT U91 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n86 ) , .A2 ( net13034 ) ) ;
NAND2X0_LVT U92 (.A2 ( n34 ) , .A1 ( R[3] ) , .Y ( n49 ) ) ;
NAND2X0_LVT U93 (.A2 ( n72 ) , .A1 ( n71 ) , .Y ( n50 ) ) ;
NAND2X0_LVT U94 (.A2 ( n70 ) , .A1 ( R[2] ) , .Y ( n51 ) ) ;
AND2X1_LVT U95 (.Y ( n52 ) , .A1 ( Carry ) , .A2 ( n89 ) ) ;
INVX0_LVT U96 (.A ( N12 ) , .Y ( n70 ) ) ;
INVX0_HVT U98 (.A ( n68 ) , .Y ( n55 ) ) ;
OR2X1_LVT U100 (.Y ( AccumulateIn[5] ) , .A2 ( n46 ) , .A1 ( n81 ) ) ;
OR2X1_LVT U101 (.Y ( AccumulateIn[7] ) , .A2 ( n46 ) , .A1 ( n79 ) ) ;
OR2X1_LVT U102 (.Y ( AccumulateIn[0] ) , .A2 ( n52 ) , .A1 ( n86 ) ) ;
INVX0_LVT U110 (.A ( N10 ) , .Y ( n68 ) ) ;
NBUFFX2_LVT U111 (.A ( S1S2mux ) , .Y ( n63 ) ) ;
INVX1_LVT U112 (.A ( R[2] ) , .Y ( n67 ) ) ;
NAND2X0_LVT U113 (.A2 ( n67 ) , .A1 ( N12 ) , .Y ( n72 ) ) ;
OA21X1_LVT U114 (.Y ( n69 ) , .A3 ( R[0] ) , .A2 ( n33 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U115 (.A2 ( n33 ) , .A3 ( n68 ) , .Y ( n71 ) , .A4 ( n69 ) 
    , .A1 ( R[1] ) ) ;
INVX1_LVT U116 (.A ( R[7] ) , .Y ( net7929 ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[6] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[5] (.Q ( Accumulate[5] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[5] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[1] (.Q ( Accumulate[1] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[1] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[2] (.Q ( Accumulate[2] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[2] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[4] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[0] (.Q ( Accumulate[0] ) , .SETB ( 1'b0 )
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( AccumulateIn[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( n78 ) 
    , .CLK ( clock ) , .D ( n83 ) , .RSTB ( 1'b1 )) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFASX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .SETB ( 1'b1 )
    , .CLK ( clock ) , .Q ( Accumulate[7] ) ) ;
OR2X1_LVT U3 (.Y ( AccumulateIn[6] ) , .A2 ( n52 ) , .A1 ( n80 ) ) ;
AND2X1_LVT U4 (.Y ( n4 ) , .A1 ( n21 ) , .A2 ( n18 ) ) ;
MUX21X1_LVT U5 (.A1 ( N24 ) , .S0 ( net12992 ) , .Y ( difference[6] ) 
    , .A2 ( N32 ) ) ;
OR2X1_LVT U10 (.Y ( n5 ) , .A2 ( n12 ) , .A1 ( n13 ) ) ;
OR2X1_LVT U11 (.Y ( net7933 ) , .A2 ( n5 ) , .A1 ( n74 ) ) ;
AND2X1_HVT U12 (.Y ( n12 ) , .A1 ( R[5] ) , .A2 ( n43 ) ) ;
MUX21X1_LVT U13 (.A1 ( S2[0] ) , .S0 ( n64 ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
NAND2X0_HVT U14 (.A2 ( n15 ) , .A1 ( net7933 ) , .Y ( n9 ) ) ;
INVX1_LVT U15 (.A ( N11 ) , .Y ( n33 ) ) ;
INVX0_LVT U16 (.A ( n70 ) , .Y ( n39 ) ) ;
MUX21X1_LVT U20 (.A1 ( N22 ) , .S0 ( net12992 ) , .Y ( difference[4] ) 
    , .A2 ( N30 ) ) ;
MUX21X1_HVT U21 (.A1 ( N23 ) , .S0 ( n90 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
NAND2X0_LVT U22 (.A1 ( n89 ) , .A2 ( Carry ) , .Y ( n78 ) ) ;
AND2X1_LVT U24 (.Y ( n6 ) , .A1 ( n49 ) , .A2 ( n51 ) ) ;
NOR2X0_LVT U25 (.Y ( n7 ) , .A2 ( n43 ) , .A1 ( R[5] ) ) ;
MUX21X1_LVT U26 (.Y ( difference[1] ) , .S0 ( n4 ) , .A1 ( N19 ) , .A2 ( N27 ) ) ;
OR2X1_LVT U28 (.Y ( AccumulateIn[2] ) , .A2 ( n52 ) , .A1 ( n84 ) ) ;
OR2X1_LVT U29 (.Y ( AccumulateIn[4] ) , .A2 ( n52 ) , .A1 ( n82 ) ) ;
NAND2X0_HVT U30 (.A2 ( n17 ) , .A1 ( n7 ) , .Y ( n10 ) ) ;
AND2X1_LVT U31 (.Y ( n15 ) , .A1 ( n10 ) , .A2 ( n11 ) ) ;
AND2X1_LVT U32 (.Y ( n11 ) , .A1 ( n25 ) , .A2 ( n24 ) ) ;
AND2X1_LVT U34 (.Y ( n13 ) , .A1 ( R[4] ) , .A2 ( n75 ) ) ;
INVX0_LVT U35 (.A ( n78 ) , .Y ( n46 ) ) ;
INVX0_LVT U37 (.A ( n33 ) , .Y ( n42 ) ) ;
NAND2X0_LVT U38 (.A2 ( n15 ) , .A1 ( net7933 ) , .Y ( n21 ) ) ;
MUX21X1_LVT U39 (.A1 ( S2[6] ) , .S0 ( n64 ) , .Y ( N16 ) , .A2 ( S1[6] ) ) ;
MUX21X1_LVT U40 (.A1 ( N25 ) , .S0 ( n90 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
NAND2X0_LVT U41 (.A2 ( n50 ) , .A1 ( n6 ) , .Y ( n73 ) ) ;
MUX21X1_LVT U42 (.A1 ( N21 ) , .S0 ( n90 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
MUX21X1_LVT U43 (.A1 ( n22 ) , .S0 ( n90 ) , .Y ( n26 ) , .A2 ( n23 ) ) ;
INVX1_LVT U46 (.A ( R[6] ) , .Y ( n16 ) ) ;
OR2X1_LVT U47 (.Y ( n17 ) , .A2 ( n16 ) , .A1 ( N16 ) ) ;
OA22X1_LVT U48 (.Y ( n18 ) , .A4 ( n17 ) , .A3 ( n19 ) , .A2 ( N17 ) 
    , .A1 ( net7929 ) ) ;
INVX1_LVT U50 (.A ( N20 ) , .Y ( n22 ) ) ;
INVX1_LVT U51 (.A ( N28 ) , .Y ( n23 ) ) ;
INVX1_LVT U52 (.A ( n26 ) , .Y ( difference[2] ) ) ;
NAND2X0_HVT U54 (.A2 ( n16 ) , .A1 ( N16 ) , .Y ( n24 ) ) ;
AND2X1_LVT U55 (.Y ( net9289 ) , .A1 ( n21 ) , .A2 ( n18 ) ) ;
NAND2X0_LVT U58 (.A2 ( N17 ) , .A1 ( net7929 ) , .Y ( n25 ) ) ;
INVX0_LVT U59 (.A ( n25 ) , .Y ( n19 ) ) ;
MUX21X1_LVT U60 (.A1 ( N18 ) , .S0 ( net9289 ) , .Y ( net13034 ) , .A2 ( N26 ) ) ;
MUX21X1_LVT U61 (.A1 ( S2[3] ) , .S0 ( n64 ) , .Y ( n34 ) , .A2 ( S1[3] ) ) ;
NBUFFX2_LVT U62 (.A ( S1S2mux ) , .Y ( n30 ) ) ;
MUX21X1_LVT U63 (.A1 ( S1[4] ) , .S0 ( n37 ) , .Y ( N14 ) , .A2 ( S2[4] ) ) ;
MUX21X1_HVT U65 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n84 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_HVT U66 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n82 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U68 (.A1 ( S2[5] ) , .S0 ( n63 ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
NBUFFX2_LVT U69 (.A ( n30 ) , .Y ( n64 ) ) ;
OR2X1_LVT U72 (.Y ( AccumulateIn[1] ) , .A2 ( n52 ) , .A1 ( n85 ) ) ;
NBUFFX2_LVT U73 (.A ( n30 ) , .Y ( n65 ) ) ;
INVX0_LVT U74 (.A ( n65 ) , .Y ( n37 ) ) ;
MUX21X1_LVT U75 (.A1 ( difference[7] ) , .S0 ( n89 ) , .Y ( n79 ) , .A2 ( N41 ) ) ;
MUX21X1_HVT U76 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n83 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_HVT U77 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n81 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U78 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n80 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U79 (.A1 ( S2[2] ) , .S0 ( n65 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
INVX1_LVT U81 (.A ( n34 ) , .Y ( n41 ) ) ;
MUX21X1_LVT U82 (.A1 ( S2[1] ) , .S0 ( n63 ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
NBUFFX2_LVT U85 (.A ( n90 ) , .Y ( net12992 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
endmodule




module PE_2_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_LVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX1_LVT U1 (.A ( B[4] ) , .Y ( n4 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U9 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U8 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U7 (.A ( B[7] ) , .Y ( n1 ) ) ;
INVX0_LVT U6 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_HVT U5 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U4 (.A ( B[1] ) , .Y ( n7 ) ) ;
OR2X1_LVT U3 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
endmodule




module PE_2_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_HVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
FADDX1_HVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_2_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( A[0] ) , .A1 ( B[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_2 (clock , S1S2mux , newDist , IN0 , Rpipe , Accumulate , 
    S2 , S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_2_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PE_2_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) ) ;


PE_2_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

INVX1_LVT U4 (.A ( S1S2mux ) , .Y ( n77 ) ) ;
INVX1_LVT U2 (.A ( n77 ) , .Y ( n76 ) ) ;
MUX21X1_LVT U28 (.Y ( difference[0] ) , .S0 ( n35 ) , .A1 ( N18 ) , .A2 ( N26 ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n75 ) ) ;
MUX21X1_LVT U50 (.A1 ( S2[4] ) , .S0 ( n76 ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
AO21X1_LVT U56 (.A1 ( R[6] ) , .Y ( n27 ) , .A2 ( n57 ) , .A3 ( n56 ) ) ;
OR2X1_LVT U57 (.Y ( n29 ) , .A2 ( n54 ) , .A1 ( R[4] ) ) ;
AND3X1_LVT U58 (.A1 ( n29 ) , .Y ( n53 ) , .A2 ( n28 ) , .A3 ( n52 ) ) ;
INVX0_LVT U59 (.A ( N14 ) , .Y ( n54 ) ) ;
INVX0_LVT U62 (.A ( N16 ) , .Y ( n57 ) ) ;
INVX0_HVT U63 (.A ( n36 ) , .Y ( N15 ) ) ;
INVX0_HVT U64 (.A ( n39 ) , .Y ( N13 ) ) ;
OR2X1_LVT U67 (.Y ( AccumulateIn[6] ) , .A2 ( n30 ) , .A1 ( n64 ) ) ;
OR2X1_LVT U68 (.Y ( AccumulateIn[7] ) , .A2 ( n30 ) , .A1 ( n63 ) ) ;
OR2X1_LVT U69 (.Y ( AccumulateIn[2] ) , .A2 ( n30 ) , .A1 ( n68 ) ) ;
OR2X1_LVT U70 (.Y ( AccumulateIn[1] ) , .A2 ( n30 ) , .A1 ( n69 ) ) ;
AND2X1_LVT U71 (.Y ( n30 ) , .A1 ( Carry ) , .A2 ( n75 ) ) ;
OR2X1_LVT U72 (.Y ( AccumulateIn[0] ) , .A2 ( n30 ) , .A1 ( n70 ) ) ;
AOI22X1_LVT U73 (.Y ( n34 ) , .A1 ( R[7] ) , .A4 ( n59 ) , .A3 ( n60 ) 
    , .A2 ( n61 ) ) ;
AOI22X1_LVT U74 (.Y ( n33 ) , .A1 ( R[7] ) , .A4 ( n59 ) , .A3 ( n60 ) 
    , .A2 ( n61 ) ) ;
OR2X1_LVT U75 (.Y ( n44 ) , .A2 ( n57 ) , .A1 ( R[6] ) ) ;
AOI22X1_LVT U76 (.Y ( n35 ) , .A1 ( R[7] ) , .A4 ( n59 ) , .A3 ( n27 ) 
    , .A2 ( n61 ) ) ;
NAND2X0_LVT U77 (.A2 ( n46 ) , .A1 ( N12 ) , .Y ( n51 ) ) ;
INVX0_LVT U78 (.A ( N10 ) , .Y ( n47 ) ) ;
MUX21X1_LVT U79 (.A1 ( S2[1] ) , .S0 ( n76 ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
MUX21X1_HVT U80 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[0] ) ) ;
MUX21X1_HVT U81 (.A1 ( N25 ) , .S0 ( n33 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_HVT U82 (.A1 ( N24 ) , .S0 ( n34 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_HVT U83 (.A1 ( N23 ) , .S0 ( n33 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
MUX21X1_HVT U84 (.A1 ( N22 ) , .S0 ( n34 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
MUX21X1_HVT U85 (.A1 ( N21 ) , .S0 ( n33 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
MUX21X1_HVT U86 (.A1 ( N20 ) , .S0 ( n35 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
MUX21X1_HVT U87 (.A1 ( S2[7] ) , .S0 ( n76 ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
INVX1_LVT U88 (.A ( N17 ) , .Y ( n61 ) ) ;
INVX1_LVT U89 (.A ( R[2] ) , .Y ( n46 ) ) ;
OA21X1_LVT U90 (.Y ( n48 ) , .A3 ( R[0] ) , .A2 ( n4 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U91 (.A2 ( n4 ) , .A3 ( n47 ) , .Y ( n50 ) , .A4 ( n48 ) 
    , .A1 ( R[1] ) ) ;
INVX1_LVT U92 (.A ( R[7] ) , .Y ( n58 ) ) ;
NAND2X0_LVT U93 (.A2 ( n58 ) , .A1 ( N17 ) , .Y ( n59 ) ) ;
MUX21X1_LVT U95 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n64 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U96 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n69 ) 
    , .A2 ( difference[1] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
DFFX1_HVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
INVX0_LVT U3 (.A ( N11 ) , .Y ( n4 ) ) ;
OR2X1_LVT U5 (.Y ( n5 ) , .A2 ( n12 ) , .A1 ( n13 ) ) ;
OR2X1_LVT U9 (.Y ( n55 ) , .A2 ( n53 ) , .A1 ( n5 ) ) ;
AND2X1_HVT U10 (.Y ( n12 ) , .A1 ( R[5] ) , .A2 ( n36 ) ) ;
MUX21X1_LVT U11 (.A1 ( S1[5] ) , .S0 ( IN0 ) , .Y ( n36 ) , .A2 ( S2[5] ) ) ;
MUX21X1_LVT U12 (.A1 ( S2[3] ) , .S0 ( n76 ) , .Y ( n39 ) , .A2 ( S1[3] ) ) ;
MUX21X1_LVT U15 (.A1 ( N19 ) , .S0 ( n34 ) , .Y ( difference[1] ) , .A2 ( N27 ) ) ;
MUX21X1_LVT U17 (.A1 ( S2[2] ) , .S0 ( n76 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
INVX0_LVT U18 (.A ( N12 ) , .Y ( n19 ) ) ;
MUX21X1_LVT U20 (.A1 ( S2[0] ) , .S0 ( n76 ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
OR2X1_LVT U21 (.Y ( AccumulateIn[4] ) , .A2 ( n7 ) , .A1 ( n66 ) ) ;
OR2X1_LVT U22 (.Y ( AccumulateIn[5] ) , .A2 ( n7 ) , .A1 ( n65 ) ) ;
OR2X1_LVT U23 (.Y ( AccumulateIn[3] ) , .A2 ( n7 ) , .A1 ( n67 ) ) ;
AND2X1_HVT U25 (.Y ( n7 ) , .A1 ( Carry ) , .A2 ( n75 ) ) ;
OR2X1_LVT U27 (.Y ( n43 ) , .A2 ( n36 ) , .A1 ( R[5] ) ) ;
MUX21X1_LVT U29 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n63 ) 
    , .A2 ( difference[7] ) ) ;
OR2X1_LVT U31 (.Y ( n28 ) , .A2 ( n39 ) , .A1 ( R[3] ) ) ;
MUX21X1_LVT U32 (.A1 ( S2[6] ) , .S0 ( n76 ) , .Y ( N16 ) , .A2 ( S1[6] ) ) ;
MUX21X1_HVT U34 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n68 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_HVT U35 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n65 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U36 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n66 ) 
    , .A2 ( difference[4] ) ) ;
NAND2X0_HVT U37 (.A2 ( n39 ) , .A1 ( R[3] ) , .Y ( n8 ) ) ;
NAND2X0_LVT U38 (.A2 ( n51 ) , .A1 ( n50 ) , .Y ( n9 ) ) ;
NAND2X0_LVT U39 (.A2 ( n19 ) , .A1 ( R[2] ) , .Y ( n10 ) ) ;
NAND3X0_LVT U40 (.Y ( n52 ) , .A1 ( n9 ) , .A2 ( n8 ) , .A3 ( n10 ) ) ;
AO21X1_LVT U41 (.A1 ( R[6] ) , .Y ( n60 ) , .A2 ( n57 ) , .A3 ( n56 ) ) ;
MUX21X1_HVT U42 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n67 ) 
    , .A2 ( difference[3] ) ) ;
AND2X1_LVT U43 (.Y ( n11 ) , .A1 ( n44 ) , .A2 ( n43 ) ) ;
AND2X1_LVT U44 (.Y ( n56 ) , .A1 ( n55 ) , .A2 ( n11 ) ) ;
AND2X1_LVT U45 (.Y ( n13 ) , .A1 ( R[4] ) , .A2 ( n54 ) ) ;
endmodule




module PE_3_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_LVT U2 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U1 (.A ( B[4] ) , .Y ( n4 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U9 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U8 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U7 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U6 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
INVX0_HVT U5 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX0_HVT U4 (.A ( B[1] ) , .Y ( n7 ) ) ;
XNOR2X1_LVT U3 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
endmodule




module PE_3_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n4 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n5 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n6 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n8 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n7 ) 
    , .S ( DIFF[2] ) ) ;
OR2X1_LVT U2 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n9 ) ) ;
XNOR2X1_LVT U3 (.A2 ( n9 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX1_LVT U4 (.A ( B[7] ) , .Y ( n2 ) ) ;
INVX1_LVT U5 (.A ( B[6] ) , .Y ( n3 ) ) ;
INVX1_LVT U6 (.A ( B[5] ) , .Y ( n4 ) ) ;
INVX1_LVT U7 (.A ( B[4] ) , .Y ( n5 ) ) ;
INVX1_LVT U8 (.A ( B[3] ) , .Y ( n6 ) ) ;
INVX1_LVT U9 (.A ( B[2] ) , .Y ( n7 ) ) ;
INVX1_LVT U10 (.A ( B[1] ) , .Y ( n8 ) ) ;
INVX1_LVT U11 (.A ( B[0] ) , .Y ( n9 ) ) ;
FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n2 ) , .S ( DIFF[7] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n3 ) 
    , .S ( DIFF[6] ) ) ;
endmodule




module PE_3_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U3 (.Y ( SUM[0] ) , .A2 ( A[0] ) , .A1 ( B[0] ) ) ;
AND2X1_LVT U4 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
endmodule




module PE_3 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , S1 , 
    R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_3_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , n20 , N11 , n45 } ) , .A ( R ) ) ;


PE_3_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , n20 , N11 , n45 } ) ) ;


PE_3_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U2 (.Y ( n82 ) , .A1 ( Carry ) , .A2 ( n81 ) ) ;
MUX21X1_LVT U9 (.Y ( n39 ) , .S0 ( n12 ) , .A1 ( S1[2] ) , .A2 ( S2[2] ) ) ;
MUX21X1_LVT U37 (.Y ( n42 ) , .S0 ( n35 ) , .A1 ( S1[3] ) , .A2 ( S2[3] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n81 ) ) ;
MUX21X1_HVT U23 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n75 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U25 (.Y ( N17 ) , .S0 ( n11 ) , .A1 ( S2[7] ) , .A2 ( S1[7] ) ) ;
INVX1_LVT U26 (.A ( n46 ) , .Y ( n11 ) ) ;
INVX0_LVT U27 (.A ( n8 ) , .Y ( n6 ) ) ;
MUX21X1_LVT U28 (.A1 ( N21 ) , .S0 ( n7 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
NBUFFX2_HVT U29 (.A ( S1S2mux ) , .Y ( n8 ) ) ;
AOI22X1_LVT U30 (.Y ( n7 ) , .A1 ( R[7] ) , .A4 ( n65 ) , .A3 ( n66 ) 
    , .A2 ( n67 ) ) ;
MUX21X1_LVT U31 (.A1 ( S2[1] ) , .S0 ( n8 ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
AOI22X1_LVT U32 (.Y ( n26 ) , .A1 ( R[7] ) , .A4 ( n10 ) , .A3 ( n65 ) 
    , .A2 ( n67 ) ) ;
AND2X1_LVT U33 (.Y ( n9 ) , .A1 ( n31 ) , .A2 ( n32 ) ) ;
AND2X1_LVT U34 (.Y ( n63 ) , .A1 ( n9 ) , .A2 ( n62 ) ) ;
MUX21X1_LVT U35 (.A1 ( N19 ) , .S0 ( n26 ) , .Y ( difference[1] ) , .A2 ( N27 ) ) ;
MUX21X1_HVT U39 (.A1 ( S1[0] ) , .S0 ( n34 ) , .Y ( n45 ) , .A2 ( S2[0] ) ) ;
OR2X1_LVT U41 (.Y ( AccumulateIn[3] ) , .A2 ( n82 ) , .A1 ( n74 ) ) ;
INVX0_LVT U42 (.A ( N11 ) , .Y ( n56 ) ) ;
NBUFFX2_LVT U43 (.A ( n46 ) , .Y ( n12 ) ) ;
MUX21X1_LVT U45 (.A1 ( N24 ) , .S0 ( n26 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_LVT U46 (.A1 ( N22 ) , .S0 ( n26 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
OR2X1_LVT U47 (.Y ( AccumulateIn[1] ) , .A2 ( n36 ) , .A1 ( n76 ) ) ;
MUX21X1_LVT U48 (.A1 ( S1[5] ) , .S0 ( n35 ) , .Y ( n14 ) , .A2 ( S2[5] ) ) ;
MUX21X1_LVT U49 (.Y ( n17 ) , .S0 ( n6 ) , .A1 ( S1[6] ) , .A2 ( S2[6] ) ) ;
INVX0_LVT U50 (.A ( n46 ) , .Y ( n21 ) ) ;
MUX21X1_HVT U53 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n76 ) 
    , .A2 ( difference[1] ) ) ;
INVX1_LVT U54 (.A ( n42 ) , .Y ( N13 ) ) ;
MUX21X1_LVT U55 (.A1 ( S1[4] ) , .S0 ( n6 ) , .Y ( N14 ) , .A2 ( S2[4] ) ) ;
INVX0_LVT U56 (.A ( N14 ) , .Y ( n61 ) ) ;
MUX21X1_LVT U57 (.A1 ( N23 ) , .S0 ( n7 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
AND2X1_LVT U58 (.Y ( n24 ) , .A1 ( R[5] ) , .A2 ( n14 ) ) ;
AND2X1_LVT U59 (.Y ( n25 ) , .A1 ( R[4] ) , .A2 ( n61 ) ) ;
OR3X1_LVT U60 (.Y ( n62 ) , .A3 ( n60 ) , .A1 ( n24 ) , .A2 ( n25 ) ) ;
MUX21X1_LVT U61 (.A1 ( N25 ) , .S0 ( n4 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_LVT U63 (.A1 ( N20 ) , .S0 ( n4 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
NAND2X0_LVT U64 (.A2 ( n42 ) , .A1 ( R[3] ) , .Y ( n28 ) ) ;
NAND2X0_LVT U65 (.A2 ( n58 ) , .A1 ( n57 ) , .Y ( n29 ) ) ;
NAND2X0_LVT U66 (.A2 ( n39 ) , .A1 ( R[2] ) , .Y ( n30 ) ) ;
NAND3X0_LVT U67 (.Y ( n59 ) , .A1 ( n29 ) , .A2 ( n28 ) , .A3 ( n30 ) ) ;
OR2X1_LVT U68 (.Y ( n32 ) , .A2 ( n17 ) , .A1 ( R[6] ) ) ;
INVX0_LVT U69 (.A ( n21 ) , .Y ( n35 ) ) ;
OR2X1_LVT U70 (.Y ( AccumulateIn[7] ) , .A2 ( n70 ) , .A1 ( n82 ) ) ;
OR2X1_LVT U71 (.Y ( AccumulateIn[5] ) , .A2 ( n72 ) , .A1 ( n82 ) ) ;
INVX0_LVT U72 (.A ( N10 ) , .Y ( n54 ) ) ;
AND2X1_LVT U73 (.A2 ( n81 ) , .A1 ( Carry ) , .Y ( n36 ) ) ;
INVX0_LVT U79 (.A ( N17 ) , .Y ( n67 ) ) ;
INVX0_LVT U81 (.A ( R[0] ) , .Y ( n49 ) ) ;
INVX0_LVT U82 (.A ( R[1] ) , .Y ( n48 ) ) ;
INVX0_LVT U83 (.A ( S1S2mux ) , .Y ( n46 ) ) ;
MUX21X1_LVT U84 (.A1 ( S1[0] ) , .S0 ( n34 ) , .Y ( N10 ) , .A2 ( S2[0] ) ) ;
AOI21X1_LVT U86 (.Y ( n55 ) , .A2 ( N11 ) , .A3 ( n49 ) , .A1 ( n48 ) ) ;
MUX21X1_HVT U87 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n77 ) 
    , .A2 ( difference[0] ) ) ;
INVX1_LVT U89 (.A ( R[2] ) , .Y ( n53 ) ) ;
NAND2X0_LVT U90 (.A2 ( n53 ) , .A1 ( n20 ) , .Y ( n58 ) ) ;
AO22X1_LVT U91 (.A2 ( n56 ) , .A3 ( n54 ) , .Y ( n57 ) , .A4 ( n55 ) 
    , .A1 ( R[1] ) ) ;
OA221X1_LVT U92 (.A1 ( R[3] ) , .A4 ( n61 ) , .A2 ( n42 ) , .A5 ( n59 ) 
    , .Y ( n60 ) , .A3 ( R[4] ) ) ;
INVX1_LVT U93 (.A ( R[7] ) , .Y ( n64 ) ) ;
NAND2X0_LVT U94 (.A2 ( n64 ) , .A1 ( N17 ) , .Y ( n65 ) ) ;
MUX21X1_LVT U95 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U96 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U97 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n72 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U98 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[4] ) ) ;
OR2X1_LVT U99 (.Y ( AccumulateIn[4] ) , .A2 ( n36 ) , .A1 ( n73 ) ) ;
MUX21X1_LVT U100 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U101 (.A1 ( N18 ) , .S0 ( n7 ) , .Y ( difference[0] ) , .A2 ( N26 ) ) ;
OR2X1_LVT U102 (.Y ( AccumulateIn[0] ) , .A2 ( n36 ) , .A1 ( n77 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
OR2X1_LVT U3 (.Y ( AccumulateIn[2] ) , .A2 ( n75 ) , .A1 ( n82 ) ) ;
AOI22X1_LVT U4 (.Y ( n4 ) , .A1 ( R[7] ) , .A4 ( n65 ) , .A3 ( n10 ) 
    , .A2 ( n67 ) ) ;
INVX0_HVT U10 (.A ( n17 ) , .Y ( N16 ) ) ;
OR2X1_LVT U14 (.Y ( n31 ) , .A2 ( n14 ) , .A1 ( R[5] ) ) ;
INVX0_HVT U15 (.A ( n14 ) , .Y ( N15 ) ) ;
OR2X1_LVT U18 (.Y ( AccumulateIn[6] ) , .A2 ( n82 ) , .A1 ( n71 ) ) ;
INVX1_LVT U19 (.A ( n39 ) , .Y ( n20 ) ) ;
AO21X1_LVT U20 (.Y ( n10 ) , .A1 ( R[6] ) , .A2 ( n17 ) , .A3 ( n63 ) ) ;
AO21X1_LVT U21 (.A1 ( R[6] ) , .Y ( n66 ) , .A2 ( n17 ) , .A3 ( n63 ) ) ;
INVX1_LVT U22 (.A ( n21 ) , .Y ( n34 ) ) ;
endmodule




module PE_4_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_LVT U2 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U1 (.A ( B[1] ) , .Y ( n7 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U9 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U8 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U7 (.A ( B[7] ) , .Y ( n1 ) ) ;
OR2X1_LVT U6 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_HVT U5 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_LVT U4 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX0_LVT U3 (.A ( B[0] ) , .Y ( n8 ) ) ;
endmodule




module PE_4_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_HVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
OR2X1_LVT U1 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
FADDX1_HVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_4_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( B[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( carry[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( A[0] ) , .A1 ( B[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_4 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , S1 , 
    R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_4_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) , .A ( R ) ) ;


PE_4_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , N11 , N10 } ) ) ;


PE_4_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U26 (.A2 ( n83 ) , .A1 ( Carry ) , .Y ( n22 ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n83 ) ) ;
AND3X1_LVT U88 (.A1 ( n63 ) , .Y ( n64 ) , .A2 ( n49 ) , .A3 ( n48 ) ) ;
INVX0_LVT U89 (.A ( N11 ) , .Y ( n56 ) ) ;
MUX21X1_HVT U90 (.A1 ( N25 ) , .S0 ( n47 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_HVT U91 (.A1 ( N22 ) , .S0 ( n47 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
MUX21X1_HVT U92 (.A1 ( S2[7] ) , .S0 ( n38 ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
INVX1_LVT U93 (.A ( R[2] ) , .Y ( n53 ) ) ;
AO22X1_LVT U94 (.A2 ( n56 ) , .A3 ( n55 ) , .Y ( n57 ) , .A4 ( n54 ) 
    , .A1 ( R[1] ) ) ;
OA221X1_LVT U95 (.A1 ( R[3] ) , .A4 ( n62 ) , .A2 ( n60 ) , .A5 ( n59 ) 
    , .Y ( n61 ) , .A3 ( R[4] ) ) ;
INVX1_LVT U96 (.A ( R[7] ) , .Y ( n65 ) ) ;
NAND2X0_LVT U97 (.A2 ( n65 ) , .A1 ( N17 ) , .Y ( n66 ) ) ;
MUX21X1_LVT U98 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U100 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U101 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U102 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U103 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n75 ) 
    , .A2 ( difference[2] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .D ( AccumulateIn[3] ) 
    , .CLK ( clock ) ) ;
NBUFFX2_HVT U3 (.A ( S1S2mux ) , .Y ( n25 ) ) ;
MUX21X1_LVT U4 (.A1 ( S1[1] ) , .S0 ( n5 ) , .Y ( N11 ) , .A2 ( S2[1] ) ) ;
OR2X1_LVT U5 (.Y ( AccumulateIn[2] ) , .A2 ( n20 ) , .A1 ( n75 ) ) ;
NBUFFX2_LVT U11 (.A ( n37 ) , .Y ( n5 ) ) ;
OR2X1_LVT U12 (.Y ( n48 ) , .A2 ( n26 ) , .A1 ( R[5] ) ) ;
AND3X1_LVT U13 (.A1 ( n63 ) , .Y ( n16 ) , .A2 ( n49 ) , .A3 ( n48 ) ) ;
MUX21X1_LVT U14 (.Y ( n26 ) , .S0 ( n9 ) , .A1 ( S1[5] ) , .A2 ( S2[5] ) ) ;
INVX0_HVT U16 (.A ( n29 ) , .Y ( N16 ) ) ;
INVX1_LVT U17 (.A ( R[0] ) , .Y ( n14 ) ) ;
INVX0_LVT U18 (.A ( R[1] ) , .Y ( n13 ) ) ;
INVX1_LVT U23 (.A ( n73 ) , .Y ( n10 ) ) ;
INVX0_LVT U25 (.A ( n22 ) , .Y ( n35 ) ) ;
MUX21X1_LVT U27 (.A1 ( N23 ) , .S0 ( n47 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
NAND2X0_LVT U28 (.A2 ( R[3] ) , .A1 ( n60 ) , .Y ( n6 ) ) ;
NAND2X0_LVT U29 (.A2 ( n57 ) , .A1 ( n58 ) , .Y ( n7 ) ) ;
NAND2X0_LVT U30 (.A2 ( n11 ) , .A1 ( R[2] ) , .Y ( n8 ) ) ;
NAND3X0_LVT U31 (.Y ( n59 ) , .A1 ( n7 ) , .A2 ( n6 ) , .A3 ( n8 ) ) ;
NBUFFX2_LVT U32 (.A ( n37 ) , .Y ( n9 ) ) ;
NAND2X0_HVT U33 (.A2 ( n53 ) , .A1 ( N12 ) , .Y ( n58 ) ) ;
OR2X1_LVT U34 (.Y ( AccumulateIn[7] ) , .A2 ( n20 ) , .A1 ( n70 ) ) ;
INVX1_LVT U35 (.A ( n26 ) , .Y ( N15 ) ) ;
NAND2X0_LVT U36 (.A2 ( n35 ) , .A1 ( n10 ) , .Y ( AccumulateIn[4] ) ) ;
OR2X1_LVT U37 (.Y ( n49 ) , .A2 ( n29 ) , .A1 ( R[6] ) ) ;
AO21X1_LVT U38 (.A1 ( R[6] ) , .Y ( n67 ) , .A2 ( n29 ) , .A3 ( n16 ) ) ;
MUX21X1_LVT U39 (.A1 ( S1[6] ) , .S0 ( n9 ) , .Y ( n29 ) , .A2 ( S2[6] ) ) ;
MUX21X1_LVT U40 (.A1 ( S2[4] ) , .S0 ( n39 ) , .Y ( N14 ) , .A2 ( S1[4] ) ) ;
OR2X1_LVT U41 (.Y ( n63 ) , .A2 ( n61 ) , .A1 ( n15 ) ) ;
MUX21X1_LVT U42 (.A1 ( N24 ) , .S0 ( n47 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_LVT U43 (.A1 ( S2[0] ) , .S0 ( n25 ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
INVX0_LVT U44 (.A ( N12 ) , .Y ( n11 ) ) ;
MUX21X1_LVT U45 (.A1 ( S2[2] ) , .S0 ( n25 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
AOI21X1_LVT U46 (.Y ( n55 ) , .A2 ( N11 ) , .A3 ( n14 ) , .A1 ( n13 ) ) ;
OR2X1_LVT U47 (.Y ( n15 ) , .A2 ( n17 ) , .A1 ( n18 ) ) ;
AND2X1_LVT U48 (.Y ( n17 ) , .A1 ( R[5] ) , .A2 ( n26 ) ) ;
AND2X1_LVT U49 (.Y ( n18 ) , .A1 ( R[4] ) , .A2 ( n62 ) ) ;
INVX0_LVT U51 (.A ( N10 ) , .Y ( n54 ) ) ;
AND2X1_LVT U52 (.Y ( n20 ) , .A1 ( Carry ) , .A2 ( n83 ) ) ;
OR2X1_LVT U53 (.Y ( AccumulateIn[5] ) , .A2 ( n20 ) , .A1 ( n72 ) ) ;
MUX21X1_LVT U54 (.Y ( difference[1] ) , .S0 ( n44 ) , .A1 ( N19 ) , .A2 ( N27 ) ) ;
INVX0_LVT U55 (.A ( S1S2mux ) , .Y ( n37 ) ) ;
INVX0_LVT U56 (.A ( n9 ) , .Y ( n38 ) ) ;
INVX1_LVT U58 (.A ( N17 ) , .Y ( n68 ) ) ;
MUX21X1_LVT U59 (.A1 ( S2[3] ) , .S0 ( n39 ) , .Y ( N13 ) , .A2 ( S1[3] ) ) ;
INVX0_LVT U60 (.A ( n9 ) , .Y ( n39 ) ) ;
MUX21X1_HVT U61 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n72 ) 
    , .A2 ( difference[5] ) ) ;
INVX0_LVT U64 (.A ( N14 ) , .Y ( n62 ) ) ;
INVX0_LVT U66 (.A ( N13 ) , .Y ( n60 ) ) ;
AO21X1_LVT U68 (.A1 ( R[6] ) , .Y ( n45 ) , .A2 ( n29 ) , .A3 ( n64 ) ) ;
MUX21X1_LVT U69 (.Y ( difference[0] ) , .S0 ( n36 ) , .A1 ( N26 ) , .A2 ( N18 ) ) ;
AO22X1_LVT U70 (.A2 ( n68 ) , .A3 ( n67 ) , .Y ( n36 ) , .A4 ( n66 ) 
    , .A1 ( R[7] ) ) ;
INVX0_LVT U74 (.A ( n76 ) , .Y ( n43 ) ) ;
OR2X1_LVT U75 (.Y ( AccumulateIn[6] ) , .A2 ( n22 ) , .A1 ( n71 ) ) ;
OR2X1_LVT U76 (.Y ( AccumulateIn[3] ) , .A2 ( n22 ) , .A1 ( n74 ) ) ;
OR2X1_LVT U77 (.Y ( AccumulateIn[0] ) , .A2 ( n20 ) , .A1 ( n77 ) ) ;
MUX21X1_HVT U80 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n77 ) 
    , .A2 ( difference[0] ) ) ;
NAND2X0_LVT U81 (.A2 ( n35 ) , .A1 ( n43 ) , .Y ( AccumulateIn[1] ) ) ;
AOI22X1_LVT U82 (.Y ( n44 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n45 ) 
    , .A2 ( n68 ) ) ;
MUX21X1_HVT U83 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n76 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U84 (.A1 ( N20 ) , .S0 ( n44 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
AOI22X1_LVT U86 (.Y ( n47 ) , .A1 ( R[7] ) , .A4 ( n66 ) , .A3 ( n45 ) 
    , .A2 ( n68 ) ) ;
MUX21X1_LVT U87 (.A1 ( N21 ) , .S0 ( n47 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
endmodule




module PE_5_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
INVX0_HVT U2 (.A ( B[7] ) , .Y ( n1 ) ) ;
INVX1_LVT U1 (.A ( B[1] ) , .Y ( n7 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U9 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U8 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX0_LVT U7 (.A ( B[0] ) , .Y ( n8 ) ) ;
OR2X1_LVT U6 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_LVT U5 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_LVT U4 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U3 (.A ( B[5] ) , .Y ( n3 ) ) ;
endmodule




module PE_5_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
OR2X1_LVT U2 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_HVT U1 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
XOR3X1_LVT U2_7 (.Y ( DIFF[7] ) , .A1 ( A[7] ) , .A3 ( carry[7] ) , .A2 ( n1 ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_5_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( A[0] ) , .A1 ( B[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_5 (clock , S1S2mux , newDist , Rpipe , Accumulate , S2 , S1 , 
    R );
input  clock ;
input  S1S2mux ;
input  newDist ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_5_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , n30 , N11 , N10 } ) , .A ( R ) ) ;


PE_5_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , n30 , N11 , N10 } ) ) ;


PE_5_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AOI22X1_LVT U5 (.Y ( n89 ) , .A1 ( R[7] ) , .A4 ( n67 ) , .A3 ( n13 ) 
    , .A2 ( n27 ) ) ;
MUX21X1_LVT U77 (.Y ( N14 ) , .S0 ( n46 ) , .A1 ( S2[4] ) , .A2 ( S1[4] ) ) ;
INVX1_LVT U14 (.A ( N15 ) , .Y ( n5 ) ) ;
MUX21X1_LVT U44 (.Y ( difference[0] ) , .S0 ( n14 ) , .A1 ( N26 ) , .A2 ( N18 ) ) ;
MUX21X1_LVT U89 (.Y ( difference[1] ) , .S0 ( n15 ) , .A1 ( N19 ) , .A2 ( N27 ) ) ;
INVX0_HVT U6 (.A ( newDist ) , .Y ( n88 ) ) ;
INVX0_HVT U2 (.A ( S1[7] ) , .Y ( n28 ) ) ;
INVX0_HVT U1 (.A ( S2[7] ) , .Y ( n3 ) ) ;
AND2X1_LVT U61 (.A2 ( n88 ) , .A1 ( Carry ) , .Y ( n21 ) ) ;
MUX21X1_LVT U64 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n75 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U65 (.A1 ( S2[2] ) , .S0 ( n52 ) , .Y ( n23 ) , .A2 ( S1[2] ) ) ;
MUX21X1_LVT U68 (.A1 ( N21 ) , .S0 ( n89 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
MUX21X1_LVT U69 (.A1 ( S2[6] ) , .S0 ( n51 ) , .Y ( N16 ) , .A2 ( S1[6] ) ) ;
INVX0_LVT U70 (.A ( n23 ) , .Y ( N12 ) ) ;
MUX21X1_HVT U74 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n74 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_HVT U75 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U76 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n76 ) 
    , .A2 ( difference[2] ) ) ;
INVX0_LVT U78 (.A ( n45 ) , .Y ( n46 ) ) ;
INVX0_LVT U80 (.A ( N16 ) , .Y ( n66 ) ) ;
AND2X1_LVT U81 (.Y ( n34 ) , .A1 ( Carry ) , .A2 ( n88 ) ) ;
NAND2X0_LVT U82 (.A2 ( n60 ) , .A1 ( n59 ) , .Y ( n36 ) ) ;
NAND2X0_LVT U83 (.A2 ( n23 ) , .A1 ( R[2] ) , .Y ( n37 ) ) ;
NAND3X0_LVT U84 (.Y ( n61 ) , .A1 ( n36 ) , .A2 ( n35 ) , .A3 ( n37 ) ) ;
INVX0_LVT U85 (.A ( n41 ) , .Y ( n52 ) ) ;
INVX0_LVT U86 (.A ( n49 ) , .Y ( n38 ) ) ;
INVX0_LVT U87 (.A ( n49 ) , .Y ( n50 ) ) ;
OR2X1_LVT U88 (.Y ( n40 ) , .A2 ( n66 ) , .A1 ( R[6] ) ) ;
INVX0_LVT U90 (.A ( S1S2mux ) , .Y ( n41 ) ) ;
INVX0_LVT U91 (.A ( S1S2mux ) , .Y ( n49 ) ) ;
INVX0_LVT U92 (.A ( n52 ) , .Y ( n45 ) ) ;
OR2X1_HVT U93 (.Y ( AccumulateIn[7] ) , .A2 ( n21 ) , .A1 ( n71 ) ) ;
INVX0_LVT U95 (.A ( N10 ) , .Y ( n56 ) ) ;
INVX0_LVT U96 (.A ( N11 ) , .Y ( n58 ) ) ;
MUX21X1_HVT U97 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n78 ) 
    , .A2 ( difference[0] ) ) ;
MUX21X1_LVT U98 (.A1 ( S2[3] ) , .S0 ( n38 ) , .Y ( N13 ) , .A2 ( S1[3] ) ) ;
MUX21X1_LVT U99 (.A1 ( S2[0] ) , .S0 ( n38 ) , .Y ( N10 ) , .A2 ( S1[0] ) ) ;
INVX1_LVT U100 (.A ( R[2] ) , .Y ( n55 ) ) ;
NAND2X0_LVT U101 (.A2 ( n55 ) , .A1 ( N12 ) , .Y ( n60 ) ) ;
OA21X1_LVT U102 (.Y ( n57 ) , .A3 ( R[0] ) , .A2 ( n58 ) , .A1 ( R[1] ) ) ;
AO22X1_LVT U103 (.A2 ( R[1] ) , .A3 ( n57 ) , .Y ( n59 ) , .A4 ( n56 ) 
    , .A1 ( n58 ) ) ;
MUX21X1_LVT U104 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[7] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
OR2X1_LVT U3 (.Y ( AccumulateIn[1] ) , .A2 ( n34 ) , .A1 ( n77 ) ) ;
OR2X1_LVT U4 (.Y ( AccumulateIn[3] ) , .A2 ( n21 ) , .A1 ( n75 ) ) ;
AND2X1_LVT U9 (.Y ( n4 ) , .A1 ( n40 ) , .A2 ( n39 ) ) ;
AND2X1_LVT U10 (.Y ( n9 ) , .A1 ( n4 ) , .A2 ( n64 ) ) ;
OR2X1_LVT U11 (.Y ( n39 ) , .A2 ( n5 ) , .A1 ( R[5] ) ) ;
AO21X1_LVT U12 (.Y ( n68 ) , .A1 ( R[6] ) , .A2 ( n66 ) , .A3 ( n9 ) ) ;
OR2X1_LVT U13 (.Y ( n67 ) , .A2 ( R[7] ) , .A1 ( n27 ) ) ;
MUX21X1_HVT U16 (.A1 ( S2[5] ) , .S0 ( n51 ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
INVX0_LVT U17 (.A ( N13 ) , .Y ( n62 ) ) ;
INVX1_LVT U18 (.A ( R[3] ) , .Y ( n20 ) ) ;
NAND2X0_HVT U21 (.A2 ( n63 ) , .A1 ( R[4] ) , .Y ( n19 ) ) ;
OR2X1_LVT U27 (.Y ( AccumulateIn[5] ) , .A2 ( n34 ) , .A1 ( n73 ) ) ;
MUX21X1_LVT U29 (.A1 ( S2[1] ) , .S0 ( n50 ) , .Y ( N11 ) , .A2 ( S1[1] ) ) ;
INVX0_LVT U30 (.A ( n89 ) , .Y ( n12 ) ) ;
MUX21X1_HVT U31 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n77 ) 
    , .A2 ( difference[1] ) ) ;
OR2X1_LVT U32 (.Y ( n10 ) , .A2 ( n62 ) , .A1 ( R[3] ) ) ;
OR2X1_LVT U33 (.Y ( n11 ) , .A2 ( n63 ) , .A1 ( R[4] ) ) ;
NAND3X0_LVT U34 (.Y ( n17 ) , .A1 ( n10 ) , .A2 ( n11 ) , .A3 ( n61 ) ) ;
INVX0_LVT U35 (.A ( N14 ) , .Y ( n63 ) ) ;
MUX21X1_LVT U36 (.Y ( difference[5] ) , .S0 ( n12 ) , .A1 ( N31 ) , .A2 ( N23 ) ) ;
MUX21X1_LVT U37 (.Y ( difference[6] ) , .S0 ( n15 ) , .A1 ( N24 ) , .A2 ( N32 ) ) ;
MUX21X1_LVT U38 (.Y ( difference[4] ) , .S0 ( n15 ) , .A1 ( N22 ) , .A2 ( N30 ) ) ;
AO21X1_LVT U40 (.A1 ( R[6] ) , .Y ( n13 ) , .A2 ( n66 ) , .A3 ( n9 ) ) ;
INVX0_LVT U41 (.A ( n27 ) , .Y ( N17 ) ) ;
MUX21X1_LVT U43 (.Y ( n27 ) , .S0 ( n45 ) , .A1 ( n28 ) , .A2 ( n3 ) ) ;
AO22X1_LVT U45 (.A2 ( n27 ) , .A3 ( n68 ) , .Y ( n14 ) , .A4 ( n67 ) 
    , .A1 ( R[7] ) ) ;
AOI22X1_LVT U46 (.Y ( n15 ) , .A1 ( R[7] ) , .A4 ( n67 ) , .A3 ( n13 ) 
    , .A2 ( n27 ) ) ;
MUX21X1_LVT U47 (.A1 ( N20 ) , .S0 ( n89 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
MUX21X1_LVT U48 (.Y ( difference[7] ) , .S0 ( n89 ) , .A1 ( N25 ) , .A2 ( N33 ) ) ;
OR2X1_LVT U49 (.Y ( AccumulateIn[2] ) , .A2 ( n34 ) , .A1 ( n76 ) ) ;
MUX21X1_HVT U50 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n72 ) 
    , .A2 ( difference[6] ) ) ;
INVX1_LVT U52 (.A ( n23 ) , .Y ( n30 ) ) ;
INVX0_LVT U53 (.A ( n41 ) , .Y ( n51 ) ) ;
OR2X1_LVT U54 (.Y ( AccumulateIn[0] ) , .A2 ( n34 ) , .A1 ( n78 ) ) ;
OR2X1_LVT U55 (.Y ( AccumulateIn[6] ) , .A2 ( n34 ) , .A1 ( n72 ) ) ;
NAND2X0_LVT U57 (.A2 ( n5 ) , .A1 ( R[5] ) , .Y ( n18 ) ) ;
NAND3X0_LVT U58 (.Y ( n64 ) , .A1 ( n17 ) , .A2 ( n19 ) , .A3 ( n18 ) ) ;
OR2X1_LVT U59 (.Y ( n35 ) , .A2 ( N13 ) , .A1 ( n20 ) ) ;
OR2X1_LVT U60 (.Y ( AccumulateIn[4] ) , .A2 ( n21 ) , .A1 ( n74 ) ) ;
endmodule




module PE_6_DW01_sub_1 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_7 (.CI ( carry[7] ) , .A ( A[7] ) , .B ( n1 ) , .S ( DIFF[7] ) ) ;
XNOR2X1_HVT U2 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
INVX0_LVT U1 (.A ( B[7] ) , .Y ( n1 ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
INVX1_LVT U10 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U9 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U8 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U7 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX0_LVT U6 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX0_LVT U5 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX0_LVT U4 (.A ( B[3] ) , .Y ( n5 ) ) ;
OR2X1_LVT U3 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
endmodule




module PE_6_DW01_sub_0 (CI , CO , DIFF , B , A );
input  CI ;
output CO ;
output [7:0] DIFF ;
input  [7:0] B ;
input  [7:0] A ;


wire [8:0] carry ;

FADDX1_LVT U2_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( n2 ) 
    , .S ( DIFF[6] ) ) ;
OR2X1_LVT U2 (.Y ( carry[1] ) , .A2 ( A[0] ) , .A1 ( n8 ) ) ;
XNOR2X1_HVT U1 (.A2 ( n8 ) , .A1 ( A[0] ) , .Y ( DIFF[0] ) ) ;
FADDX1_LVT U2_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( n7 ) 
    , .S ( DIFF[1] ) ) ;
XOR3X1_LVT U2_7 (.Y ( DIFF[7] ) , .A1 ( A[7] ) , .A3 ( carry[7] ) , .A2 ( n1 ) ) ;
FADDX1_LVT U2_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( n6 ) 
    , .S ( DIFF[2] ) ) ;
FADDX1_LVT U2_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( n5 ) 
    , .S ( DIFF[3] ) ) ;
FADDX1_LVT U2_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( n4 ) 
    , .S ( DIFF[4] ) ) ;
FADDX1_LVT U2_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( n3 ) 
    , .S ( DIFF[5] ) ) ;
INVX1_LVT U10 (.A ( B[0] ) , .Y ( n8 ) ) ;
INVX1_LVT U9 (.A ( B[1] ) , .Y ( n7 ) ) ;
INVX1_LVT U8 (.A ( B[2] ) , .Y ( n6 ) ) ;
INVX1_LVT U7 (.A ( B[3] ) , .Y ( n5 ) ) ;
INVX1_LVT U6 (.A ( B[4] ) , .Y ( n4 ) ) ;
INVX1_LVT U5 (.A ( B[5] ) , .Y ( n3 ) ) ;
INVX1_LVT U4 (.A ( B[6] ) , .Y ( n2 ) ) ;
INVX1_LVT U3 (.A ( B[7] ) , .Y ( n1 ) ) ;
endmodule




module PE_6_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( B[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( carry[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( B[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( carry[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( A[0] ) , .A1 ( B[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_6 (clock , S1S2mux , newDist , IN0 , Rpipe , Accumulate , 
    S2 , S1 , R );
input  clock ;
input  S1S2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] difference ;

wire [7:0] AccumulateIn ;


PE_6_DW01_sub_1 sub_79 (.CI ( 1'b0 ), 
    .DIFF ( {N25 , N24 , N23 , N22 , N21 , N20 , N19 , N18 } ) , 
    .B ( {N17 , N16 , N15 , N14 , N13 , N12 , n17 , N10 } ) , .A ( R ) ) ;


PE_6_DW01_sub_0 sub_83 (.CI ( 1'b0 ), 
    .DIFF ( {N33 , N32 , N31 , N30 , N29 , N28 , N27 , N26 } ) , .B ( R ) , 
    .A ( {N17 , N16 , N15 , N14 , N13 , N12 , n17 , N10 } ) ) ;


PE_6_DW01_add_0 add_85 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( 1'b0 ), 
    .B ( {1'b0, difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , n16 , difference[0] } ) , 
    .A ( {1'b0, Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

INVX1_LVT U22 (.A ( n5 ) , .Y ( N16 ) ) ;
OR2X1_LVT U32 (.Y ( AccumulateIn[7] ) , .A2 ( n72 ) , .A1 ( n65 ) ) ;
OR2X1_LVT U51 (.Y ( AccumulateIn[3] ) , .A2 ( n72 ) , .A1 ( n69 ) ) ;
OR2X1_LVT U50 (.Y ( AccumulateIn[5] ) , .A2 ( n72 ) , .A1 ( n67 ) ) ;
OR2X1_LVT U45 (.Y ( AccumulateIn[6] ) , .A2 ( n72 ) , .A1 ( n66 ) ) ;
MUX21X1_LVT U17 (.Y ( n32 ) , .S0 ( S1S2mux ) , .A1 ( S1[3] ) , .A2 ( S2[3] ) ) ;
INVX0_HVT U1 (.A ( newDist ) , .Y ( n63 ) ) ;
MUX21X1_LVT U29 (.A1 ( N20 ) , .S0 ( n41 ) , .Y ( difference[2] ) , .A2 ( N28 ) ) ;
INVX0_LVT U30 (.A ( n62 ) , .Y ( n41 ) ) ;
NAND2X0_LVT U33 (.A2 ( Carry ) , .A1 ( n63 ) , .Y ( n35 ) ) ;
AO22X1_LVT U34 (.A2 ( n61 ) , .A3 ( n60 ) , .Y ( n62 ) , .A4 ( n59 ) 
    , .A1 ( R[7] ) ) ;
AO21X1_LVT U35 (.A1 ( R[6] ) , .Y ( n60 ) , .A2 ( n5 ) , .A3 ( n57 ) ) ;
AOI22X1_LVT U36 (.Y ( n9 ) , .A1 ( R[7] ) , .A4 ( n59 ) , .A3 ( n60 ) 
    , .A2 ( n61 ) ) ;
INVX0_LVT U37 (.A ( n23 ) , .Y ( N14 ) ) ;
MUX21X1_LVT U38 (.A1 ( S2[2] ) , .S0 ( IN0 ) , .Y ( N12 ) , .A2 ( S1[2] ) ) ;
OR2X1_LVT U39 (.Y ( n15 ) , .A2 ( n23 ) , .A1 ( R[4] ) ) ;
MUX21X1_HVT U40 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n69 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_HVT U41 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n68 ) 
    , .A2 ( difference[4] ) ) ;
NAND2X0_HVT U42 (.A2 ( n30 ) , .A1 ( n31 ) , .Y ( difference[1] ) ) ;
MUX21X1_HVT U43 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n67 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U44 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n66 ) 
    , .A2 ( difference[6] ) ) ;
INVX0_LVT U46 (.A ( n64 ) , .Y ( n72 ) ) ;
INVX1_LVT U49 (.A ( n17 ) , .Y ( n27 ) ) ;
AND3X1_LVT U53 (.A1 ( n14 ) , .Y ( n54 ) , .A2 ( n53 ) , .A3 ( n15 ) ) ;
NAND2X0_LVT U54 (.A2 ( n30 ) , .A1 ( n31 ) , .Y ( n16 ) ) ;
INVX0_LVT U55 (.A ( n9 ) , .Y ( n40 ) ) ;
INVX0_LVT U56 (.A ( N17 ) , .Y ( n61 ) ) ;
NAND2X0_HVT U57 (.A2 ( n58 ) , .A1 ( N17 ) , .Y ( n59 ) ) ;
MUX21X1_LVT U58 (.A1 ( S1[1] ) , .S0 ( S1S2mux ) , .Y ( n17 ) , .A2 ( S2[1] ) ) ;
INVX0_LVT U59 (.A ( n36 ) , .Y ( N10 ) ) ;
INVX0_LVT U60 (.A ( n32 ) , .Y ( N13 ) ) ;
NAND2X0_HVT U62 (.A2 ( n64 ) , .A1 ( n20 ) , .Y ( AccumulateIn[0] ) ) ;
NAND2X0_HVT U63 (.A2 ( n35 ) , .A1 ( n45 ) , .Y ( AccumulateIn[2] ) ) ;
OR2X1_LVT U64 (.Y ( n21 ) , .A2 ( n56 ) , .A1 ( R[5] ) ) ;
OR2X1_LVT U65 (.Y ( n22 ) , .A2 ( n5 ) , .A1 ( R[6] ) ) ;
AND3X1_LVT U66 (.A1 ( n55 ) , .Y ( n57 ) , .A2 ( n22 ) , .A3 ( n21 ) ) ;
INVX0_LVT U67 (.A ( N15 ) , .Y ( n56 ) ) ;
MUX21X1_HVT U68 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n71 ) 
    , .A2 ( difference[1] ) ) ;
INVX0_LVT U69 (.A ( N12 ) , .Y ( n28 ) ) ;
NAND2X0_LVT U73 (.A2 ( n40 ) , .A1 ( N19 ) , .Y ( n30 ) ) ;
MUX21X1_HVT U74 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n73 ) 
    , .A2 ( difference[0] ) ) ;
INVX0_LVT U77 (.A ( n68 ) , .Y ( n44 ) ) ;
INVX0_LVT U78 (.A ( n71 ) , .Y ( n46 ) ) ;
INVX1_LVT U79 (.A ( n70 ) , .Y ( n45 ) ) ;
NAND2X0_LVT U80 (.A2 ( Carry ) , .A1 ( n63 ) , .Y ( n64 ) ) ;
MUX21X1_LVT U81 (.A1 ( N26 ) , .S0 ( n62 ) , .Y ( difference[0] ) , .A2 ( N18 ) ) ;
NAND2X0_HVT U83 (.A2 ( n35 ) , .A1 ( n44 ) , .Y ( AccumulateIn[4] ) ) ;
NAND2X0_LVT U84 (.A2 ( n35 ) , .A1 ( n46 ) , .Y ( AccumulateIn[1] ) ) ;
MUX21X1_HVT U85 (.A1 ( S2[5] ) , .S0 ( IN0 ) , .Y ( N15 ) , .A2 ( S1[5] ) ) ;
MUX21X1_HVT U86 (.A1 ( N25 ) , .S0 ( n41 ) , .Y ( difference[7] ) , .A2 ( N33 ) ) ;
MUX21X1_HVT U87 (.A1 ( N24 ) , .S0 ( n9 ) , .Y ( difference[6] ) , .A2 ( N32 ) ) ;
MUX21X1_HVT U88 (.A1 ( N23 ) , .S0 ( n41 ) , .Y ( difference[5] ) , .A2 ( N31 ) ) ;
MUX21X1_HVT U89 (.A1 ( N22 ) , .S0 ( n9 ) , .Y ( difference[4] ) , .A2 ( N30 ) ) ;
MUX21X1_HVT U90 (.A1 ( N21 ) , .S0 ( n9 ) , .Y ( difference[3] ) , .A2 ( N29 ) ) ;
INVX1_LVT U91 (.A ( R[2] ) , .Y ( n49 ) ) ;
NAND2X0_LVT U92 (.A2 ( n49 ) , .A1 ( N12 ) , .Y ( n52 ) ) ;
AO22X1_LVT U93 (.A2 ( n27 ) , .A3 ( n50 ) , .Y ( n51 ) , .A4 ( n36 ) 
    , .A1 ( R[1] ) ) ;
AO222X1_LVT U94 (.A1 ( n32 ) , .A5 ( R[2] ) , .A6 ( n28 ) , .A3 ( n51 ) 
    , .A2 ( R[3] ) , .Y ( n53 ) , .A4 ( n52 ) ) ;
AO221X1_LVT U95 (.A5 ( n54 ) , .A1 ( R[5] ) , .A4 ( n23 ) , .Y ( n55 ) 
    , .A2 ( n56 ) , .A3 ( R[4] ) ) ;
INVX1_LVT U96 (.A ( R[7] ) , .Y ( n58 ) ) ;
MUX21X1_LVT U97 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n65 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U99 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n70 ) 
    , .A2 ( difference[2] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
NAND2X0_LVT U4 (.A2 ( n9 ) , .A1 ( N27 ) , .Y ( n31 ) ) ;
MUX21X1_LVT U14 (.A1 ( S2[7] ) , .S0 ( IN0 ) , .Y ( N17 ) , .A2 ( S1[7] ) ) ;
INVX1_LVT U15 (.A ( n73 ) , .Y ( n20 ) ) ;
OR2X1_HVT U18 (.Y ( n14 ) , .A2 ( n32 ) , .A1 ( R[3] ) ) ;
MUX21X1_LVT U20 (.A1 ( S1[0] ) , .S0 ( S1S2mux ) , .Y ( n36 ) , .A2 ( S2[0] ) ) ;
MUX21X1_LVT U23 (.Y ( n23 ) , .S0 ( S1S2mux ) , .A1 ( S1[4] ) , .A2 ( S2[4] ) ) ;
OA21X1_LVT U24 (.Y ( n50 ) , .A3 ( R[0] ) , .A2 ( n27 ) , .A1 ( R[1] ) ) ;
MUX21X1_HVT U26 (.A1 ( S1[6] ) , .S0 ( S1S2mux ) , .Y ( n5 ) , .A2 ( S2[6] ) ) ;
endmodule




module PEtotal (clock , IN0 , IN1 , IN2 , Accumulate , newDist , 
    S1S2mux , S2 , S1 , R );
input  clock ;
input  IN0 ;
input  IN1 ;
input  IN2 ;
output [127:0] Accumulate ;
input  [15:0] newDist ;
input  [15:0] S1S2mux ;
input  [7:0] S2 ;
input  [7:0] S1 ;
input  [7:0] R ;

wire [7:0] Rpipe7 ;
wire [7:0] Rpipe6 ;
wire [7:0] Rpipe5 ;
wire [7:0] Rpipe4 ;
wire [7:0] Rpipe3 ;
wire [7:0] Rpipe2 ;
wire [7:0] Rpipe1 ;
wire [7:0] Rpipe0 ;
wire [7:0] Rpipe14 ;
wire [7:0] Rpipe13 ;
wire [7:0] Rpipe12 ;
wire [7:0] Rpipe11 ;
wire [7:0] Rpipe10 ;
wire [7:0] Rpipe9 ;
wire [7:0] Rpipe8 ;



PE_7 pe7 (.clock ( clock ) , .S1S2mux ( S1S2mux[7] ) , 
    .newDist ( newDist[7] ) , .Rpipe ( Rpipe7 ) , 
    .Accumulate ( Accumulate[63:56] ) , 
    .S2 ( {S2[7] , S2[6] , S2[5] , n7 , S2[3] , S2[2] , n4 , n3 } ) , 
    .S1 ( {S1[7] , S1[6] , S1[5] , n13 , S1[3] , S1[2] , n10 , n9 } ) , 
    .R ( Rpipe6 ) ) ;


PE_8 pe6 (.clock ( clock ) , .S1S2mux ( S1S2mux[6] ) , 
    .newDist ( newDist[6] ) , .Rpipe ( Rpipe6 ) , 
    .Accumulate ( Accumulate[55:48] ) , 
    .S2 ( {S2[7] , n1 , S2[5] , S2[4] , S2[3] , n5 , S2[1] , n3 } ) , 
    .S1 ( {S1[7] , n2 , S1[5] , S1[4] , S1[3] , n11 , S1[1] , n9 } ) , 
    .R ( Rpipe5 ) ) ;


PE_9 pe5 (.clock ( clock ) , .S1S2mux ( S1S2mux[5] ) , 
    .newDist ( newDist[5] ) , .Rpipe ( Rpipe5 ) , 
    .Accumulate ( Accumulate[47:40] ) , .S2 ( S2 ) , .S1 ( S1 ) , .R ( Rpipe4 ) ) ;


PE_10 pe4 (.clock ( clock ) , .S1S2mux ( S1S2mux[4] ) , 
    .newDist ( newDist[4] ) , .Rpipe ( Rpipe4 ) , 
    .Accumulate ( Accumulate[39:32] ) , 
    .S2 ( {S2[7] , n1 , S2[5] , S2[4] , n6 , S2[2] , S2[1] , n3 } ) , 
    .S1 ( {S1[7] , n2 , S1[5] , S1[4] , n12 , S1[2] , S1[1] , n9 } ) , 
    .R ( Rpipe3 ) ) ;


PE_11 pe3 (.clock ( clock ) , .S1S2mux ( S1S2mux[3] ) , 
    .newDist ( newDist[3] ) , .Rpipe ( Rpipe3 ) , 
    .Accumulate ( Accumulate[31:24] ) , .S2 ( S2 ) , .S1 ( S1 ) , .R ( Rpipe2 ) ) ;


PE_12 pe2 (.clock ( clock ) , .S1S2mux ( S1S2mux[2] ) , 
    .newDist ( newDist[2] ) , .Rpipe ( Rpipe2 ) , 
    .Accumulate ( Accumulate[23:16] ) , .S2 ( S2 ) , .S1 ( S1 ) , .R ( Rpipe1 ) ) ;


PE_13 pe1 (.clock ( clock ) , .S1S2mux ( S1S2mux[1] ) , 
    .newDist ( newDist[1] ) , .Rpipe ( Rpipe1 ) , 
    .Accumulate ( Accumulate[15:8] ) , 
    .S2 ( {S2[7] , S2[6] , S2[5] , S2[4] , n6 , S2[2] , n4 , S2[0] } ) , 
    .S1 ( {S1[7] , S1[6] , S1[5] , S1[4] , n12 , S1[2] , n10 , S1[0] } ) , 
    .R ( Rpipe0 ) ) ;


PE_14 pe0 (.clock ( clock ) , .S1S2mux ( S1S2mux[0] ) , 
    .newDist ( newDist[0] ) , .Rpipe ( Rpipe0 ) , 
    .Accumulate ( Accumulate[7:0] ) , .S2 ( S2 ) , .S1 ( S1 ) , .R ( R ) ) ;


PEend pe15 (.clock ( clock ) , .S1S2mux ( S1S2mux[15] ) , 
    .newDist ( newDist[15] ) , .Accumulate ( Accumulate[127:120] ) , 
    .S2 ( {S2[7] , n1 , S2[5] , S2[4] , n6 , S2[2] , n4 , S2[0] } ) , 
    .S1 ( {S1[7] , n2 , S1[5] , S1[4] , n12 , S1[2] , n10 , S1[0] } ) , 
    .R ( Rpipe14 ) ) ;


PE_0 pe14 (.clock ( clock ) , .S1S2mux ( S1S2mux[14] ) , 
    .newDist ( newDist[14] ) , .IN0 ( IN0 ) , .Rpipe ( Rpipe14 ) , 
    .Accumulate ( Accumulate[119:112] ) , 
    .S2 ( {S2[7] , n1 , n8 , n7 , S2[3] , S2[2] , S2[1] , S2[0] } ) , 
    .S1 ( {S1[7] , n2 , n14 , n13 , S1[3] , S1[2] , S1[1] , S1[0] } ) , 
    .R ( Rpipe13 ) ) ;


PE_1 pe13 (.clock ( clock ) , .S1S2mux ( S1S2mux[13] ) , 
    .newDist ( newDist[13] ) , .Rpipe ( Rpipe13 ) , 
    .Accumulate ( Accumulate[111:104] ) , 
    .S2 ( {S2[7] , S2[6] , S2[5] , S2[4] , n6 , S2[2] , S2[1] , S2[0] } ) , 
    .S1 ( {S1[7] , S1[6] , S1[5] , S1[4] , n12 , S1[2] , S1[1] , S1[0] } ) , 
    .R ( Rpipe12 ) ) ;


PE_2 pe12 (.clock ( clock ) , .S1S2mux ( S1S2mux[12] ) , 
    .newDist ( newDist[12] ) , .IN0 ( IN1 ) , .Rpipe ( Rpipe12 ) , 
    .Accumulate ( Accumulate[103:96] ) , 
    .S2 ( {S2[7] , S2[6] , n8 , S2[4] , n6 , S2[2] , S2[1] , S2[0] } ) , 
    .S1 ( {S1[7] , S1[6] , n14 , S1[4] , n12 , S1[2] , S1[1] , S1[0] } ) , 
    .R ( Rpipe11 ) ) ;


PE_3 pe11 (.clock ( clock ) , .S1S2mux ( S1S2mux[11] ) , 
    .newDist ( newDist[11] ) , .Rpipe ( Rpipe11 ) , 
    .Accumulate ( Accumulate[95:88] ) , 
    .S2 ( {S2[7] , n1 , n8 , S2[4] , n6 , n5 , S2[1] , S2[0] } ) , 
    .S1 ( {S1[7] , n2 , n14 , S1[4] , n12 , n11 , S1[1] , S1[0] } ) , 
    .R ( Rpipe10 ) ) ;


PE_4 pe10 (.clock ( clock ) , .S1S2mux ( S1S2mux[10] ) , 
    .newDist ( newDist[10] ) , .Rpipe ( Rpipe10 ) , 
    .Accumulate ( Accumulate[87:80] ) , 
    .S2 ( {S2[7] , n1 , n8 , S2[4] , S2[3] , S2[2] , S2[1] , S2[0] } ) , 
    .S1 ( {S1[7] , n2 , n14 , S1[4] , S1[3] , S1[2] , S1[1] , S1[0] } ) , 
    .R ( Rpipe9 ) ) ;


PE_5 pe9 (.clock ( clock ) , .S1S2mux ( S1S2mux[9] ) , 
    .newDist ( newDist[9] ) , .Rpipe ( Rpipe9 ) , 
    .Accumulate ( Accumulate[79:72] ) , 
    .S2 ( {S2[7] , S2[6] , S2[5] , S2[4] , S2[3] , n5 , S2[1] , S2[0] } ) , 
    .S1 ( {S1[7] , S1[6] , S1[5] , S1[4] , S1[3] , n11 , S1[1] , S1[0] } ) , 
    .R ( Rpipe8 ) ) ;


PE_6 pe8 (.clock ( clock ) , .S1S2mux ( S1S2mux[8] ) , 
    .newDist ( newDist[8] ) , .IN0 ( IN2 ) , .Rpipe ( Rpipe8 ) , 
    .Accumulate ( Accumulate[71:64] ) , 
    .S2 ( {S2[7] , n1 , S2[5] , n7 , n6 , S2[2] , S2[1] , n3 } ) , 
    .S1 ( {S1[7] , n2 , S1[5] , n13 , n12 , S1[2] , S1[1] , n9 } ) , 
    .R ( Rpipe7 ) ) ;

INVX0_HVT U14 (.A ( S1[5] ) , .Y ( n14 ) ) ;
INVX0_HVT U13 (.A ( S1[4] ) , .Y ( n13 ) ) ;
INVX0_HVT U12 (.A ( S1[3] ) , .Y ( n12 ) ) ;
INVX0_HVT U11 (.A ( S1[2] ) , .Y ( n11 ) ) ;
INVX0_HVT U10 (.A ( S1[1] ) , .Y ( n10 ) ) ;
INVX0_HVT U9 (.A ( S1[0] ) , .Y ( n9 ) ) ;
INVX0_HVT U8 (.A ( S2[5] ) , .Y ( n8 ) ) ;
INVX0_HVT U7 (.A ( S2[4] ) , .Y ( n7 ) ) ;
INVX0_HVT U6 (.A ( S2[3] ) , .Y ( n6 ) ) ;
INVX0_HVT U5 (.A ( S2[2] ) , .Y ( n5 ) ) ;
INVX0_HVT U4 (.A ( S2[1] ) , .Y ( n4 ) ) ;
INVX0_HVT U3 (.A ( S2[0] ) , .Y ( n3 ) ) ;
INVX0_HVT U2 (.A ( S1[6] ) , .Y ( n2 ) ) ;
INVX0_HVT U1 (.A ( S2[6] ) , .Y ( n1 ) ) ;
endmodule




module control_DW01_inc_0 (SUM , A );
output [12:0] SUM ;
input  [12:0] A ;


wire [12:2] carry ;

HADDX1_LVT U1_1_11 (.SO ( SUM[11] ) , .B0 ( carry[11] ) , .A0 ( A[11] ) 
    , .C1 ( carry[12] ) ) ;
HADDX1_LVT U1_1_7 (.SO ( SUM[7] ) , .B0 ( carry[7] ) , .A0 ( A[7] ) 
    , .C1 ( carry[8] ) ) ;
HADDX1_LVT U1_1_2 (.SO ( SUM[2] ) , .B0 ( carry[2] ) , .A0 ( A[2] ) 
    , .C1 ( carry[3] ) ) ;
HADDX1_HVT U1_1_9 (.SO ( SUM[9] ) , .B0 ( carry[9] ) , .A0 ( A[9] ) 
    , .C1 ( carry[10] ) ) ;
HADDX1_LVT U1_1_8 (.SO ( SUM[8] ) , .B0 ( carry[8] ) , .A0 ( A[8] ) 
    , .C1 ( carry[9] ) ) ;
HADDX1_LVT U1_1_10 (.SO ( SUM[10] ) , .B0 ( carry[10] ) , .A0 ( A[10] ) 
    , .C1 ( carry[11] ) ) ;
HADDX1_LVT U1_1_5 (.SO ( SUM[5] ) , .B0 ( carry[5] ) , .A0 ( A[5] ) 
    , .C1 ( carry[6] ) ) ;
HADDX1_LVT U1_1_6 (.SO ( SUM[6] ) , .B0 ( carry[6] ) , .A0 ( A[6] ) 
    , .C1 ( carry[7] ) ) ;
HADDX1_LVT U1_1_4 (.SO ( SUM[4] ) , .B0 ( carry[4] ) , .A0 ( A[4] ) 
    , .C1 ( carry[5] ) ) ;
HADDX1_LVT U1_1_3 (.SO ( SUM[3] ) , .B0 ( carry[3] ) , .A0 ( A[3] ) 
    , .C1 ( carry[4] ) ) ;
HADDX1_LVT U1_1_1 (.SO ( SUM[1] ) , .B0 ( A[0] ) , .A0 ( A[1] ) 
    , .C1 ( carry[2] ) ) ;
XOR2X1_LVT U2 (.Y ( SUM[12] ) , .A2 ( A[12] ) , .A1 ( carry[12] ) ) ;
endmodule




module control (AddressS2 , clock , start , CompStart , AddressS1 , 
    AddressR , VectorX , VectorY , PEready , newDist , S1S2mux , IN0 , 
    IN1 , IN2 , IN3 , IN4 , IN5 , IN6 );
output [9:0] AddressS2 ;
input  clock ;
input  start ;
output CompStart ;
output [9:0] AddressS1 ;
output [7:0] AddressR ;
output [3:0] VectorX ;
output [3:0] VectorY ;
output [15:0] PEready ;
output [15:0] newDist ;
output [15:0] S1S2mux ;
input  IN0 ;
input  IN1 ;
input  IN2 ;
input  IN3 ;
input  IN4 ;
input  IN5 ;
input  IN6 ;

wire [12:0] count_temp ;
wire [12:8] count ;


assign VectorX[2] = AddressS2[2] ;
assign AddressR[2] = AddressS2[2] ;
assign AddressS1[2] = AddressS2[2] ;

control_DW01_inc_0 add_146 (
    .SUM ( {count_temp[12] , count_temp[11] , count_temp[10] , count_temp[9] , 
	count_temp[8] , count_temp[7] , count_temp[6] , count_temp[5] , 
	count_temp[4] , count_temp[3] , count_temp[2] , count_temp[1] , 
	SYNOPSYS_UNCONNECTED_0} ) , 
    .A ( {count[12] , count[11] , count[10] , count[9] , count[8] , 
	AddressR[7] , AddressR[6] , AddressR[5] , AddressR[4] , IN4 , 
	\AddressS2[2]_snps_int_wire , IN6 , VectorX[0] } ) ) ;

INVX1_LVT U10 (.A ( IN1 ) , .Y ( n32 ) ) ;
INVX1_LVT U5 (.A ( n32 ) , .Y ( n26 ) ) ;
NAND2X0_LVT U4 (.A2 ( n37 ) , .Y ( CompStart ) , .A1 ( n5 ) ) ;
NAND2X0_LVT U1 (.A2 ( n37 ) , .Y ( n24 ) , .A1 ( n5 ) ) ;
DFFSSRX1_LVT \count_reg[11] (.Q ( count[11] ) , .QN ( n131 ) , .SETB ( n91 ) 
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( count_temp[11] ) ) ;
DFFSSRX1_LVT \count_reg[10] (.Q ( count[10] ) , .QN ( n121 ) , .SETB ( n91 ) 
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( count_temp[10] ) ) ;
DFFSSRX1_LVT \count_reg[7] (.Q ( AddressR[7] ) , .QN ( n127 ) , .SETB ( n91 ) 
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( count_temp[7] ) ) ;
AND2X1_LVT U134 (.Y ( n37 ) , .A1 ( n121 ) , .A2 ( n15 ) ) ;
NAND2X0_LVT U104 (.A2 ( n37 ) , .A1 ( n5 ) , .Y ( n31 ) ) ;
INVX1_LVT U18 (.A ( n30 ) , .Y ( n97 ) ) ;
NAND4X0_LVT U142 (.Y ( n138 ) , .A2 ( count[12] ) , .A4 ( n132 ) 
    , .A3 ( newDist[15] ) , .A1 ( n131 ) ) ;
AO21X1_LVT U148 (.Y ( n117 ) , .A1 ( AddressR[7] ) , .A2 ( n104 ) , .A3 ( n21 ) ) ;
AO21X1_LVT U64 (.Y ( VectorY[1] ) , .A1 ( count[9] ) , .A2 ( count[8] ) 
    , .A3 ( n5 ) ) ;
DFFX1_LVT \count_reg[0] (.QN ( n136 ) , .D ( n79 ) , .CLK ( clock ) 
    , .Q ( VectorX[0] ) ) ;
NAND2X0_LVT U92 (.A2 ( VectorX[1] ) , .A1 ( IN1 ) , .Y ( S1S2mux[14] ) ) ;
NOR3X0_LVT U60 (.Y ( n86 ) , .A1 ( S1S2mux[8] ) , .A3 ( net8415 ) 
    , .A2 ( net12527 ) ) ;
NAND2X0_LVT U56 (.A2 ( n127 ) , .A1 ( n2 ) , .Y ( net8415 ) ) ;
AND3X1_LVT U108 (.Y ( newDist[1] ) , .A3 ( n18 ) , .A2 ( VectorX[0] ) 
    , .A1 ( n21 ) ) ;
AND3X1_LVT U16 (.A1 ( n21 ) , .Y ( newDist[2] ) , .A2 ( n72 ) , .A3 ( n29 ) ) ;
AND3X1_LVT U100 (.A1 ( n21 ) , .Y ( newDist[3] ) , .A2 ( net12706 ) 
    , .A3 ( n29 ) ) ;
INVX1_LVT U2 (.A ( n8 ) , .Y ( n21 ) ) ;
AND2X1_LVT U136 (.Y ( newDist[5] ) , .A1 ( n70 ) , .A2 ( n86 ) ) ;
NAND2X0_LVT U137 (.A2 ( n53 ) , .A1 ( IN2 ) , .Y ( S1S2mux[7] ) ) ;
INVX0_LVT U138 (.A ( net12592 ) , .Y ( net12593 ) ) ;
AND2X1_LVT U139 (.Y ( n39 ) , .A1 ( n30 ) , .A2 ( n124 ) ) ;
INVX0_LVT U140 (.A ( net12533 ) , .Y ( net12534 ) ) ;
NAND2X0_HVT U143 (.A2 ( n131 ) , .A1 ( n127 ) , .Y ( n129 ) ) ;
AND2X1_HVT U144 (.Y ( PEready[0] ) , .A1 ( newDist[0] ) , .A2 ( n24 ) ) ;
AND2X1_LVT U145 (.Y ( n54 ) , .A1 ( n21 ) , .A2 ( n26 ) ) ;
NBUFFX2_LVT U147 (.A ( n28 ) , .Y ( n46 ) ) ;
NAND2X0_HVT U151 (.A2 ( n84 ) , .A1 ( n95 ) , .Y ( n98 ) ) ;
AND2X1_HVT U154 (.Y ( n69 ) , .A1 ( n94 ) , .A2 ( n52 ) ) ;
AND2X1_LVT U155 (.Y ( newDist[10] ) , .A1 ( n72 ) , .A2 ( n63 ) ) ;
XOR3X1_LVT U156 (.A3 ( n111 ) , .Y ( AddressS2[7] ) , .A1 ( n109 ) 
    , .A2 ( n112 ) ) ;
XOR3X1_LVT U157 (.A3 ( n115 ) , .Y ( AddressS2[8] ) , .A1 ( n117 ) 
    , .A2 ( n116 ) ) ;
XNOR3X1_LVT U158 (.A3 ( n103 ) , .Y ( AddressS2[6] ) , .A1 ( n69 ) 
    , .A2 ( n100 ) ) ;
AO21X1_HVT U159 (.A1 ( count[8] ) , .Y ( n94 ) , .A2 ( n8 ) , .A3 ( n95 ) ) ;
AO21X1_LVT U160 (.A1 ( count[9] ) , .Y ( n102 ) , .A2 ( n96 ) , .A3 ( n105 ) ) ;
XOR2X1_LVT U161 (.Y ( n113 ) , .A2 ( count[11] ) , .A1 ( n106 ) ) ;
XNOR3X1_HVT U162 (.A3 ( n125 ) , .Y ( AddressS1[7] ) , .A1 ( count[10] ) 
    , .A2 ( n124 ) ) ;
XNOR3X1_HVT U163 (.A3 ( n128 ) , .Y ( AddressS1[8] ) , .A1 ( count[11] ) 
    , .A2 ( n127 ) ) ;
XNOR3X1_LVT U164 (.A3 ( n120 ) , .Y ( AddressS1[6] ) , .A1 ( count[9] ) 
    , .A2 ( AddressR[5] ) ) ;
OA21X1_HVT U165 (.Y ( n76 ) , .A3 ( start ) , .A2 ( count_temp[3] ) 
    , .A1 ( n75 ) ) ;
OA21X1_HVT U166 (.Y ( n77 ) , .A3 ( start ) , .A2 ( count_temp[1] ) 
    , .A1 ( n75 ) ) ;
OA21X1_HVT U167 (.Y ( n78 ) , .A3 ( start ) , .A2 ( count_temp[2] ) 
    , .A1 ( n75 ) ) ;
OA21X1_HVT U168 (.Y ( n79 ) , .A3 ( start ) , .A2 ( n136 ) , .A1 ( n75 ) ) ;
NAND2X0_HVT U174 (.A2 ( VectorY[0] ) , .A1 ( n21 ) , .Y ( n96 ) ) ;
NAND2X0_HVT U175 (.A2 ( n121 ) , .A1 ( n124 ) , .Y ( n126 ) ) ;
NAND2X0_HVT U176 (.A2 ( n121 ) , .A1 ( n105 ) , .Y ( n106 ) ) ;
XOR2X1_HVT U177 (.Y ( n107 ) , .A2 ( count[10] ) , .A1 ( n98 ) ) ;
AO22X1_HVT U178 (.A2 ( count[10] ) , .A3 ( n126 ) , .Y ( n128 ) , .A4 ( n125 ) 
    , .A1 ( AddressR[6] ) ) ;
XOR2X1_HVT U179 (.Y ( AddressS2[5] ) , .A2 ( n93 ) , .A1 ( AddressR[4] ) ) ;
XOR2X1_HVT U180 (.Y ( AddressS1[5] ) , .A2 ( AddressR[4] ) , .A1 ( count[8] ) ) ;
NAND2X0_HVT U181 (.A2 ( count[8] ) , .A1 ( AddressR[4] ) , .Y ( n120 ) ) ;
NAND2X0_LVT U183 (.A2 ( n138 ) , .A1 ( start ) , .Y ( n91 ) ) ;
INVX1_LVT U184 (.A ( n91 ) , .Y ( n134 ) ) ;
INVX1_LVT U185 (.A ( n96 ) , .Y ( n95 ) ) ;
INVX1_LVT U186 (.A ( n94 ) , .Y ( n93 ) ) ;
INVX1_LVT U187 (.A ( n98 ) , .Y ( n105 ) ) ;
INVX1_LVT U188 (.A ( n102 ) , .Y ( n100 ) ) ;
INVX1_LVT U189 (.A ( n107 ) , .Y ( n112 ) ) ;
INVX1_LVT U190 (.A ( n103 ) , .Y ( n99 ) ) ;
NAND2X0_LVT U191 (.A2 ( n99 ) , .A1 ( n100 ) , .Y ( n101 ) ) ;
AO22X1_LVT U192 (.A2 ( n102 ) , .A3 ( n69 ) , .Y ( n111 ) , .A4 ( n101 ) 
    , .A1 ( n103 ) ) ;
INVX1_LVT U193 (.A ( n113 ) , .Y ( n116 ) ) ;
INVX1_LVT U194 (.A ( n111 ) , .Y ( n108 ) ) ;
NAND2X0_LVT U195 (.A2 ( n107 ) , .A1 ( n108 ) , .Y ( n110 ) ) ;
AO22X1_LVT U196 (.A2 ( n111 ) , .A3 ( n110 ) , .Y ( n115 ) , .A4 ( n109 ) 
    , .A1 ( n112 ) ) ;
INVX1_LVT U197 (.A ( n115 ) , .Y ( n114 ) ) ;
NAND2X0_LVT U198 (.A2 ( n113 ) , .A1 ( n114 ) , .Y ( n119 ) ) ;
AO22X1_LVT U199 (.A2 ( n117 ) , .A3 ( n116 ) , .Y ( AddressS2[9] ) 
    , .A4 ( n115 ) , .A1 ( n119 ) ) ;
AO22X1_LVT U200 (.A2 ( n128 ) , .A3 ( count[11] ) , .Y ( AddressS1[9] ) 
    , .A4 ( AddressR[7] ) , .A1 ( n129 ) ) ;
AND2X1_LVT U201 (.Y ( PEready[2] ) , .A1 ( newDist[2] ) , .A2 ( n24 ) ) ;
AND2X1_LVT U202 (.Y ( PEready[3] ) , .A1 ( newDist[3] ) , .A2 ( n24 ) ) ;
AND2X1_LVT U203 (.Y ( PEready[4] ) , .A1 ( newDist[4] ) , .A2 ( CompStart ) ) ;
AND2X1_LVT U204 (.Y ( PEready[5] ) , .A1 ( newDist[5] ) , .A2 ( CompStart ) ) ;
AND2X1_LVT U205 (.Y ( PEready[6] ) , .A1 ( newDist[6] ) , .A2 ( CompStart ) ) ;
AND2X1_LVT U206 (.Y ( PEready[7] ) , .A1 ( newDist[7] ) , .A2 ( N251 ) ) ;
AND2X1_LVT U207 (.Y ( PEready[8] ) , .A1 ( newDist[8] ) , .A2 ( N251 ) ) ;
AND2X1_LVT U208 (.Y ( PEready[9] ) , .A1 ( newDist[9] ) , .A2 ( n31 ) ) ;
AND2X1_LVT U209 (.Y ( PEready[10] ) , .A1 ( newDist[10] ) , .A2 ( n31 ) ) ;
AND2X1_LVT U210 (.Y ( PEready[11] ) , .A1 ( newDist[11] ) , .A2 ( n31 ) ) ;
AND2X1_LVT U211 (.Y ( PEready[12] ) , .A1 ( newDist[12] ) , .A2 ( n31 ) ) ;
AND2X1_LVT U212 (.Y ( PEready[13] ) , .A1 ( newDist[13] ) , .A2 ( n31 ) ) ;
AND2X1_LVT U213 (.Y ( PEready[14] ) , .A1 ( newDist[14] ) , .A2 ( CompStart ) ) ;
AND2X1_LVT U214 (.Y ( PEready[15] ) , .A1 ( newDist[15] ) , .A2 ( CompStart ) ) ;
AO21X1_LVT U39 (.A1 ( count[10] ) , .Y ( VectorY[2] ) , .A2 ( n14 ) 
    , .A3 ( n132 ) ) ;
INVX0_LVT U43 (.A ( \AddressS2[2]_snps_int_wire ) , .Y ( net12759 ) ) ;
AO21X1_LVT U44 (.A1 ( \AddressS2[2]_snps_int_wire ) , .Y ( S1S2mux[6] ) 
    , .A2 ( IN5 ) , .A3 ( S1S2mux[8] ) ) ;
NBUFFX2_LVT U46 (.A ( net12533 ) , .Y ( AddressS2[2] ) ) ;
NAND2X0_LVT U48 (.A2 ( net12759 ) , .A1 ( IN2 ) , .Y ( S1S2mux[4] ) ) ;
INVX0_LVT U49 (.A ( \AddressS2[2]_snps_int_wire ) , .Y ( net12527 ) ) ;
AND2X1_LVT U51 (.Y ( n5 ) , .A1 ( VectorY[0] ) , .A2 ( n84 ) ) ;
NAND2X0_LVT U55 (.A2 ( n127 ) , .A1 ( n39 ) , .Y ( n8 ) ) ;
AND2X1_LVT U58 (.Y ( newDist[11] ) , .A1 ( n28 ) , .A2 ( net12593 ) ) ;
INVX0_LVT U61 (.A ( n136 ) , .Y ( n13 ) ) ;
INVX0_HVT U62 (.A ( net12706 ) , .Y ( net12592 ) ) ;
NBUFFX2_LVT U63 (.A ( net8330 ) , .Y ( n9 ) ) ;
AND2X1_LVT U67 (.Y ( n11 ) , .A1 ( n18 ) , .A2 ( n136 ) ) ;
INVX0_LVT U68 (.A ( n11 ) , .Y ( S1S2mux[1] ) ) ;
NAND2X0_HVT U70 (.A2 ( n84 ) , .A1 ( VectorY[0] ) , .Y ( n14 ) ) ;
AND2X1_LVT U71 (.Y ( n87 ) , .A1 ( IN2 ) , .A2 ( net12759 ) ) ;
AND2X1_LVT U72 (.Y ( n15 ) , .A1 ( n22 ) , .A2 ( n131 ) ) ;
AO21X1_LVT U73 (.A1 ( net12706 ) , .Y ( S1S2mux[11] ) , .A2 ( IN3 ) 
    , .A3 ( n26 ) ) ;
AND2X1_LVT U74 (.Y ( n18 ) , .A1 ( net8794 ) , .A2 ( AddressR[1] ) ) ;
XOR2X1_LVT U75 (.Y ( VectorY[3] ) , .A2 ( count[11] ) , .A1 ( n130 ) ) ;
INVX0_LVT U79 (.A ( n133 ) , .Y ( net12533 ) ) ;
AND2X1_LVT U81 (.Y ( S1S2mux[15] ) , .A1 ( IN0 ) , .A2 ( VectorX[0] ) ) ;
AND2X1_HVT U82 (.Y ( newDist[15] ) , .A1 ( n21 ) , .A2 ( S1S2mux[15] ) ) ;
NAND2X0_LVT U91 (.A2 ( VectorX[0] ) , .A1 ( \AddressS2[1]_snps_int_wire ) 
    , .Y ( net8330 ) ) ;
NBUFFX2_LVT U93 (.A ( \AddressS2[1]_snps_int_wire ) , .Y ( VectorX[1] ) ) ;
AO21X1_LVT U94 (.A1 ( IN3 ) , .Y ( S1S2mux[10] ) , .A2 ( VectorX[1] ) 
    , .A3 ( n26 ) ) ;
AO21X1_LVT U95 (.A1 ( VectorX[0] ) , .Y ( S1S2mux[5] ) 
    , .A2 ( \AddressS2[2]_snps_int_wire ) , .A3 ( S1S2mux[6] ) ) ;
AND2X1_LVT U97 (.Y ( net8794 ) , .A1 ( net12534 ) , .A2 ( AddressS1[3] ) ) ;
AO21X1_LVT U99 (.A1 ( VectorX[0] ) , .Y ( S1S2mux[9] ) , .A2 ( IN3 ) 
    , .A3 ( S1S2mux[10] ) ) ;
INVX0_LVT U101 (.A ( net8330 ) , .Y ( net12706 ) ) ;
AND2X1_LVT U102 (.Y ( newDist[13] ) , .A1 ( n54 ) , .A2 ( n70 ) ) ;
AND2X1_LVT U105 (.Y ( newDist[6] ) , .A1 ( n86 ) , .A2 ( n72 ) ) ;
NAND2X0_HVT U106 (.A2 ( n121 ) , .A1 ( n5 ) , .Y ( n130 ) ) ;
INVX0_HVT U107 (.A ( n2 ) , .Y ( n104 ) ) ;
NAND2X0_LVT U111 (.A2 ( n9 ) , .A1 ( n87 ) , .Y ( S1S2mux[3] ) ) ;
INVX0_LVT U112 (.A ( n63 ) , .Y ( n27 ) ) ;
INVX0_LVT U113 (.A ( n27 ) , .Y ( n28 ) ) ;
AND3X1_LVT U114 (.A1 ( net8785 ) , .Y ( n63 ) , .A2 ( IN3 ) , .A3 ( n21 ) ) ;
AND2X1_LVT U115 (.Y ( newDist[8] ) , .A1 ( n46 ) , .A2 ( n71 ) ) ;
AND2X1_LVT U118 (.Y ( PEready[1] ) , .A1 ( newDist[1] ) , .A2 ( n24 ) ) ;
AND2X1_HVT U119 (.Y ( newDist[0] ) , .A1 ( n21 ) , .A2 ( n11 ) ) ;
AND2X1_LVT U120 (.Y ( n30 ) , .A1 ( n52 ) , .A2 ( n85 ) ) ;
NBUFFX2_LVT U123 (.A ( n86 ) , .Y ( n34 ) ) ;
INVX1_LVT U124 (.A ( n97 ) , .Y ( n35 ) ) ;
AND2X1_LVT U127 (.Y ( newDist[4] ) , .A1 ( n34 ) , .A2 ( n71 ) ) ;
AND2X1_LVT U128 (.Y ( newDist[7] ) , .A1 ( n34 ) , .A2 ( net12593 ) ) ;
DFFSSRX1_LVT \count_reg[12] (.QN ( n22 ) , .Q ( count[12] ) , .SETB ( n138 ) 
    , .CLK ( clock ) , .D ( count_temp[12] ) , .RSTB ( start ) ) ;
INVX0_HVT \count_reg[3]/U4 (.A ( n138 ) , .Y ( n75 ) ) ;
DFFSSRX1_LVT \count_reg[6] (.QN ( n124 ) , .Q ( AddressR[6] ) , .SETB ( n91 ) 
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( count_temp[6] ) ) ;
DFFX1_LVT \count_reg[1] (.QN ( AddressR[1] ) , .D ( n77 ) , .CLK ( clock ) 
    , .Q ( \AddressS2[1]_snps_int_wire ) ) ;
DFFSSRX1_LVT \count_reg[5] (.QN ( n85 ) , .Q ( AddressR[5] ) , .SETB ( 1'b1 )
    , .CLK ( clock ) , .D ( count_temp[5] ) , .RSTB ( n134 ) ) ;
DFFSSRX1_LVT \count_reg[8] (.QN ( VectorY[0] ) , .Q ( count[8] ) , .SETB ( n91 ) 
    , .CLK ( clock ) , .D ( 1'b0 ), .RSTB ( count_temp[8] ) ) ;
DFFX1_LVT \count_reg[2] (.QN ( n133 ) , .Q ( \AddressS2[2]_snps_int_wire ) 
    , .D ( n78 ) , .CLK ( clock ) ) ;
DFFSSRX1_LVT \count_reg[9] (.QN ( n84 ) , .Q ( count[9] ) , .SETB ( 1'b1 )
    , .CLK ( clock ) , .D ( count_temp[9] ) , .RSTB ( n134 ) ) ;
DFFSSRX1_LVT \count_reg[4] (.QN ( n52 ) , .Q ( AddressR[4] ) , .SETB ( 1'b1 )
    , .CLK ( clock ) , .D ( count_temp[4] ) , .RSTB ( n134 ) ) ;
DFFX1_LVT \count_reg[3] (.QN ( AddressS1[3] ) , .D ( n76 ) , .CLK ( clock ) 
    , .Q ( S1S2mux[8] ) ) ;
NBUFFX2_HVT U3 (.A ( n87 ) , .Y ( n29 ) ) ;
AND2X1_LVT U6 (.Y ( n70 ) , .A1 ( n13 ) , .A2 ( AddressR[1] ) ) ;
AND2X1_LVT U7 (.Y ( newDist[12] ) , .A1 ( n54 ) , .A2 ( n71 ) ) ;
OR2X1_LVT U8 (.Y ( S1S2mux[12] ) , .A2 ( n133 ) , .A1 ( AddressS1[3] ) ) ;
AO21X1_LVT U9 (.A1 ( VectorX[0] ) , .Y ( S1S2mux[13] ) , .A2 ( n26 ) 
    , .A3 ( IN0 ) ) ;
NAND2X1_LVT U12 (.A1 ( AddressR[1] ) , .A2 ( net8794 ) , .Y ( S1S2mux[2] ) ) ;
AND2X1_LVT U14 (.Y ( n71 ) , .A1 ( AddressR[1] ) , .A2 ( n136 ) ) ;
AND3X1_LVT U15 (.A1 ( n136 ) , .Y ( newDist[14] ) , .A2 ( n21 ) , .A3 ( IN0 ) ) ;
NOR2X4_LVT U17 (.Y ( n72 ) , .A2 ( n13 ) , .A1 ( AddressR[1] ) ) ;
INVX0_LVT U21 (.A ( AddressS2[2] ) , .Y ( net8785 ) ) ;
AND2X1_LVT U22 (.Y ( n2 ) , .A1 ( n30 ) , .A2 ( n124 ) ) ;
OR2X1_LVT U24 (.Y ( n53 ) , .A2 ( net12759 ) , .A1 ( n9 ) ) ;
AND2X1_LVT U25 (.Y ( newDist[9] ) , .A1 ( n46 ) , .A2 ( n70 ) ) ;
INVX1_LVT U32 (.A ( n130 ) , .Y ( n132 ) ) ;
NAND2X0_HVT U33 (.A2 ( n37 ) , .A1 ( n5 ) , .Y ( N251 ) ) ;
AO21X1_LVT U34 (.A1 ( AddressR[5] ) , .Y ( n103 ) , .A2 ( AddressR[4] ) 
    , .A3 ( n35 ) ) ;
AO21X1_LVT U35 (.A1 ( AddressR[6] ) , .Y ( n109 ) , .A2 ( n97 ) , .A3 ( n2 ) ) ;
OAI22X1_LVT U36 (.Y ( n125 ) , .A4 ( n74 ) , .A3 ( n120 ) , .A2 ( n84 ) 
    , .A1 ( n85 ) ) ;
AND2X1_LVT U37 (.Y ( n74 ) , .A1 ( n85 ) , .A2 ( n84 ) ) ;
endmodule




module MotionEstimator (R , S1 , S2 , BestDist , motionY , motionX , 
    AddressR , AddressS1 , AddressS2 , start , clock );
input  [7:0] R ;
input  [7:0] S1 ;
input  [7:0] S2 ;
output [7:0] BestDist ;
output [3:0] motionY ;
output [3:0] motionX ;
output [7:0] AddressR ;
output [9:0] AddressS1 ;
output [9:0] AddressS2 ;
input  start ;
input  clock ;

wire [3:0] VectorX ;
wire [3:0] VectorY ;
wire [15:0] PEready ;
wire [127:0] Accumulate ;
wire [15:0] newDist ;
wire [15:0] S1S2mux ;


assign AddressR[3] = AddressS1[3] ;
assign AddressS2[3] = AddressS1[3] ;
assign AddressS1[1] = AddressR[1] ;
assign AddressS2[1] = AddressR[1] ;
assign AddressS1[0] = AddressR[0] ;
assign AddressS2[0] = AddressR[0] ;

Comparator comp_u (.clock ( clock ) , .CompStart ( n12 ) , 
    .motionX ( motionX ) , .motionY ( motionY ) , .BestDist ( BestDist ) , 
    .vectorX ( {n4 , VectorX[2] , VectorX[1] , AddressR[0] } ) , 
    .vectorY ( VectorY ) , .PEready ( PEready ) , .PEout ( Accumulate ) ) ;


PEtotal pe_u (.clock ( clock ) , .IN0 ( n10 ) , .IN1 ( n8 ) , .IN2 ( n6 ) , 
    .Accumulate ( Accumulate ) , 
    .newDist ( {newDist[15] , n16 , n18 , n20 , n21 , newDist[10] , n23 , n22 , 
	newDist[7] , n14 , n13 , n19 , n15 , n17 , newDist[1] , 
	newDist[0] } ) , 
    .S1S2mux ( {S1S2mux[15] , n24 , S1S2mux[13] , n9 , S1S2mux[11] , 
	S1S2mux[10] , S1S2mux[9] , n7 , S1S2mux[7] , S1S2mux[6] , 
	S1S2mux[5] , S1S2mux[4] , S1S2mux[3] , S1S2mux[2] , S1S2mux[1] , 
	1'b1} ) , 
    .S2 ( S2 ) , .S1 ( S1 ) , .R ( R ) ) ;


control ctl_u (
    .AddressS2 ( {AddressS2[9] , AddressS2[8] , AddressS2[7] , AddressS2[6] , 
	AddressS2[5] , SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, 
	AddressS2[2] , SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4} ) , 
    .clock ( clock ) , .start ( start ) , .CompStart ( n12 ) , 
    .AddressS1 ( {AddressS1[9] , AddressS1[8] , AddressS1[7] , AddressS1[6] , 
	AddressS1[5] , SYNOPSYS_UNCONNECTED_5, n4 , AddressS1[2] , 
	SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7} ) , 
    .AddressR ( {AddressR[7] , AddressR[6] , AddressR[5] , AddressR[4] , 
	SYNOPSYS_UNCONNECTED_8, AddressR[2] , n2 , 
	SYNOPSYS_UNCONNECTED_9} ) , 
    .VectorX ( {SYNOPSYS_UNCONNECTED_10, VectorX[2] , VectorX[1] , AddressR[0] } ) , 
    .VectorY ( VectorY ) , .PEready ( PEready ) , 
    .newDist ( {newDist[15] , n16 , n18 , n20 , n21 , newDist[10] , n23 , n22 , 
	newDist[7] , n14 , n13 , n19 , n15 , n17 , newDist[1] , 
	newDist[0] } ) , 
    .S1S2mux ( {S1S2mux[15] , n10 , S1S2mux[13] , n8 , S1S2mux[11] , 
	S1S2mux[10] , S1S2mux[9] , n6 , S1S2mux[7] , S1S2mux[6] , 
	S1S2mux[5] , S1S2mux[4] , S1S2mux[3] , S1S2mux[2] , S1S2mux[1] , 
	SYNOPSYS_UNCONNECTED_11} ) , 
    .IN0 ( n24 ) , .IN1 ( n9 ) , .IN2 ( n7 ) , .IN3 ( AddressS1[3] ) , 
    .IN4 ( AddressS1[3] ) , .IN5 ( AddressR[1] ) , .IN6 ( AddressR[1] ) ) ;

INVX1_LVT U5 (.A ( n4 ) , .Y ( AddressS1[3] ) ) ;
INVX1_LVT U2 (.A ( n10 ) , .Y ( n24 ) ) ;
INVX1_LVT U1 (.A ( n2 ) , .Y ( AddressR[1] ) ) ;
INVX1_LVT U4 (.A ( n8 ) , .Y ( n9 ) ) ;
INVX0_HVT U3 (.A ( n6 ) , .Y ( n7 ) ) ;
assign AddressS1[4] = 1'b0;
assign AddressS2[4] = 1'b1;
endmodule


