
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/astar_163B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2500067 heartbeat IPC: 3.99989 cumulative IPC: 3.99989 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500067 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 19943111 heartbeat IPC: 0.573294 cumulative IPC: 0.573294 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 35872375 heartbeat IPC: 0.627775 cumulative IPC: 0.599299 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 50616671 heartbeat IPC: 0.678228 cumulative IPC: 0.623485 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 65758960 heartbeat IPC: 0.660402 cumulative IPC: 0.632322 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 80621956 heartbeat IPC: 0.672812 cumulative IPC: 0.640025 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 95652381 heartbeat IPC: 0.665317 cumulative IPC: 0.644106 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 111053225 heartbeat IPC: 0.649315 cumulative IPC: 0.644845 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 126110831 heartbeat IPC: 0.664116 cumulative IPC: 0.647193 (Simulation time: 0 hr 4 min 54 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 141215838 heartbeat IPC: 0.662032 cumulative IPC: 0.648809 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 156458747 heartbeat IPC: 0.656043 cumulative IPC: 0.649525 (Simulation time: 0 hr 5 min 58 sec) 
Finished CPU 0 instructions: 100000000 cycles: 153958681 cumulative IPC: 0.649525 (Simulation time: 0 hr 5 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.649525 instructions: 100000000 cycles: 153958681
cpu0_DTLB TOTAL     ACCESS:   21351631  HIT:   21042665  MISS:     308966
cpu0_DTLB LOAD      ACCESS:   16588522  HIT:   16287528  MISS:     300994
cpu0_DTLB RFO       ACCESS:    4763109  HIT:    4755137  MISS:       7972
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.2795 cycles
cpu0_ITLB TOTAL     ACCESS:   11988930  HIT:   11988923  MISS:          7
cpu0_ITLB LOAD      ACCESS:   11988930  HIT:   11988923  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 387.429 cycles
cpu0_L1I TOTAL     ACCESS:      30530  HIT:      30444  MISS:         86
cpu0_L1I LOAD      ACCESS:      30530  HIT:      30444  MISS:         86
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 279.535 cycles
cpu0_STLB TOTAL     ACCESS:     308973  HIT:     291503  MISS:      17470
cpu0_STLB LOAD      ACCESS:     301001  HIT:     285663  MISS:      15338
cpu0_STLB RFO       ACCESS:       7972  HIT:       5840  MISS:       2132
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 22.6485 cycles
cpu0_L1D TOTAL     ACCESS:   27123192  HIT:   26708806  MISS:     414386
cpu0_L1D LOAD      ACCESS:   16930076  HIT:   16596750  MISS:     333326
cpu0_L1D RFO       ACCESS:   10175702  HIT:   10094903  MISS:      80799
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17414  HIT:      17153  MISS:        261
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 72.5385 cycles
cpu0_L2C TOTAL     ACCESS:     633333  HIT:     441375  MISS:     191958
cpu0_L2C LOAD      ACCESS:     333347  HIT:     209307  MISS:     124040
cpu0_L2C RFO       ACCESS:      80799  HIT:      12919  MISS:      67880
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     218926  HIT:     218922  MISS:          4
cpu0_L2C TRANSLATION ACCESS:        261  HIT:        227  MISS:         34
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 132.968 cycles
LLC TOTAL     ACCESS:     335199  HIT:     101720  MISS:     233479
LLC LOAD      ACCESS:     124039  HIT:      37050  MISS:      86989
LLC RFO       ACCESS:      67880  HIT:      15733  MISS:      52147
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     143246  HIT:      48918  MISS:      94328
LLC TRANSLATION ACCESS:         34  HIT:         19  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.0567 cycles
Insertion Distribution: 
	LOAD 10751 0 28932 69955 
	RFO 0 0 3313 52710 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 94586 
	 0 0 11 14 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      14625  ROW_BUFFER_MISS:     124526
 DBUS AVG_CONGESTED_CYCLE:    3.82937
 WQ ROW_BUFFER_HIT:       7657  ROW_BUFFER_MISS:      99150  FULL:          0


CPU 0 Branch Prediction Accuracy: 70.0225% MPKI: 43.9041 Average ROB Occupancy at Mispredict: 12.093
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00019
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.9037
BRANCH_DIRECT_CALL: 0.00012
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00012

