strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f87bf6bdd10>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87bf6a6850>",
		fillcolor=turquoise,
		label="19:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f87bf6a6950>]",
		style=filled,
		typ=Block];
	"17:IF" -> "19:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87bf6b1650>",
		fillcolor=turquoise,
		label="17:BL
r_reg <= 5'b00011;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f87bf6bd4d0>]",
		style=filled,
		typ=Block];
	"17:IF" -> "17:BL"	[cond="['reset']",
		label=reset,
		lineno=17];
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"19:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"17:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f87bf6b1150>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87bf6b1450>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f87bf6a3790>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="15:AS
q = r_reg ^ (r_reg >> 1) ^ { feedback_value, ~r_reg[3:0] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'feedback_value', 'r_reg']"];
	"Leaf_16:AL" -> "15:AS";
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
