****************************************
Report : Averaged Power
Design : top
Version: S-2021.06-SP1
Date   : Sat Dec  3 11:44:17 2022
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           2.294e-05 1.586e-07 4.529e-03 4.552e-03 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.586e-07   ( 0.00%)
  Cell Internal Power  = 2.294e-05   ( 0.50%)
  Cell Leakage Power   = 4.529e-03   (99.49%)
                         ---------
Total Power            = 4.552e-03  (100.00%)

1
