#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jun 01 17:04:12 2016
# Process ID: 142820
# Current directory: E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent142560 E:\projects\xilinix\master_repo\LAB_AEP\Integrated\Integrated_1\Integrated_1.xpr
# Log file: E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/vivado.log
# Journal file: E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.xpr
open_bd_design {E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:zed_audio_ctrl:1.0 zed_audio_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins zed_audio_ctrl_0/S_AXI]
startgroup
create_bd_port -dir I SDATA_I
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/SDATA_I] [get_bd_ports SDATA_I]
endgroup
startgroup
create_bd_port -dir O BCLK
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/BCLK] [get_bd_ports BCLK]
endgroup
startgroup
create_bd_port -dir O LRCLK
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/LRCLK] [get_bd_ports LRCLK]
endgroup
startgroup
create_bd_port -dir O SDATA_O
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/SDATA_O] [get_bd_ports SDATA_O]
endgroup
regenerate_bd_layout
create_bd_port -dir O -from 1 -to 0 -type data ADDRESS
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {2} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
set_property location {15 4628 653} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_ports ADDRESS] [get_bd_pins xlconstant_2/dout]
regenerate_bd_layout
reorder_files -fileset constrs_1 -before {E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.srcs/constrs_1/imports/Source Code/adc_dac_audio.xdc} {{E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.srcs/constrs_1/imports/Source Code/adc_dac_audio.xdc}}
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK3_PORT {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_1] [get_bd_intf_ports IIC_1]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {10} CONFIG.PCW_EN_CLK3_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_port -dir O -type clk FCLK_CLK3
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK3] [get_bd_ports FCLK_CLK3]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.runs/impl_1/fmc_imageon_gs_wrapper.sysdef E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf

launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf
file copy -force E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.runs/impl_1/fmc_imageon_gs_wrapper.sysdef E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf

launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf
file copy -force E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.runs/impl_1/fmc_imageon_gs_wrapper.sysdef E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf

launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf
launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf
launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf
sdk set_user_repo_path  ../software/sw_repository
launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Integrated/Integrated_1/Integrated_1.sdk/fmc_imageon_gs_wrapper.hdf
