{
  "creator": "Yosys 0.9+3981 (open-tool-forge build) (git sha1 7d2097b0, gcc 9.3.0-17ubuntu1~20.04 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2032.1-2316.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$126": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2127.2-2127.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2129.2-2129.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2131.2-2131.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$129": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2133.2-2133.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2135.2-2135.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2137.2-2137.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2139.2-2139.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2141.2-2141.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2143.2-2143.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2145.2-2145.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2147.2-2147.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2149.2-2149.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2151.2-2151.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2153.2-2153.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2155.2-2155.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2156.2-2156.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2157.2-2157.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2159.2-2159.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2161.2-2161.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2162.2-2162.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2168.2-2168.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2174.2-2174.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2184.2-2184.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.34-2033.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.24-2033.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.29-2033.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2036.9-2036.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.8-2033.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.12-2033.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.16-2033.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.20-2033.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2034.9-2034.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2035.9-2035.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2033.39-2033.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3063.1-3398.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.135-3069.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.127-3069.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.54-3069.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.45-3069.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.36-3069.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.27-3069.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.18-3069.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.9-3069.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.119-3069.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.111-3069.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.103-3069.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.95-3069.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.87-3069.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.79-3069.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.71-3069.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3069.63-3069.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.100-3066.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.91-3066.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.9-3066.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.82-3066.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.73-3066.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.64-3066.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.55-3066.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.46-3066.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.37-3066.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.28-3066.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3066.19-3066.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.9-3065.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.15-3065.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.150-3064.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.141-3064.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.59-3064.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.49-3064.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.39-3064.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.29-3064.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.19-3064.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.9-3064.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.132-3064.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.123-3064.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.114-3064.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.105-3064.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.96-3064.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.87-3064.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.78-3064.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3064.69-3064.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3065.22-3065.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.100-3068.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.91-3068.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.9-3068.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.82-3068.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.73-3068.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.64-3068.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.55-3068.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.46-3068.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.37-3068.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.28-3068.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3068.19-3068.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.9-3067.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.15-3067.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.150-3070.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.141-3070.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.59-3070.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.49-3070.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.39-3070.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.29-3070.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.19-3070.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.9-3070.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.132-3070.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.123-3070.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.114-3070.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.105-3070.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.96-3070.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.87-3070.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.78-3070.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3070.69-3070.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:3067.22-3067.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.1-244.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$165": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$167": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$166": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$168": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        },
        "$specify$5": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:217.3-217.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$6": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:219.3-219.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$7": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:221.3-221.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$165_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$167_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          }
        },
        "$logic_or$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$166_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          }
        },
        "$logic_or$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213$168_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.43-212.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.25-212.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.35-212.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:212.39-212.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:249.1-282.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$3878": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$8": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:259.3-259.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$9": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:261.3-261.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:251.8-251.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:251.11-251.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:250.13-250.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:285.1-325.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$3877": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1818": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:290.7-290.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:290.3-291.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$10": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:296.3-296.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$11": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:298.3-298.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$12": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:300.3-300.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$1818_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$1819_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.8-287.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.14-287.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:287.11-287.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:286.13-286.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:618.1-690.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$194": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$193": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$3871": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1805": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:625.12-625.13|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:625.8-626.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$34": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:631.3-631.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$35": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:633.3-633.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$36": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:635.3-635.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$37": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:640.3-640.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$38": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.3-645.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$194_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645$193_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          }
        },
        "$procmux$1805_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$1806_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.8-620.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.17-620.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.11-620.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:619.13-619.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:620.14-620.15"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:749.1-821.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$205": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$204": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$3869": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1798": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:756.12-756.13|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:756.8-757.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$44": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:762.3-762.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$45": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:764.3-764.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$46": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:766.3-766.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$47": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:771.3-771.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$48": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.3-776.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$205_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776$204_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          }
        },
        "$procmux$1798_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$1799_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.8-751.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.17-751.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.11-751.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:750.13-750.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:751.14-751.15"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:562.1-615.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$187": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583$188": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$190": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$186": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$189": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$3872": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1808": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:568.8-568.9|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:568.4-571.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$1810": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:567.7-567.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:567.3-572.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$29": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.3-577.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$30": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:579.3-579.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$31": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:581.3-581.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$32": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.3-583.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$33": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.3-584.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$187_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583$188_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$190_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577$186_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584$189_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          }
        },
        "$procmux$1808_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$1809_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$1810_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$1811_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.8-564.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.17-564.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.11-564.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:563.13-563.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:564.14-564.15"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:693.1-746.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$198": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714$199": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$201": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$197": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$200": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$3870": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1801": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:699.8-699.9|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:699.4-702.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$1803": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:698.7-698.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:698.3-703.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$39": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.3-708.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$40": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:710.3-710.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$41": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:712.3-712.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$42": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.3-714.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$43": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.3-715.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$198_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714$199_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$201_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708$197_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715$200_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          }
        },
        "$procmux$1801_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$1802_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$1803_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$1804_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.8-695.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.17-695.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.11-695.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:694.13-694.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:695.14-695.15"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:826.1-859.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$3868": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$49": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:836.3-836.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$50": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:838.3-838.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:828.8-828.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:828.11-828.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:827.13-827.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:862.1-902.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$3867": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1796": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:867.7-867.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:867.3-868.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$51": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:873.3-873.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$52": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:875.3-875.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$53": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:877.3-877.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$1796_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$1797_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.8-864.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.14-864.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:864.11-864.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:863.13-863.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1195.1-1267.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$232": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$231": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$3861": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1783": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1202.12-1202.13|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1202.8-1203.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$75": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1208.3-1208.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$76": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1210.3-1210.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$77": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000100001110000",
            "T_LIMIT_MIN": "00000000000000000000100001110000",
            "T_LIMIT_TYP": "00000000000000000000100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1212.3-1212.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$78": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1217.3-1217.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$79": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.3-1222.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$232_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222$231_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          }
        },
        "$procmux$1783_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$1784_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.8-1197.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.17-1197.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.11-1197.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1196.13-1196.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1197.14-1197.15"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1326.1-1399.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$243": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$242": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$3859": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1776": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1333.12-1333.13|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1333.8-1334.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$85": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1339.3-1339.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$86": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1341.3-1341.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$87": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1343.3-1343.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$88": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1348.9-1348.31"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$89": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.3-1354.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$243_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354$242_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          }
        },
        "$procmux$1776_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$1777_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.8-1328.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.17-1328.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.11-1328.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1327.13-1327.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1328.14-1328.15"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1139.1-1192.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$225": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160$226": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$228": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$224": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$227": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$3862": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1786": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1145.8-1145.9|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1145.4-1148.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$1788": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1144.7-1144.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1144.3-1149.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$70": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.3-1154.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$71": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1156.3-1156.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$72": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1158.3-1158.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$73": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.3-1160.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$74": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.3-1161.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$225_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160$226_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$228_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154$224_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161$227_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          }
        },
        "$procmux$1786_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$1787_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$1788_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$1789_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.8-1141.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.17-1141.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.11-1141.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1140.13-1140.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1141.14-1141.15"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1270.1-1323.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$236": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291$237": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$239": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$235": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$238": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$3860": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1779": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1276.8-1276.9|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1276.4-1279.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$1781": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1275.7-1275.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1275.3-1280.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$80": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.3-1285.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$81": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1287.3-1287.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$82": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1289.3-1289.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$83": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.3-1291.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$84": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.3-1292.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$236_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291$237_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$239_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285$235_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292$238_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          }
        },
        "$procmux$1779_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$1780_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$1781_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$1782_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.8-1272.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.17-1272.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.11-1272.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1271.13-1271.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1272.14-1272.15"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:953.1-1019.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978$215": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3865": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$58": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:966.3-966.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$59": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:968.3-968.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$60": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973.3-973.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$61": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.3-978.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978$215_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.8-955.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.14-955.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:954.13-954.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:955.11-955.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1070.1-1136.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095$221": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3863": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$66": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1083.3-1083.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$67": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1085.3-1085.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$68": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090.3-1090.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$69": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.3-1095.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095$221_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.8-1072.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.14-1072.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1071.13-1071.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1072.11-1072.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:905.1-950.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923$212": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3866": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1794": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:910.7-910.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:910.3-913.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$54": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:918.3-918.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$55": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:920.3-920.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$56": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:922.3-922.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$57": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.3-923.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923$212_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          }
        },
        "$procmux$1794_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$1795_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.8-907.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.14-907.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:906.13-906.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:907.11-907.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1022.1-1067.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040$218": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3864": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1791": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1027.7-1027.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1027.3-1030.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$62": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1035.3-1035.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$63": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1037.3-1037.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$64": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1039.3-1039.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$65": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.3-1040.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040$218_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          }
        },
        "$procmux$1791_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$1792_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.8-1024.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.14-1024.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1023.13-1023.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1024.11-1024.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:376.1-442.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401$177": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3875": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$17": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:389.3-389.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$18": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:391.3-391.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$19": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396.3-396.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$20": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.3-401.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401$177_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.8-378.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.14-378.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:377.13-377.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:378.11-378.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:493.1-559.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518$183": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3873": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$25": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:506.3-506.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$26": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:508.3-508.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$27": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513.3-513.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$28": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.3-518.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518$183_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.8-495.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.14-495.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:494.13-494.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:495.11-495.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:328.1-373.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346$174": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3876": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1816": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:333.7-333.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:333.3-336.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$13": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:341.3-341.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$14": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:343.3-343.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$15": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:345.3-345.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$16": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.3-346.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346$174_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          }
        },
        "$procmux$1816_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$1817_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.8-330.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.14-330.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:329.13-329.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:330.11-330.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:445.1-490.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463$180": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$3874": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$1813": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:450.7-450.8|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:450.3-453.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$21": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:458.3-458.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$22": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:460.3-460.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$23": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:462.3-462.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$24": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.3-463.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463$180_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          }
        },
        "$procmux$1813_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$1814_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.8-447.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.14-447.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:446.13-446.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:447.11-447.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2752.1-2756.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2753.8-2753.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:152.1-162.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:154.9-154.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:153.9-153.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:113.1-150.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:117.9-117.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:123.9-123.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:124.9-124.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:121.9-121.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:122.9-122.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:115.9-115.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:118.9-118.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:116.9-116.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:119.9-119.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:120.9-120.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:114.9-114.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2560.1-2577.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2573.9-2573.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2572.8-2572.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2571.8-2571.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2561.8-2561.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2562.8-2562.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2563.8-2563.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2564.8-2564.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2565.8-2565.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2566.8-2566.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2567.8-2567.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2568.8-2568.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2569.8-2569.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2570.8-2570.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2629.1-2669.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2660.9-2660.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2661.9-2661.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2659.9-2659.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2640.9-2640.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2639.9-2639.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2638.9-2638.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2637.9-2637.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2636.9-2636.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2635.9-2635.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2634.9-2634.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2633.9-2633.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2648.9-2648.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2647.9-2647.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2646.9-2646.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2645.9-2645.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2644.9-2644.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2642.9-2642.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2641.9-2641.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2658.9-2658.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2657.9-2657.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2653.9-2653.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2652.9-2652.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2651.9-2651.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2649.9-2649.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2662.9-2662.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2663.9-2663.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2650.9-2650.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2664.9-2664.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2665.9-2665.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:7.1-111.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:10.9-10.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:16.9-16.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:17.9-17.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:14.9-14.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:15.9-15.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:11.9-11.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:9.9-9.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:12.9-12.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:13.9-13.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:8.9-8.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2758.1-2825.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2770.9-2770.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2827.1-2889.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2830.9-2830.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2837.9-2837.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2836.9-2836.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2835.9-2835.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2834.9-2834.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2831.9-2831.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2829.9-2829.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2832.9-2832.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2833.9-2833.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2828.9-2828.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2726.1-2749.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2740.8-2740.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2739.8-2739.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2738.8-2738.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2737.8-2737.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2728.8-2728.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2736.8-2736.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2741.8-2741.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2742.8-2742.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2743.8-2743.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2605.1-2609.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2607.9-2607.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2580.1-2585.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2583.9-2583.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2582.8-2582.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2581.8-2581.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$1": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:176.3-176.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$2": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:178.3-178.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$3": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:180.3-180.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:182.3-182.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169$161": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170$162": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171$163": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172$164": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169$161_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          }
        },
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170$162_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          }
        },
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171$163_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          }
        },
        "$ternary$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172$164_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2892.1-3060.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.18-2894.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.12-2901.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.13-2903.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2899.19-2899.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2899.8-2899.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.8-2895.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.21-2894.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.15-2895.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.15-2894.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2893.13-2893.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.22-2895.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.8-2901.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2893.8-2893.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.9-2903.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2894.24-2894.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2895.29-2895.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2896.17-2896.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2896.8-2896.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2902.16-2902.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2900.18-2900.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2900.8-2900.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2898.18-2898.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2898.8-2898.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2897.17-2897.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2897.8-2897.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2901.21-2901.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2903.22-2903.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2417.1-2449.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2424.16-2424.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2419.10-2419.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2418.10-2418.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2452.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2459.16-2459.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2453.10-2453.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2383.1-2414.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2390.16-2390.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2384.10-2384.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2385.10-2385.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2387.10-2387.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2386.10-2386.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2388.10-2388.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2393.10-2393.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2321.1-2349.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2328.10-2328.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2326.16-2326.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2325.10-2325.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2330.10-2330.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2327.10-2327.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2323.10-2323.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2324.10-2324.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2322.10-2322.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2329.10-2329.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2333.10-2333.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2332.10-2332.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2331.10-2331.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2352.1-2380.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.16-2357.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2356.10-2356.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2353.10-2353.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2354.10-2354.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2355.10-2355.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2362.10-2362.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1403.1-1635.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574$246": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580$247": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.3-1572.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.3-1574.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1576.3-1576.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1578.3-1578.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.3-1580.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1582.3-1582.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.3-1584.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1586.3-1586.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1588.3-1588.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572$245_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574$246_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580$247_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584$248_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1409.16-1409.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1406.16-1406.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.16-1405.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.22-1405.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1404.16-1404.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1405.29-1405.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1408.16-1408.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.16-1407.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.22-1407.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1409.22-1409.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1407.29-1407.31"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1637.1-1766.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703$249": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711$251": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715$252": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$100": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$105": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.3-1703.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703$249_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705$250_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711$251_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715$252_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1643.16-1643.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1640.16-1640.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.23-1639.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.16-1639.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1638.16-1638.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1639.30-1639.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1642.16-1642.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.16-1641.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.22-1641.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1643.22-1643.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1641.29-1641.31"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1899.1-2028.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965$257": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967$258": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973$259": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977$260": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.3-1965.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.3-1967.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1969.3-1969.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1971.3-1971.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.3-1973.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1975.3-1975.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.3-1977.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1979.3-1979.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1981.3-1981.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965$257_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967$258_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973$259_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977$260_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1905.16-1905.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1902.16-1902.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.23-1901.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.16-1901.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1900.16-1900.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1901.30-1901.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1904.16-1904.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.23-1903.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.16-1903.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1905.22-1905.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1903.30-1903.32"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1768.1-1897.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834$253": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836$254": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842$255": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846$256": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.3-1834.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.3-1836.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1838.3-1838.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1840.3-1840.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.3-1842.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1844.3-1844.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.3-1846.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1848.3-1848.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1850.3-1850.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834$253_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836$254_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842$255_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          }
        },
        "$logic_and$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846$256_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1774.16-1774.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1771.16-1771.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.16-1770.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.22-1770.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1769.16-1769.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1770.29-1770.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1773.16-1773.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.23-1772.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.16-1772.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1774.22-1774.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1772.30-1772.32"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2588.1-2602.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2589.8-2589.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2594.9-2594.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2591.8-2591.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2595.9-2595.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2592.8-2592.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.9-2596.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2593.8-2593.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2590.8-2590.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2612.1-2626.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2618.9-2618.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2614.8-2614.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2615.8-2615.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2620.9-2620.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2616.8-2616.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2613.8-2613.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2672.1-2723.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2704.9-2704.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2703.9-2703.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2702.9-2702.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2707.9-2707.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2708.9-2708.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2705.9-2705.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2706.9-2706.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2496.1-2557.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2497.15-2497.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.14-2500.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.26-2500.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2498.15-2498.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2501.20-2501.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2499.14-2499.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.49-2500.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.42-2500.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.33-2500.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2500.8-2500.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2489.1-2494.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2490.8-2490.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2492.8-2492.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2491.8-2491.10"
          }
        }
      }
    },
    "litedram_core": {
      "attributes": {
        "hdlname": "\\litedram_core",
        "top": "00000000000000000000000000000001",
        "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:4.1-7107.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "sdram_a": {
          "direction": "inout",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 ]
        },
        "sdram_ba": {
          "direction": "inout",
          "bits": [ 17, 18 ]
        },
        "sdram_ras_n": {
          "direction": "inout",
          "bits": [ 19 ]
        },
        "sdram_cas_n": {
          "direction": "inout",
          "bits": [ 20 ]
        },
        "sdram_we_n": {
          "direction": "inout",
          "bits": [ 21 ]
        },
        "sdram_cs_n": {
          "direction": "inout",
          "bits": [ 22 ]
        },
        "sdram_dm": {
          "direction": "inout",
          "bits": [ 23 ]
        },
        "sdram_dq": {
          "direction": "inout",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "sdram_cke": {
          "direction": "inout",
          "bits": [ 32 ]
        },
        "init_done": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "init_error": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "wb_ctrl_adr": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ]
        },
        "wb_ctrl_dat_w": {
          "direction": "input",
          "bits": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "wb_ctrl_dat_r": {
          "direction": "output",
          "bits": [ 97, 98, 99, 100, 101, 102, 103, 104, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "wb_ctrl_sel": {
          "direction": "input",
          "bits": [ 105, 106, 107, 108 ]
        },
        "wb_ctrl_cyc": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "wb_ctrl_stb": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "wb_ctrl_ack": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "wb_ctrl_we": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "wb_ctrl_cti": {
          "direction": "input",
          "bits": [ 113, 114, 115 ]
        },
        "wb_ctrl_bte": {
          "direction": "input",
          "bits": [ 116, 117 ]
        },
        "wb_ctrl_err": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "user_clk": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "user_rst": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "user_port_wishbone_0_adr": {
          "direction": "input",
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ]
        },
        "user_port_wishbone_0_dat_w": {
          "direction": "input",
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ]
        },
        "user_port_wishbone_0_dat_r": {
          "direction": "output",
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ]
        },
        "user_port_wishbone_0_sel": {
          "direction": "input",
          "bits": [ 175, 176 ]
        },
        "user_port_wishbone_0_cyc": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "user_port_wishbone_0_stb": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "user_port_wishbone_0_ack": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "user_port_wishbone_0_we": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "user_port_wishbone_0_err": {
          "direction": "output",
          "bits": [ "0" ]
        }
      },
      "cells": {
        "SB_DFFS": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6774.9-6779.2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "Q": [ 181 ],
            "S": [ 3 ]
          }
        },
        "SB_DFFS_1": {
          "hide_name": 0,
          "type": "SB_DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6781.9-6786.2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 181 ],
            "Q": [ 118 ],
            "S": [ 3 ]
          }
        },
        "SB_IO": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6791.3-6797.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 182 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 22 ]
          }
        },
        "SB_IO_1": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6802.3-6808.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 183 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 4 ]
          }
        },
        "SB_IO_10": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6901.3-6907.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 184 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 13 ]
          }
        },
        "SB_IO_11": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6912.3-6918.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 185 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 14 ]
          }
        },
        "SB_IO_12": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6923.3-6929.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 186 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 15 ]
          }
        },
        "SB_IO_13": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6934.3-6940.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 187 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 16 ]
          }
        },
        "SB_IO_14": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6945.3-6951.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 188 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 17 ]
          }
        },
        "SB_IO_15": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6956.3-6962.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 189 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 18 ]
          }
        },
        "SB_IO_16": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6967.3-6973.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 190 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 19 ]
          }
        },
        "SB_IO_17": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6978.3-6984.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 191 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 20 ]
          }
        },
        "SB_IO_18": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6989.3-6995.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 192 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 21 ]
          }
        },
        "SB_IO_19": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7000.3-7006.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 193 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 32 ]
          }
        },
        "SB_IO_2": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6813.3-6819.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 194 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 5 ]
          }
        },
        "SB_IO_20": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7010.3-7017.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 195 ],
            "D_OUT_0": [ 196 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 24 ]
          }
        },
        "SB_IO_21": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7021.3-7028.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 198 ],
            "D_OUT_0": [ 199 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 25 ]
          }
        },
        "SB_IO_22": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7032.3-7039.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 200 ],
            "D_OUT_0": [ 201 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 26 ]
          }
        },
        "SB_IO_23": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7043.3-7050.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 202 ],
            "D_OUT_0": [ 203 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 27 ]
          }
        },
        "SB_IO_24": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7054.3-7061.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 204 ],
            "D_OUT_0": [ 205 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 28 ]
          }
        },
        "SB_IO_25": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7065.3-7072.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 206 ],
            "D_OUT_0": [ 207 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 29 ]
          }
        },
        "SB_IO_26": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7076.3-7083.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 208 ],
            "D_OUT_0": [ 209 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 30 ]
          }
        },
        "SB_IO_27": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "PIN_TYPE": "110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7087.3-7094.2"
          },
          "port_directions": {
            "D_IN_0": "output",
            "D_OUT_0": "input",
            "INPUT_CLK": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "D_IN_0": [ 210 ],
            "D_OUT_0": [ 211 ],
            "INPUT_CLK": [ 2 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ 197 ],
            "PACKAGE_PIN": [ 31 ]
          }
        },
        "SB_IO_28": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7099.3-7105.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 212 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 23 ]
          }
        },
        "SB_IO_3": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6824.3-6830.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 213 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 6 ]
          }
        },
        "SB_IO_4": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6835.3-6841.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 214 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 7 ]
          }
        },
        "SB_IO_5": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6846.3-6852.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 215 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 8 ]
          }
        },
        "SB_IO_6": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6857.3-6863.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 216 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 9 ]
          }
        },
        "SB_IO_7": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6868.3-6874.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 217 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 10 ]
          }
        },
        "SB_IO_8": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6879.3-6885.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 218 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 11 ]
          }
        },
        "SB_IO_9": {
          "hide_name": 0,
          "type": "SB_IO",
          "parameters": {
            "IO_STANDARD": "SB_LVCMOS",
            "PIN_TYPE": "010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6890.3-6896.2"
          },
          "port_directions": {
            "CLOCK_ENABLE": "input",
            "D_OUT_0": "input",
            "OUTPUT_CLK": "input",
            "OUTPUT_ENABLE": "input",
            "PACKAGE_PIN": "inout"
          },
          "connections": {
            "CLOCK_ENABLE": [ "1" ],
            "D_OUT_0": [ 219 ],
            "OUTPUT_CLK": [ 2 ],
            "OUTPUT_ENABLE": [ "1" ],
            "PACKAGE_PIN": [ 12 ]
          }
        },
        "aborted_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 220 ],
            "Q": [ 221 ],
            "R": [ 222 ]
          }
        },
        "aborted_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 223 ],
            "I3": [ 118 ],
            "O": [ 222 ]
          }
        },
        "aborted_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 224 ],
            "I3": [ 225 ],
            "O": [ 223 ]
          }
        },
        "aborted_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 221 ],
            "I3": [ 177 ],
            "O": [ 220 ]
          }
        },
        "aborted_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 227 ],
            "O": [ 228 ]
          }
        },
        "aborted_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 229 ],
            "I3": [ 230 ],
            "O": [ 227 ]
          }
        },
        "array_muxed1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 232 ],
            "I2": [ 233 ],
            "I3": [ 234 ],
            "O": [ 235 ]
          }
        },
        "array_muxed2_SB_DFFSR_D": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 236 ],
            "Q": [ 237 ],
            "R": [ 118 ]
          }
        },
        "array_muxed2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 239 ],
            "I3": [ 240 ],
            "O": [ 236 ]
          }
        },
        "array_muxed2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 241 ],
            "I2": [ 242 ],
            "I3": [ 243 ],
            "O": [ 240 ]
          }
        },
        "array_muxed3_SB_DFFSR_D": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 244 ],
            "Q": [ 245 ],
            "R": [ 118 ]
          }
        },
        "array_muxed3_SB_DFFSR_D_Q_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 246 ],
            "E": [ 247 ],
            "Q": [ 248 ],
            "R": [ 118 ]
          }
        },
        "array_muxed3_SB_DFFSR_D_Q_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 249 ],
            "O": [ 246 ]
          }
        },
        "array_muxed3_SB_DFFSR_D_Q_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 251 ],
            "I2": [ 252 ],
            "I3": [ 253 ],
            "O": [ 254 ]
          }
        },
        "array_muxed3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 255 ],
            "I2": [ 256 ],
            "I3": [ 257 ],
            "O": [ 244 ]
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 258 ],
            "I1": [ 259 ],
            "I2": [ 260 ],
            "I3": [ 256 ],
            "O": [ 261 ]
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 263 ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 266 ]
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 268 ],
            "I2": [ 269 ],
            "I3": [ 262 ],
            "O": [ 265 ]
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 270 ],
            "I1": [ 271 ],
            "I2": [ 262 ],
            "I3": [ 272 ],
            "O": [ 256 ]
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 273 ],
            "I1": [ 274 ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 272 ]
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 275 ],
            "I2": [ 267 ],
            "I3": [ 276 ],
            "O": [ 274 ]
          }
        },
        "array_muxed4_SB_DFFSR_D": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 277 ],
            "Q": [ 278 ],
            "R": [ 118 ]
          }
        },
        "array_muxed4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 279 ],
            "I2": [ 266 ],
            "I3": [ 257 ],
            "O": [ 277 ]
          }
        },
        "array_muxed4_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 238 ]
          }
        },
        "count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 282 ],
            "E": [ 283 ],
            "Q": [ 284 ],
            "R": [ 118 ]
          }
        },
        "count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 285 ],
            "I3": [ 286 ],
            "O": [ 283 ]
          }
        },
        "count_litedramcore_next_value_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 284 ],
            "I3": [ 286 ],
            "O": [ 282 ]
          }
        },
        "csrbank0_init_done0_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 65 ],
            "E": [ 287 ],
            "Q": [ 249 ]
          }
        },
        "csrbank1_dfii_pi0_address0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 288 ],
            "O": [ 289 ]
          }
        },
        "csrbank1_dfii_pi0_address1_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 290 ],
            "O": [ 291 ]
          }
        },
        "csrbank1_dfii_pi0_baddress0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 292 ],
            "I2": [ 253 ],
            "I3": [ 250 ],
            "O": [ 293 ]
          }
        },
        "csrbank1_dfii_pi0_wrdata0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 294 ],
            "O": [ 295 ]
          }
        },
        "init_done_storage_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 296 ],
            "Q": [ 33 ],
            "R": [ 118 ]
          }
        },
        "init_done_storage_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 297 ],
            "I2": [ 298 ],
            "I3": [ 118 ],
            "O": [ 296 ]
          }
        },
        "init_done_storage_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 299 ],
            "I2": [ 298 ],
            "I3": [ 33 ],
            "O": [ 300 ]
          }
        },
        "init_error_storage_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 301 ],
            "Q": [ 34 ],
            "R": [ 118 ]
          }
        },
        "init_error_storage_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 297 ],
            "I2": [ 299 ],
            "I3": [ 118 ],
            "O": [ 301 ]
          }
        },
        "interface0_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 300 ],
            "Q": [ 302 ],
            "R": [ 303 ]
          }
        },
        "interface0_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 304 ],
            "I1": [ 252 ],
            "I2": [ 251 ],
            "I3": [ 305 ],
            "O": [ 303 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 306 ],
            "Q": [ 307 ],
            "R": [ 308 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 309 ],
            "Q": [ 310 ],
            "R": [ 308 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 311 ],
            "Q": [ 312 ],
            "R": [ 308 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 313 ],
            "Q": [ 314 ],
            "R": [ 308 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 315 ],
            "Q": [ 316 ],
            "R": [ 308 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 317 ],
            "Q": [ 318 ],
            "R": [ 308 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 319 ],
            "Q": [ 320 ],
            "R": [ 308 ]
          }
        },
        "interface1_bank_bus_dat_r_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 321 ],
            "Q": [ 322 ],
            "R": [ 308 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 323 ],
            "E": [ 291 ],
            "Q": [ 324 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 325 ],
            "E": [ 291 ],
            "Q": [ 326 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 327 ],
            "E": [ 289 ],
            "Q": [ 328 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 289 ],
            "Q": [ 330 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 289 ],
            "Q": [ 331 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 327 ],
            "E": [ 291 ],
            "Q": [ 332 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 291 ],
            "Q": [ 333 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 291 ],
            "Q": [ 334 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 335 ],
            "E": [ 289 ],
            "Q": [ 336 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 337 ],
            "E": [ 289 ],
            "Q": [ 338 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 339 ],
            "E": [ 289 ],
            "Q": [ 340 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 323 ],
            "E": [ 289 ],
            "Q": [ 341 ]
          }
        },
        "litedramcore_address_storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 325 ],
            "E": [ 289 ],
            "Q": [ 342 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 48 ],
            "E": [ 343 ],
            "Q": [ 344 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "E": [ 343 ],
            "Q": [ 346 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 38 ],
            "E": [ 343 ],
            "Q": [ 347 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 37 ],
            "E": [ 343 ],
            "Q": [ 348 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 36 ],
            "E": [ 343 ],
            "Q": [ 252 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 35 ],
            "E": [ 343 ],
            "Q": [ 250 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 46 ],
            "E": [ 343 ],
            "Q": [ 349 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "E": [ 343 ],
            "Q": [ 350 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 44 ],
            "E": [ 343 ],
            "Q": [ 304 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 43 ],
            "E": [ 343 ],
            "Q": [ 351 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 42 ],
            "E": [ 343 ],
            "Q": [ 352 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 41 ],
            "E": [ 343 ],
            "Q": [ 353 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 40 ],
            "E": [ 343 ],
            "Q": [ 354 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 39 ],
            "E": [ 343 ],
            "Q": [ 355 ],
            "R": [ 345 ]
          }
        },
        "litedramcore_adr_next_value_ce1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 356 ],
            "I3": [ 345 ],
            "O": [ 343 ]
          }
        },
        "litedramcore_baddress_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 293 ],
            "Q": [ 357 ]
          }
        },
        "litedramcore_baddress_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 293 ],
            "Q": [ 358 ]
          }
        },
        "litedramcore_baddress_storage_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 292 ],
            "I2": [ 250 ],
            "I3": [ 358 ],
            "O": [ 359 ]
          }
        },
        "litedramcore_baddress_storage_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 361 ],
            "I2": [ 248 ],
            "I3": [ 298 ],
            "O": [ 362 ]
          }
        },
        "litedramcore_baddress_storage_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 251 ],
            "I3": [ 250 ],
            "O": [ 299 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 363 ],
            "E": [ 364 ],
            "Q": [ 365 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 366 ],
            "E": [ 364 ],
            "Q": [ 367 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 368 ],
            "E": [ 364 ],
            "Q": [ 369 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 370 ],
            "E": [ 364 ],
            "Q": [ 371 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5980.62-5980.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 365 ],
            "I3": [ 372 ],
            "O": [ 363 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5980.62-5980.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 373 ],
            "O": [ 366 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5980.62-5980.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 369 ],
            "I3": [ 371 ],
            "O": [ 368 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 371 ],
            "O": [ 370 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5980.62-5980.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 373 ],
            "CO": [ 372 ],
            "I0": [ "0" ],
            "I1": [ 367 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5980.62-5980.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 371 ],
            "CO": [ 373 ],
            "I0": [ "0" ],
            "I1": [ 369 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 180 ],
            "O": [ 374 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 375 ],
            "I2": [ 376 ],
            "I3": [ 365 ],
            "O": [ 377 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 379 ],
            "I2": [ 380 ],
            "I3": [ 369 ],
            "O": [ 375 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 382 ],
            "I2": [ 383 ],
            "I3": [ 369 ],
            "O": [ 376 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "I2": [ 367 ],
            "I3": [ 386 ],
            "O": [ 383 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 388 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 382 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 389 ],
            "I1": [ 390 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 381 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 392 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 386 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 394 ],
            "I2": [ 367 ],
            "I3": [ 395 ],
            "O": [ 380 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 397 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 379 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 398 ],
            "I1": [ 399 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 378 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 401 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 395 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 402 ],
            "E": [ 403 ],
            "Q": [ 404 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 405 ],
            "E": [ 403 ],
            "Q": [ 406 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 408 ],
            "I2": [ 406 ],
            "I3": [ 409 ],
            "O": [ 405 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 410 ],
            "E": [ 403 ],
            "Q": [ 411 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 412 ],
            "I2": [ 411 ],
            "I3": [ 413 ],
            "O": [ 410 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 414 ],
            "E": [ 403 ],
            "Q": [ 415 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ "0" ],
            "I2": [ 415 ],
            "I3": [ 416 ],
            "O": [ 414 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 417 ],
            "E": [ 403 ],
            "Q": [ 416 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 416 ],
            "O": [ 417 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 418 ],
            "I2": [ 404 ],
            "I3": [ 419 ],
            "O": [ 402 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 407 ],
            "I2": [ 420 ],
            "I3": [ 421 ],
            "O": [ 422 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 422 ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 425 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 422 ],
            "I3": [ 424 ],
            "O": [ 426 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 422 ],
            "O": [ 427 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 424 ],
            "I2": [ 423 ],
            "I3": [ 422 ],
            "O": [ 428 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 420 ],
            "I2": [ 407 ],
            "I3": [ 421 ],
            "O": [ 429 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 429 ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 430 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 429 ],
            "I3": [ 424 ],
            "O": [ 431 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 424 ],
            "I2": [ 423 ],
            "I3": [ 429 ],
            "O": [ 432 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 429 ],
            "O": [ 433 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 421 ],
            "I2": [ 420 ],
            "I3": [ 407 ],
            "O": [ 434 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 420 ],
            "I2": [ 421 ],
            "I3": [ 407 ],
            "O": [ 435 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 435 ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 436 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 435 ],
            "I3": [ 424 ],
            "O": [ 437 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 424 ],
            "I2": [ 423 ],
            "I3": [ 435 ],
            "O": [ 438 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 435 ],
            "O": [ 439 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 434 ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 440 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 434 ],
            "I3": [ 424 ],
            "O": [ 441 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 424 ],
            "I2": [ 423 ],
            "I3": [ 434 ],
            "O": [ 442 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 424 ],
            "I3": [ 434 ],
            "O": [ 443 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 444 ],
            "I3": [ 286 ],
            "O": [ 407 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5988.61-5988.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 408 ],
            "CO": [ 418 ],
            "I0": [ 406 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5988.61-5988.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 412 ],
            "CO": [ 408 ],
            "I0": [ 411 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5988.61-5988.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 416 ],
            "CO": [ 412 ],
            "I0": [ 415 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 409 ],
            "CO": [ 419 ],
            "I0": [ "0" ],
            "I1": [ 406 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 413 ],
            "CO": [ 409 ],
            "I0": [ "0" ],
            "I1": [ 411 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 416 ],
            "CO": [ 413 ],
            "I0": [ "0" ],
            "I1": [ 415 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 445 ],
            "E": [ 446 ],
            "Q": [ 421 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 447 ],
            "E": [ 446 ],
            "Q": [ 420 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 448 ],
            "E": [ 446 ],
            "Q": [ 424 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 449 ],
            "E": [ 446 ],
            "Q": [ 423 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 423 ],
            "O": [ 449 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 421 ],
            "I3": [ 450 ],
            "O": [ 445 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 420 ],
            "I3": [ 451 ],
            "O": [ 447 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 424 ],
            "I3": [ 423 ],
            "O": [ 448 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 451 ],
            "CO": [ 450 ],
            "I0": [ "0" ],
            "I1": [ 420 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 423 ],
            "CO": [ 451 ],
            "I0": [ "0" ],
            "I1": [ 424 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 407 ],
            "I3": [ 118 ],
            "O": [ 446 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 452 ],
            "I2": [ 453 ],
            "I3": [ 369 ],
            "O": [ 454 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 455 ],
            "I2": [ 456 ],
            "I3": [ 369 ],
            "O": [ 457 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 458 ],
            "I2": [ 459 ],
            "I3": [ 365 ],
            "O": [ 460 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 463 ],
            "I3": [ 369 ],
            "O": [ 458 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 465 ],
            "I2": [ 466 ],
            "I3": [ 369 ],
            "O": [ 459 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 468 ],
            "I2": [ 367 ],
            "I3": [ 469 ],
            "O": [ 466 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 471 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 465 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 473 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 464 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 475 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 469 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 477 ],
            "I2": [ 367 ],
            "I3": [ 478 ],
            "O": [ 463 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 480 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 462 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 482 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 461 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 484 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 478 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 485 ],
            "I2": [ 486 ],
            "I3": [ 369 ],
            "O": [ 487 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 489 ],
            "I2": [ 490 ],
            "I3": [ 365 ],
            "O": [ 485 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 491 ],
            "I1": [ 492 ],
            "I2": [ 493 ],
            "I3": [ 365 ],
            "O": [ 486 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 494 ],
            "I1": [ 495 ],
            "I2": [ 367 ],
            "I3": [ 496 ],
            "O": [ 493 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 498 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 492 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 499 ],
            "I1": [ 500 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 491 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 501 ],
            "I1": [ 502 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 496 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 504 ],
            "I2": [ 367 ],
            "I3": [ 505 ],
            "O": [ 490 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 506 ],
            "I1": [ 507 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 489 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 508 ],
            "I1": [ 509 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 488 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 510 ],
            "I1": [ 511 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 505 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 512 ],
            "I2": [ 513 ],
            "I3": [ 365 ],
            "O": [ 514 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 516 ],
            "I2": [ 517 ],
            "I3": [ 369 ],
            "O": [ 512 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 518 ],
            "I1": [ 519 ],
            "I2": [ 520 ],
            "I3": [ 369 ],
            "O": [ 513 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 522 ],
            "I2": [ 367 ],
            "I3": [ 523 ],
            "O": [ 520 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 524 ],
            "I1": [ 525 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 519 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 526 ],
            "I1": [ 527 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 518 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 528 ],
            "I1": [ 529 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 523 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 530 ],
            "I1": [ 531 ],
            "I2": [ 367 ],
            "I3": [ 532 ],
            "O": [ 517 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 534 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 516 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 535 ],
            "I1": [ 536 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 515 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 538 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 532 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 539 ],
            "I2": [ 540 ],
            "I3": [ 369 ],
            "O": [ 541 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 543 ],
            "I2": [ 544 ],
            "I3": [ 365 ],
            "O": [ 539 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 545 ],
            "I1": [ 546 ],
            "I2": [ 547 ],
            "I3": [ 365 ],
            "O": [ 540 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 549 ],
            "I2": [ 367 ],
            "I3": [ 550 ],
            "O": [ 547 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 546 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 554 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 545 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 555 ],
            "I1": [ 556 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 550 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 558 ],
            "I2": [ 367 ],
            "I3": [ 559 ],
            "O": [ 544 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 560 ],
            "I1": [ 561 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 543 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 562 ],
            "I1": [ 563 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 542 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 564 ],
            "I1": [ 565 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 559 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 566 ],
            "I2": [ 567 ],
            "I3": [ 369 ],
            "O": [ 568 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 569 ],
            "I1": [ 570 ],
            "I2": [ 571 ],
            "I3": [ 365 ],
            "O": [ 566 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 572 ],
            "I1": [ 573 ],
            "I2": [ 574 ],
            "I3": [ 365 ],
            "O": [ 567 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 575 ],
            "I1": [ 576 ],
            "I2": [ 367 ],
            "I3": [ 577 ],
            "O": [ 574 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 578 ],
            "I1": [ 579 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 573 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 580 ],
            "I1": [ 581 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 572 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 582 ],
            "I1": [ 583 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 577 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 584 ],
            "I1": [ 585 ],
            "I2": [ 367 ],
            "I3": [ 586 ],
            "O": [ 571 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 587 ],
            "I1": [ 588 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 570 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 589 ],
            "I1": [ 590 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 569 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 591 ],
            "I1": [ 592 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 586 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 593 ],
            "I2": [ 594 ],
            "I3": [ 369 ],
            "O": [ 595 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 597 ],
            "I2": [ 598 ],
            "I3": [ 365 ],
            "O": [ 593 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 599 ],
            "I1": [ 600 ],
            "I2": [ 601 ],
            "I3": [ 365 ],
            "O": [ 594 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 602 ],
            "I1": [ 603 ],
            "I2": [ 367 ],
            "I3": [ 604 ],
            "O": [ 601 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 605 ],
            "I1": [ 606 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 600 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 608 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 599 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 609 ],
            "I1": [ 610 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 604 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 611 ],
            "I1": [ 612 ],
            "I2": [ 367 ],
            "I3": [ 613 ],
            "O": [ 598 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 615 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 597 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 617 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 596 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 618 ],
            "I1": [ 619 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 613 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 620 ],
            "I2": [ 621 ],
            "I3": [ 369 ],
            "O": [ 622 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 623 ],
            "I1": [ 624 ],
            "I2": [ 625 ],
            "I3": [ 365 ],
            "O": [ 620 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ 627 ],
            "I2": [ 628 ],
            "I3": [ 365 ],
            "O": [ 621 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 629 ],
            "I1": [ 630 ],
            "I2": [ 367 ],
            "I3": [ 631 ],
            "O": [ 628 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 632 ],
            "I1": [ 633 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 627 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 634 ],
            "I1": [ 635 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 626 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 636 ],
            "I1": [ 637 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 631 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 638 ],
            "I1": [ 639 ],
            "I2": [ 367 ],
            "I3": [ 640 ],
            "O": [ 625 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 642 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 624 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 643 ],
            "I1": [ 644 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 623 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 645 ],
            "I1": [ 646 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 640 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 647 ],
            "I2": [ 648 ],
            "I3": [ 369 ],
            "O": [ 649 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 650 ],
            "I1": [ 651 ],
            "I2": [ 652 ],
            "I3": [ 365 ],
            "O": [ 647 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 653 ],
            "I1": [ 654 ],
            "I2": [ 655 ],
            "I3": [ 365 ],
            "O": [ 648 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 656 ],
            "I1": [ 657 ],
            "I2": [ 367 ],
            "I3": [ 658 ],
            "O": [ 655 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 659 ],
            "I1": [ 660 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 654 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 661 ],
            "I1": [ 662 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 653 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 664 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 658 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 666 ],
            "I2": [ 367 ],
            "I3": [ 667 ],
            "O": [ 652 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 668 ],
            "I1": [ 669 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 651 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 670 ],
            "I1": [ 671 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 650 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 672 ],
            "I1": [ 673 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 667 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 674 ],
            "I2": [ 675 ],
            "I3": [ 369 ],
            "O": [ 676 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 677 ],
            "I1": [ 678 ],
            "I2": [ 679 ],
            "I3": [ 365 ],
            "O": [ 674 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 680 ],
            "I1": [ 681 ],
            "I2": [ 682 ],
            "I3": [ 365 ],
            "O": [ 675 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 683 ],
            "I1": [ 684 ],
            "I2": [ 367 ],
            "I3": [ 685 ],
            "O": [ 682 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 686 ],
            "I1": [ 687 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 681 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 688 ],
            "I1": [ 689 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 680 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 690 ],
            "I1": [ 691 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 685 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 692 ],
            "I1": [ 693 ],
            "I2": [ 367 ],
            "I3": [ 694 ],
            "O": [ 679 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 695 ],
            "I1": [ 696 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 678 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 697 ],
            "I1": [ 698 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 677 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 700 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 694 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 369 ],
            "O": [ 703 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 704 ],
            "I1": [ 705 ],
            "I2": [ 706 ],
            "I3": [ 365 ],
            "O": [ 701 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 707 ],
            "I1": [ 708 ],
            "I2": [ 709 ],
            "I3": [ 365 ],
            "O": [ 702 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 710 ],
            "I1": [ 711 ],
            "I2": [ 367 ],
            "I3": [ 712 ],
            "O": [ 709 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 713 ],
            "I1": [ 714 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 708 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 715 ],
            "I1": [ 716 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 707 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 717 ],
            "I1": [ 718 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 712 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 720 ],
            "I2": [ 367 ],
            "I3": [ 721 ],
            "O": [ 706 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 722 ],
            "I1": [ 723 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 705 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 725 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 704 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 726 ],
            "I1": [ 727 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 721 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 728 ],
            "I1": [ 729 ],
            "I2": [ 730 ],
            "I3": [ 365 ],
            "O": [ 455 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 731 ],
            "I1": [ 732 ],
            "I2": [ 733 ],
            "I3": [ 365 ],
            "O": [ 456 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 734 ],
            "I1": [ 735 ],
            "I2": [ 367 ],
            "I3": [ 736 ],
            "O": [ 733 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 738 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 732 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 739 ],
            "I1": [ 740 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 731 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 741 ],
            "I1": [ 742 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 736 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 743 ],
            "I1": [ 744 ],
            "I2": [ 367 ],
            "I3": [ 745 ],
            "O": [ 730 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 746 ],
            "I1": [ 747 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 729 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 748 ],
            "I1": [ 749 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 728 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 750 ],
            "I1": [ 751 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 745 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 752 ],
            "I2": [ 753 ],
            "I3": [ 369 ],
            "O": [ 754 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 755 ],
            "I2": [ 756 ],
            "I3": [ 365 ],
            "O": [ 757 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 759 ],
            "I2": [ 760 ],
            "I3": [ 369 ],
            "O": [ 755 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 761 ],
            "I1": [ 762 ],
            "I2": [ 763 ],
            "I3": [ 369 ],
            "O": [ 756 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 764 ],
            "I1": [ 765 ],
            "I2": [ 367 ],
            "I3": [ 766 ],
            "O": [ 763 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 767 ],
            "I1": [ 768 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 762 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 770 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 761 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 771 ],
            "I1": [ 772 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 766 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 773 ],
            "I1": [ 774 ],
            "I2": [ 367 ],
            "I3": [ 775 ],
            "O": [ 760 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 776 ],
            "I1": [ 777 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 759 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 779 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 758 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 781 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 775 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 782 ],
            "I2": [ 783 ],
            "I3": [ 365 ],
            "O": [ 784 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 785 ],
            "I1": [ 786 ],
            "I2": [ 787 ],
            "I3": [ 369 ],
            "O": [ 782 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 789 ],
            "I2": [ 790 ],
            "I3": [ 369 ],
            "O": [ 783 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 792 ],
            "I2": [ 367 ],
            "I3": [ 793 ],
            "O": [ 790 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 794 ],
            "I1": [ 795 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 789 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 796 ],
            "I1": [ 797 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 788 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 798 ],
            "I1": [ 799 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 793 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 800 ],
            "I1": [ 801 ],
            "I2": [ 367 ],
            "I3": [ 802 ],
            "O": [ 787 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 803 ],
            "I1": [ 804 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 786 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 785 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 807 ],
            "I1": [ 808 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 802 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 809 ],
            "I2": [ 810 ],
            "I3": [ 369 ],
            "O": [ 811 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 812 ],
            "I1": [ 813 ],
            "I2": [ 814 ],
            "I3": [ 365 ],
            "O": [ 809 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 815 ],
            "I1": [ 816 ],
            "I2": [ 817 ],
            "I3": [ 365 ],
            "O": [ 810 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 818 ],
            "I1": [ 819 ],
            "I2": [ 367 ],
            "I3": [ 820 ],
            "O": [ 817 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 822 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 816 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 823 ],
            "I1": [ 824 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 815 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 825 ],
            "I1": [ 826 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 820 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 828 ],
            "I2": [ 367 ],
            "I3": [ 829 ],
            "O": [ 814 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 830 ],
            "I1": [ 831 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 813 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 832 ],
            "I1": [ 833 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 812 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 834 ],
            "I1": [ 835 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 829 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 836 ],
            "I1": [ 837 ],
            "I2": [ 838 ],
            "I3": [ 365 ],
            "O": [ 752 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 839 ],
            "I1": [ 840 ],
            "I2": [ 841 ],
            "I3": [ 365 ],
            "O": [ 753 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 842 ],
            "I1": [ 843 ],
            "I2": [ 367 ],
            "I3": [ 844 ],
            "O": [ 841 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 845 ],
            "I1": [ 846 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 840 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 847 ],
            "I1": [ 848 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 839 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 849 ],
            "I1": [ 850 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 844 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 851 ],
            "I1": [ 852 ],
            "I2": [ 367 ],
            "I3": [ 853 ],
            "O": [ 838 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 854 ],
            "I1": [ 855 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 837 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 856 ],
            "I1": [ 857 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 836 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 858 ],
            "I1": [ 859 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 853 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 860 ],
            "I2": [ 861 ],
            "I3": [ 365 ],
            "O": [ 862 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 863 ],
            "I1": [ 864 ],
            "I2": [ 865 ],
            "I3": [ 369 ],
            "O": [ 860 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 866 ],
            "I1": [ 867 ],
            "I2": [ 868 ],
            "I3": [ 369 ],
            "O": [ 861 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 869 ],
            "I1": [ 870 ],
            "I2": [ 367 ],
            "I3": [ 871 ],
            "O": [ 868 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 872 ],
            "I1": [ 873 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 867 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 874 ],
            "I1": [ 875 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 866 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 876 ],
            "I1": [ 877 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 871 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 879 ],
            "I2": [ 367 ],
            "I3": [ 880 ],
            "O": [ 865 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 882 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 864 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 883 ],
            "I1": [ 884 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 863 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 885 ],
            "I1": [ 886 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 880 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 887 ],
            "I2": [ 888 ],
            "I3": [ 365 ],
            "O": [ 889 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 890 ],
            "I1": [ 891 ],
            "I2": [ 892 ],
            "I3": [ 369 ],
            "O": [ 887 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 893 ],
            "I1": [ 894 ],
            "I2": [ 895 ],
            "I3": [ 369 ],
            "O": [ 888 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 896 ],
            "I1": [ 897 ],
            "I2": [ 367 ],
            "I3": [ 898 ],
            "O": [ 895 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 899 ],
            "I1": [ 900 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 894 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 901 ],
            "I1": [ 902 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 893 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 903 ],
            "I1": [ 904 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 898 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 905 ],
            "I1": [ 906 ],
            "I2": [ 367 ],
            "I3": [ 907 ],
            "O": [ 892 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 908 ],
            "I1": [ 909 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 891 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 910 ],
            "I1": [ 911 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 890 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 912 ],
            "I1": [ 913 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 907 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 914 ],
            "I2": [ 915 ],
            "I3": [ 369 ],
            "O": [ 916 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 917 ],
            "I1": [ 918 ],
            "I2": [ 919 ],
            "I3": [ 365 ],
            "O": [ 914 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 920 ],
            "I1": [ 921 ],
            "I2": [ 922 ],
            "I3": [ 365 ],
            "O": [ 915 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 923 ],
            "I1": [ 924 ],
            "I2": [ 367 ],
            "I3": [ 925 ],
            "O": [ 922 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 926 ],
            "I1": [ 927 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 921 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 928 ],
            "I1": [ 929 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 920 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 930 ],
            "I1": [ 931 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 925 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 932 ],
            "I1": [ 933 ],
            "I2": [ 367 ],
            "I3": [ 934 ],
            "O": [ 919 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 935 ],
            "I1": [ 936 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 918 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 937 ],
            "I1": [ 938 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 917 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 939 ],
            "I1": [ 940 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 934 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 941 ],
            "I2": [ 942 ],
            "I3": [ 369 ],
            "O": [ 943 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 944 ],
            "I1": [ 945 ],
            "I2": [ 946 ],
            "I3": [ 365 ],
            "O": [ 941 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 947 ],
            "I1": [ 948 ],
            "I2": [ 949 ],
            "I3": [ 365 ],
            "O": [ 942 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 951 ],
            "I2": [ 367 ],
            "I3": [ 952 ],
            "O": [ 949 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 953 ],
            "I1": [ 954 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 948 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 956 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 947 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 957 ],
            "I1": [ 958 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 952 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 959 ],
            "I1": [ 960 ],
            "I2": [ 367 ],
            "I3": [ 961 ],
            "O": [ 946 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 962 ],
            "I1": [ 963 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 945 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 965 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 944 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 967 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 961 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 968 ],
            "I2": [ 969 ],
            "I3": [ 369 ],
            "O": [ 970 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 971 ],
            "I1": [ 972 ],
            "I2": [ 973 ],
            "I3": [ 365 ],
            "O": [ 968 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 974 ],
            "I1": [ 975 ],
            "I2": [ 976 ],
            "I3": [ 365 ],
            "O": [ 969 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 977 ],
            "I1": [ 978 ],
            "I2": [ 367 ],
            "I3": [ 979 ],
            "O": [ 976 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 980 ],
            "I1": [ 981 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 975 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 982 ],
            "I1": [ 983 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 974 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 984 ],
            "I1": [ 985 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 979 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 986 ],
            "I1": [ 987 ],
            "I2": [ 367 ],
            "I3": [ 988 ],
            "O": [ 973 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 990 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 972 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 991 ],
            "I1": [ 992 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 971 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 993 ],
            "I1": [ 994 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 988 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 995 ],
            "I2": [ 996 ],
            "I3": [ 369 ],
            "O": [ 997 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 998 ],
            "I1": [ 999 ],
            "I2": [ 1000 ],
            "I3": [ 365 ],
            "O": [ 995 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1001 ],
            "I1": [ 1002 ],
            "I2": [ 1003 ],
            "I3": [ 365 ],
            "O": [ 996 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1004 ],
            "I1": [ 1005 ],
            "I2": [ 367 ],
            "I3": [ 1006 ],
            "O": [ 1003 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 1008 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1002 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 1010 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 1001 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1011 ],
            "I1": [ 1012 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1006 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 1014 ],
            "I2": [ 367 ],
            "I3": [ 1015 ],
            "O": [ 1000 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1016 ],
            "I1": [ 1017 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 999 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1019 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 998 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1020 ],
            "I1": [ 1021 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1015 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1022 ],
            "I2": [ 1023 ],
            "I3": [ 369 ],
            "O": [ 1024 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1025 ],
            "I1": [ 1026 ],
            "I2": [ 1027 ],
            "I3": [ 365 ],
            "O": [ 1022 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1028 ],
            "I1": [ 1029 ],
            "I2": [ 1030 ],
            "I3": [ 365 ],
            "O": [ 1023 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1031 ],
            "I1": [ 1032 ],
            "I2": [ 367 ],
            "I3": [ 1033 ],
            "O": [ 1030 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1034 ],
            "I1": [ 1035 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1029 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1036 ],
            "I1": [ 1037 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 1028 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1038 ],
            "I1": [ 1039 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1033 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1040 ],
            "I1": [ 1041 ],
            "I2": [ 367 ],
            "I3": [ 1042 ],
            "O": [ 1027 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1043 ],
            "I1": [ 1044 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1026 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1045 ],
            "I1": [ 1046 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 1025 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1047 ],
            "I1": [ 1048 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1042 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1049 ],
            "I1": [ 1050 ],
            "I2": [ 1051 ],
            "I3": [ 365 ],
            "O": [ 452 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1052 ],
            "I1": [ 1053 ],
            "I2": [ 1054 ],
            "I3": [ 365 ],
            "O": [ 453 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1055 ],
            "I1": [ 1056 ],
            "I2": [ 367 ],
            "I3": [ 1057 ],
            "O": [ 1054 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1058 ],
            "I1": [ 1059 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1053 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1060 ],
            "I1": [ 1061 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 1052 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1062 ],
            "I1": [ 1063 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1057 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1064 ],
            "I1": [ 1065 ],
            "I2": [ 367 ],
            "I3": [ 1066 ],
            "O": [ 1051 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1050 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1069 ],
            "I1": [ 1070 ],
            "I2": [ 371 ],
            "I3": [ 367 ],
            "O": [ 1049 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 1072 ],
            "I2": [ 367 ],
            "I3": [ 371 ],
            "O": [ 1066 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1073 ],
            "I1": [ 1074 ],
            "I2": [ 1075 ],
            "I3": [ 1076 ],
            "O": [ 1077 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1077 ],
            "I2": [ 1078 ],
            "I3": [ 1079 ],
            "O": [ 1080 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1080 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ],
            "O": [ 1083 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1080 ],
            "I3": [ 1082 ],
            "O": [ 1084 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1082 ],
            "I2": [ 1081 ],
            "I3": [ 1080 ],
            "O": [ 1085 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1080 ],
            "O": [ 1086 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1078 ],
            "I2": [ 1077 ],
            "I3": [ 1079 ],
            "O": [ 1087 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1087 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ],
            "O": [ 1088 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1087 ],
            "I3": [ 1082 ],
            "O": [ 1089 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1082 ],
            "I2": [ 1081 ],
            "I3": [ 1087 ],
            "O": [ 1090 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1087 ],
            "O": [ 1091 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1079 ],
            "I2": [ 1078 ],
            "I3": [ 1077 ],
            "O": [ 1092 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1078 ],
            "I2": [ 1079 ],
            "I3": [ 1077 ],
            "O": [ 1093 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1093 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ],
            "O": [ 1094 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1093 ],
            "I3": [ 1082 ],
            "O": [ 1095 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1093 ],
            "O": [ 1096 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1082 ],
            "I2": [ 1081 ],
            "I3": [ 1093 ],
            "O": [ 1097 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1092 ],
            "I2": [ 1081 ],
            "I3": [ 1082 ],
            "O": [ 1098 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1092 ],
            "I3": [ 1082 ],
            "O": [ 1099 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1082 ],
            "I2": [ 1081 ],
            "I3": [ 1092 ],
            "O": [ 1100 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1092 ],
            "O": [ 1101 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 404 ],
            "I3": [ 1102 ],
            "O": [ 1073 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 1102 ],
            "I2": [ 1076 ],
            "I3": [ 1103 ],
            "O": [ 444 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1104 ],
            "I2": [ 1105 ],
            "I3": [ 1106 ],
            "O": [ 1075 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1107 ],
            "I2": [ 1108 ],
            "I3": [ 1109 ],
            "O": [ 1103 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 128 ],
            "I2": [ 129 ],
            "I3": [ 286 ],
            "O": [ 1109 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1110 ],
            "I2": [ 1111 ],
            "I3": [ 1112 ],
            "O": [ 1113 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1114 ],
            "I2": [ 1115 ],
            "I3": [ 1116 ],
            "O": [ 1117 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1111 ],
            "I2": [ 1110 ],
            "I3": [ 1112 ],
            "O": [ 1118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1115 ],
            "I2": [ 1114 ],
            "I3": [ 1116 ],
            "O": [ 1119 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1111 ],
            "I2": [ 1112 ],
            "I3": [ 1110 ],
            "O": [ 1120 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1112 ],
            "I2": [ 1111 ],
            "I3": [ 1110 ],
            "O": [ 1121 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1116 ],
            "I2": [ 1115 ],
            "I3": [ 1114 ],
            "O": [ 1122 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1115 ],
            "I2": [ 1116 ],
            "I3": [ 1114 ],
            "O": [ 1123 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1124 ],
            "I1": [ 1125 ],
            "I2": [ 1126 ],
            "I3": [ 1127 ],
            "O": [ 1114 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1128 ],
            "I1": [ 1129 ],
            "I2": [ 1130 ],
            "I3": [ 1127 ],
            "O": [ 1110 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 416 ],
            "I1": [ 415 ],
            "I2": [ 411 ],
            "I3": [ 406 ],
            "O": [ 1102 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 703 ],
            "E": [ 1131 ],
            "Q": [ 1132 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 487 ],
            "E": [ 1131 ],
            "Q": [ 1133 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 811 ],
            "E": [ 1131 ],
            "Q": [ 1134 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 514 ],
            "E": [ 1131 ],
            "Q": [ 1135 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 568 ],
            "E": [ 1131 ],
            "Q": [ 1136 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 454 ],
            "E": [ 1131 ],
            "Q": [ 1137 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 457 ],
            "E": [ 1131 ],
            "Q": [ 1138 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 754 ],
            "E": [ 1131 ],
            "Q": [ 1139 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 862 ],
            "E": [ 1131 ],
            "Q": [ 1140 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 889 ],
            "E": [ 1131 ],
            "Q": [ 1141 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 916 ],
            "E": [ 1131 ],
            "Q": [ 1142 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 943 ],
            "E": [ 1131 ],
            "Q": [ 1143 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 676 ],
            "E": [ 1131 ],
            "Q": [ 1144 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 970 ],
            "E": [ 1131 ],
            "Q": [ 1145 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 997 ],
            "E": [ 1131 ],
            "Q": [ 1146 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1024 ],
            "E": [ 1131 ],
            "Q": [ 1147 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 784 ],
            "E": [ 1131 ],
            "Q": [ 1148 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 757 ],
            "E": [ 1131 ],
            "Q": [ 1149 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 622 ],
            "E": [ 1131 ],
            "Q": [ 1150 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 595 ],
            "E": [ 1131 ],
            "Q": [ 1151 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 649 ],
            "E": [ 1131 ],
            "Q": [ 1152 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 541 ],
            "E": [ 1131 ],
            "Q": [ 1153 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 460 ],
            "E": [ 1131 ],
            "Q": [ 1154 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 377 ],
            "E": [ 1131 ],
            "Q": [ 1155 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111110100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1156 ],
            "I1": [ 1155 ],
            "I2": [ 1157 ],
            "I3": [ 233 ],
            "O": [ 1158 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 1159 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1160 ],
            "I1": [ 1161 ],
            "I2": [ 1162 ],
            "I3": [ 270 ],
            "O": [ 1163 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1156 ],
            "I3": [ 270 ],
            "O": [ 1164 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1155 ],
            "I3": [ 1156 ],
            "O": [ 1165 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1156 ],
            "I3": [ 1155 ],
            "O": [ 1166 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 1166 ],
            "I2": [ 1168 ],
            "I3": [ 268 ],
            "O": [ 1169 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1170 ],
            "I2": [ 1157 ],
            "I3": [ 233 ],
            "O": [ 1171 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1170 ],
            "I3": [ 1157 ],
            "O": [ 1172 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1165 ],
            "I2": [ 1174 ],
            "I3": [ 1175 ],
            "O": [ 1176 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1177 ],
            "I1": [ 1167 ],
            "I2": [ 1166 ],
            "I3": [ 262 ],
            "O": [ 264 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 1166 ],
            "I3": [ 1159 ],
            "O": [ 1178 ]
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_valid_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1073 ],
            "E": [ 1131 ],
            "Q": [ 1074 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1179 ],
            "I1": [ 1180 ],
            "I2": [ 280 ],
            "I3": [ 1181 ],
            "O": [ 1182 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "I2": [ 1185 ],
            "I3": [ 1186 ],
            "O": [ 1187 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1188 ],
            "I2": [ 1185 ],
            "I3": [ 1186 ],
            "O": [ 1189 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1188 ],
            "I2": [ 1185 ],
            "I3": [ 1074 ],
            "O": [ 1190 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1190 ],
            "I1": [ 1159 ],
            "I2": [ 1191 ],
            "I3": [ 257 ],
            "O": [ 243 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1192 ],
            "I1": [ 1193 ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 1191 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1183 ],
            "I3": [ 1184 ],
            "O": [ 1188 ]
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1181 ],
            "I2": [ 1179 ],
            "I3": [ 1180 ],
            "O": [ 1186 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1132 ],
            "E": [ 1194 ],
            "Q": [ 1195 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1133 ],
            "E": [ 1194 ],
            "Q": [ 1196 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1134 ],
            "E": [ 1194 ],
            "Q": [ 1197 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1135 ],
            "E": [ 1194 ],
            "Q": [ 1198 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1136 ],
            "E": [ 1194 ],
            "Q": [ 1199 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1144 ],
            "E": [ 1194 ],
            "Q": [ 1200 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1148 ],
            "E": [ 1194 ],
            "Q": [ 1201 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1149 ],
            "E": [ 1194 ],
            "Q": [ 1202 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1150 ],
            "E": [ 1194 ],
            "Q": [ 1203 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1151 ],
            "E": [ 1194 ],
            "Q": [ 1204 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1152 ],
            "E": [ 1194 ],
            "Q": [ 1205 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1153 ],
            "E": [ 1194 ],
            "Q": [ 1206 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1154 ],
            "E": [ 1194 ],
            "Q": [ 1207 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1161 ],
            "I3": [ 118 ],
            "O": [ 1194 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "1" ],
            "E": [ 1208 ],
            "Q": [ 1184 ],
            "R": [ 1209 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1194 ],
            "I3": [ 1210 ],
            "O": [ 1208 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 1210 ],
            "O": [ 1209 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1210 ],
            "I2": [ 1073 ],
            "I3": [ 1074 ],
            "O": [ 1211 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1212 ],
            "I1": [ 1213 ],
            "I2": [ 1214 ],
            "I3": [ 1211 ],
            "O": [ 1215 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1216 ],
            "I1": [ 1217 ],
            "I2": [ 1218 ],
            "I3": [ 1219 ],
            "O": [ 1214 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1150 ],
            "I1": [ 622 ],
            "I2": [ 1220 ],
            "I3": [ 1221 ],
            "O": [ 1213 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1222 ],
            "I1": [ 1223 ],
            "I2": [ 1224 ],
            "I3": [ 1225 ],
            "O": [ 1221 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1226 ],
            "I1": [ 1227 ],
            "I2": [ 514 ],
            "I3": [ 1135 ],
            "O": [ 1220 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1152 ],
            "I3": [ 649 ],
            "O": [ 1227 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1148 ],
            "I3": [ 784 ],
            "O": [ 1226 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1151 ],
            "I3": [ 595 ],
            "O": [ 1225 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 460 ],
            "I3": [ 1154 ],
            "O": [ 1224 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 487 ],
            "I3": [ 1133 ],
            "O": [ 1223 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1144 ],
            "I3": [ 676 ],
            "O": [ 1222 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 1153 ],
            "I2": [ 1228 ],
            "I3": [ 1229 ],
            "O": [ 1212 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 568 ],
            "I3": [ 1136 ],
            "O": [ 1229 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1151 ],
            "I1": [ 595 ],
            "I2": [ 1230 ],
            "I3": [ 1231 ],
            "O": [ 1228 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 703 ],
            "I1": [ 1132 ],
            "I2": [ 622 ],
            "I3": [ 1150 ],
            "O": [ 1231 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 649 ],
            "I3": [ 1152 ],
            "O": [ 1230 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1134 ],
            "I1": [ 811 ],
            "I2": [ 1149 ],
            "I3": [ 757 ],
            "O": [ 1219 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 1144 ],
            "O": [ 1218 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1132 ],
            "I3": [ 703 ],
            "O": [ 1217 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 784 ],
            "I3": [ 1148 ],
            "O": [ 1216 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1162 ],
            "I3": [ 1186 ],
            "O": [ 1210 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1179 ],
            "I2": [ 1180 ],
            "I3": [ 1181 ],
            "O": [ 1162 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 1185 ],
            "I2": [ 1184 ],
            "I3": [ 1074 ],
            "O": [ 1156 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1232 ],
            "I1": [ 1233 ],
            "I2": [ 1234 ],
            "I3": [ 1235 ],
            "O": [ 1183 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1179 ],
            "I1": [ 1180 ],
            "I2": [ 1181 ],
            "I3": [ 280 ],
            "O": [ 1185 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1236 ],
            "I1": [ 1237 ],
            "I2": [ 1238 ],
            "I3": [ 1239 ],
            "O": [ 1235 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1150 ],
            "I1": [ 1203 ],
            "I2": [ 1149 ],
            "I3": [ 1202 ],
            "O": [ 1233 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1136 ],
            "I1": [ 1199 ],
            "I2": [ 1153 ],
            "I3": [ 1206 ],
            "O": [ 1232 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1134 ],
            "I1": [ 1197 ],
            "I2": [ 1151 ],
            "I3": [ 1204 ],
            "O": [ 1234 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1148 ],
            "I1": [ 1201 ],
            "I2": [ 1144 ],
            "I3": [ 1200 ],
            "O": [ 1239 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 1196 ],
            "I2": [ 1132 ],
            "I3": [ 1195 ],
            "O": [ 1238 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1135 ],
            "I1": [ 1198 ],
            "I2": [ 1154 ],
            "I3": [ 1207 ],
            "O": [ 1237 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1152 ],
            "I3": [ 1205 ],
            "O": [ 1236 ]
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1240 ],
            "I2": [ 1241 ],
            "I3": [ 1161 ],
            "O": [ 270 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1182 ],
            "E": [ 1242 ],
            "Q": [ 1181 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1187 ],
            "E": [ 1242 ],
            "Q": [ 1179 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1189 ],
            "E": [ 1242 ],
            "Q": [ 1180 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1243 ],
            "I2": [ 1244 ],
            "I3": [ 118 ],
            "O": [ 1242 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 270 ],
            "I2": [ 1156 ],
            "I3": [ 1245 ],
            "O": [ 1243 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1074 ],
            "I2": [ 1185 ],
            "I3": [ 1246 ],
            "O": [ 1244 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1162 ],
            "I2": [ 280 ],
            "I3": [ 1247 ],
            "O": [ 1246 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1186 ],
            "I2": [ 1240 ],
            "I3": [ 1248 ],
            "O": [ 1247 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1249 ],
            "I2": [ 1180 ],
            "I3": [ 1179 ],
            "O": [ 1248 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1190 ],
            "I2": [ 1245 ],
            "I3": [ 1074 ],
            "O": [ 1250 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1250 ],
            "I1": [ 1073 ],
            "I2": [ 118 ],
            "I3": [ 407 ],
            "O": [ 403 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1250 ],
            "I2": [ 1073 ],
            "I3": [ 118 ],
            "O": [ 364 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 1250 ],
            "O": [ 1131 ]
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 1159 ],
            "O": [ 1245 ]
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1251 ],
            "E": [ 1252 ],
            "Q": [ 1253 ],
            "R": [ 1254 ]
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1255 ],
            "E": [ 1252 ],
            "Q": [ 1256 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 1257 ],
            "I2": [ 1253 ],
            "I3": [ 1256 ],
            "O": [ 1255 ]
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1253 ],
            "O": [ 1251 ]
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1254 ],
            "I3": [ 1258 ],
            "O": [ 1252 ]
          }
        },
        "litedramcore_bankmachine0_trascon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1259 ],
            "Q": [ 1258 ],
            "R": [ 1254 ]
          }
        },
        "litedramcore_bankmachine0_trascon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1253 ],
            "I3": [ 1258 ],
            "O": [ 1259 ]
          }
        },
        "litedramcore_bankmachine0_trascon_ready_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1258 ],
            "I3": [ 1260 ],
            "O": [ 1240 ]
          }
        },
        "litedramcore_bankmachine0_trascon_ready_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1181 ],
            "I2": [ 1179 ],
            "I3": [ 1180 ],
            "O": [ 1241 ]
          }
        },
        "litedramcore_bankmachine0_trascon_ready_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1179 ],
            "I2": [ 1180 ],
            "I3": [ 1249 ],
            "O": [ 1161 ]
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1261 ],
            "E": [ 1262 ],
            "Q": [ 1263 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1264 ],
            "E": [ 1262 ],
            "Q": [ 1265 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1257 ],
            "I2": [ 257 ],
            "I3": [ 1265 ],
            "O": [ 1264 ]
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 1257 ],
            "I2": [ 1263 ],
            "I3": [ 1265 ],
            "O": [ 1261 ]
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1254 ],
            "I3": [ 1249 ],
            "O": [ 1262 ]
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1266 ],
            "Q": [ 1249 ],
            "R": [ 1254 ]
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1263 ],
            "I2": [ 1265 ],
            "I3": [ 1249 ],
            "O": [ 1266 ]
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1257 ],
            "I2": [ 257 ],
            "I3": [ 118 ],
            "O": [ 1254 ]
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1267 ],
            "I3": [ 1268 ],
            "O": [ 1269 ]
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 1257 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1270 ],
            "E": [ 1271 ],
            "Q": [ 1272 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1273 ],
            "E": [ 1271 ],
            "Q": [ 1274 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1178 ],
            "I3": [ 1274 ],
            "O": [ 1273 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1178 ],
            "I2": [ 1274 ],
            "I3": [ 1272 ],
            "O": [ 1270 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1275 ],
            "I3": [ 1260 ],
            "O": [ 1271 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1276 ],
            "Q": [ 1260 ],
            "R": [ 1275 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1272 ],
            "I2": [ 1274 ],
            "I3": [ 1260 ],
            "O": [ 1276 ]
          }
        },
        "litedramcore_bankmachine0_twtpcon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1178 ],
            "I3": [ 118 ],
            "O": [ 1275 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1277 ],
            "E": [ 1278 ],
            "Q": [ 1279 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1280 ],
            "E": [ 1278 ],
            "Q": [ 1281 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1282 ],
            "E": [ 1278 ],
            "Q": [ 1283 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1284 ],
            "E": [ 1278 ],
            "Q": [ 1285 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6056.62-6056.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1279 ],
            "I3": [ 1286 ],
            "O": [ 1277 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6056.62-6056.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1281 ],
            "I3": [ 1287 ],
            "O": [ 1280 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6056.62-6056.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1283 ],
            "I3": [ 1285 ],
            "O": [ 1282 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1285 ],
            "O": [ 1284 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6056.62-6056.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1287 ],
            "CO": [ 1286 ],
            "I0": [ "0" ],
            "I1": [ 1281 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6056.62-6056.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1285 ],
            "CO": [ 1287 ],
            "I0": [ "0" ],
            "I1": [ 1283 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1288 ],
            "I3": [ 118 ],
            "O": [ 1278 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1289 ],
            "I2": [ 1290 ],
            "I3": [ 1283 ],
            "O": [ 1291 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1292 ],
            "I1": [ 1293 ],
            "I2": [ 1294 ],
            "I3": [ 1279 ],
            "O": [ 1289 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1295 ],
            "I1": [ 1296 ],
            "I2": [ 1297 ],
            "I3": [ 1279 ],
            "O": [ 1290 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1298 ],
            "I1": [ 1299 ],
            "I2": [ 1281 ],
            "I3": [ 1300 ],
            "O": [ 1297 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1301 ],
            "I1": [ 1302 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1296 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1303 ],
            "I1": [ 1304 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1295 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1305 ],
            "I1": [ 1306 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1300 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1307 ],
            "I1": [ 1308 ],
            "I2": [ 1281 ],
            "I3": [ 1309 ],
            "O": [ 1294 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1311 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1293 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1312 ],
            "I1": [ 1313 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1292 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1314 ],
            "I1": [ 1315 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1309 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1316 ],
            "E": [ 1317 ],
            "Q": [ 1104 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1318 ],
            "E": [ 1317 ],
            "Q": [ 1319 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1320 ],
            "I2": [ 1319 ],
            "I3": [ 1321 ],
            "O": [ 1318 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1322 ],
            "E": [ 1317 ],
            "Q": [ 1323 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1324 ],
            "I2": [ 1323 ],
            "I3": [ 1325 ],
            "O": [ 1322 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1326 ],
            "E": [ 1317 ],
            "Q": [ 1327 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ "0" ],
            "I2": [ 1327 ],
            "I3": [ 1328 ],
            "O": [ 1326 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1329 ],
            "E": [ 1317 ],
            "Q": [ 1328 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1328 ],
            "O": [ 1329 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 1330 ],
            "I2": [ 1104 ],
            "I3": [ 1331 ],
            "O": [ 1316 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6064.61-6064.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1320 ],
            "CO": [ 1330 ],
            "I0": [ 1319 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6064.61-6064.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1324 ],
            "CO": [ 1320 ],
            "I0": [ 1323 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6064.61-6064.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1328 ],
            "CO": [ 1324 ],
            "I0": [ 1327 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1321 ],
            "CO": [ 1331 ],
            "I0": [ "0" ],
            "I1": [ 1319 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1325 ],
            "CO": [ 1321 ],
            "I0": [ "0" ],
            "I1": [ 1323 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1328 ],
            "CO": [ 1325 ],
            "I0": [ "0" ],
            "I1": [ 1327 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 1077 ],
            "I3": [ 1288 ],
            "O": [ 1317 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1332 ],
            "E": [ 1333 ],
            "Q": [ 1079 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1334 ],
            "E": [ 1333 ],
            "Q": [ 1078 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1335 ],
            "E": [ 1333 ],
            "Q": [ 1082 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1336 ],
            "E": [ 1333 ],
            "Q": [ 1081 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1081 ],
            "O": [ 1336 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1079 ],
            "I3": [ 1337 ],
            "O": [ 1332 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1078 ],
            "I3": [ 1338 ],
            "O": [ 1334 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1082 ],
            "I3": [ 1081 ],
            "O": [ 1335 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1338 ],
            "CO": [ 1337 ],
            "I0": [ "0" ],
            "I1": [ 1078 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1081 ],
            "CO": [ 1338 ],
            "I0": [ "0" ],
            "I1": [ 1082 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1077 ],
            "I3": [ 118 ],
            "O": [ 1333 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1339 ],
            "I2": [ 1340 ],
            "I3": [ 1283 ],
            "O": [ 1341 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1342 ],
            "I2": [ 1343 ],
            "I3": [ 1283 ],
            "O": [ 1344 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1345 ],
            "I2": [ 1346 ],
            "I3": [ 1283 ],
            "O": [ 1347 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1348 ],
            "I1": [ 1349 ],
            "I2": [ 1350 ],
            "I3": [ 1279 ],
            "O": [ 1345 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1351 ],
            "I1": [ 1352 ],
            "I2": [ 1353 ],
            "I3": [ 1279 ],
            "O": [ 1346 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1354 ],
            "I1": [ 1355 ],
            "I2": [ 1281 ],
            "I3": [ 1356 ],
            "O": [ 1353 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1357 ],
            "I1": [ 1358 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1352 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1359 ],
            "I1": [ 1360 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1351 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1361 ],
            "I1": [ 1362 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1356 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1363 ],
            "I1": [ 1364 ],
            "I2": [ 1281 ],
            "I3": [ 1365 ],
            "O": [ 1350 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1366 ],
            "I1": [ 1367 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1349 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1368 ],
            "I1": [ 1369 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1348 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1370 ],
            "I1": [ 1371 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1365 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1372 ],
            "I2": [ 1373 ],
            "I3": [ 1279 ],
            "O": [ 1374 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1375 ],
            "I1": [ 1376 ],
            "I2": [ 1377 ],
            "I3": [ 1283 ],
            "O": [ 1372 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1378 ],
            "I1": [ 1379 ],
            "I2": [ 1380 ],
            "I3": [ 1283 ],
            "O": [ 1373 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1381 ],
            "I1": [ 1382 ],
            "I2": [ 1281 ],
            "I3": [ 1383 ],
            "O": [ 1380 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1384 ],
            "I1": [ 1385 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1379 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1386 ],
            "I1": [ 1387 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1378 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1388 ],
            "I1": [ 1389 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1383 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1390 ],
            "I1": [ 1391 ],
            "I2": [ 1281 ],
            "I3": [ 1392 ],
            "O": [ 1377 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1393 ],
            "I1": [ 1394 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1376 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1395 ],
            "I1": [ 1396 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1375 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1397 ],
            "I1": [ 1398 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1392 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1399 ],
            "I2": [ 1400 ],
            "I3": [ 1283 ],
            "O": [ 1401 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1402 ],
            "I1": [ 1403 ],
            "I2": [ 1404 ],
            "I3": [ 1279 ],
            "O": [ 1399 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1405 ],
            "I1": [ 1406 ],
            "I2": [ 1407 ],
            "I3": [ 1279 ],
            "O": [ 1400 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1408 ],
            "I1": [ 1409 ],
            "I2": [ 1281 ],
            "I3": [ 1410 ],
            "O": [ 1407 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1412 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1406 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 1414 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1405 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1410 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1417 ],
            "I1": [ 1418 ],
            "I2": [ 1281 ],
            "I3": [ 1419 ],
            "O": [ 1404 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1420 ],
            "I1": [ 1421 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1403 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1423 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1402 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1424 ],
            "I1": [ 1425 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1419 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1426 ],
            "I2": [ 1427 ],
            "I3": [ 1283 ],
            "O": [ 1428 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1430 ],
            "I2": [ 1431 ],
            "I3": [ 1279 ],
            "O": [ 1426 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1432 ],
            "I1": [ 1433 ],
            "I2": [ 1434 ],
            "I3": [ 1279 ],
            "O": [ 1427 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1435 ],
            "I1": [ 1436 ],
            "I2": [ 1281 ],
            "I3": [ 1437 ],
            "O": [ 1434 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1438 ],
            "I1": [ 1439 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1433 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1440 ],
            "I1": [ 1441 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1432 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1442 ],
            "I1": [ 1443 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1437 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1444 ],
            "I1": [ 1445 ],
            "I2": [ 1281 ],
            "I3": [ 1446 ],
            "O": [ 1431 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1447 ],
            "I1": [ 1448 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1430 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1449 ],
            "I1": [ 1450 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1429 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1451 ],
            "I1": [ 1452 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1446 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1453 ],
            "I2": [ 1454 ],
            "I3": [ 1283 ],
            "O": [ 1455 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1456 ],
            "I1": [ 1457 ],
            "I2": [ 1458 ],
            "I3": [ 1279 ],
            "O": [ 1453 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1459 ],
            "I1": [ 1460 ],
            "I2": [ 1461 ],
            "I3": [ 1279 ],
            "O": [ 1454 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1462 ],
            "I1": [ 1463 ],
            "I2": [ 1281 ],
            "I3": [ 1464 ],
            "O": [ 1461 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1465 ],
            "I1": [ 1466 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1460 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1467 ],
            "I1": [ 1468 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1459 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1469 ],
            "I1": [ 1470 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1464 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1471 ],
            "I1": [ 1472 ],
            "I2": [ 1281 ],
            "I3": [ 1473 ],
            "O": [ 1458 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1474 ],
            "I1": [ 1475 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1457 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1476 ],
            "I1": [ 1477 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1456 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1478 ],
            "I1": [ 1479 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1473 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1480 ],
            "I2": [ 1481 ],
            "I3": [ 1283 ],
            "O": [ 1482 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1483 ],
            "I1": [ 1484 ],
            "I2": [ 1485 ],
            "I3": [ 1279 ],
            "O": [ 1480 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1486 ],
            "I1": [ 1487 ],
            "I2": [ 1488 ],
            "I3": [ 1279 ],
            "O": [ 1481 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1489 ],
            "I1": [ 1490 ],
            "I2": [ 1281 ],
            "I3": [ 1491 ],
            "O": [ 1488 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1492 ],
            "I1": [ 1493 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1487 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1494 ],
            "I1": [ 1495 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1486 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1496 ],
            "I1": [ 1497 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1491 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1498 ],
            "I1": [ 1499 ],
            "I2": [ 1281 ],
            "I3": [ 1500 ],
            "O": [ 1485 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1501 ],
            "I1": [ 1502 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1484 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1503 ],
            "I1": [ 1504 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1483 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1505 ],
            "I1": [ 1506 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1500 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1507 ],
            "I2": [ 1508 ],
            "I3": [ 1283 ],
            "O": [ 1509 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1510 ],
            "I1": [ 1511 ],
            "I2": [ 1512 ],
            "I3": [ 1279 ],
            "O": [ 1507 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1513 ],
            "I1": [ 1514 ],
            "I2": [ 1515 ],
            "I3": [ 1279 ],
            "O": [ 1508 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1516 ],
            "I1": [ 1517 ],
            "I2": [ 1281 ],
            "I3": [ 1518 ],
            "O": [ 1515 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1519 ],
            "I1": [ 1520 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1514 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1521 ],
            "I1": [ 1522 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1513 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1523 ],
            "I1": [ 1524 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1518 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1525 ],
            "I1": [ 1526 ],
            "I2": [ 1281 ],
            "I3": [ 1527 ],
            "O": [ 1512 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1528 ],
            "I1": [ 1529 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1511 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1530 ],
            "I1": [ 1531 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1510 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1532 ],
            "I1": [ 1533 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1527 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1534 ],
            "I2": [ 1535 ],
            "I3": [ 1279 ],
            "O": [ 1536 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1537 ],
            "I1": [ 1538 ],
            "I2": [ 1539 ],
            "I3": [ 1283 ],
            "O": [ 1534 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1540 ],
            "I1": [ 1541 ],
            "I2": [ 1542 ],
            "I3": [ 1283 ],
            "O": [ 1535 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1543 ],
            "I1": [ 1544 ],
            "I2": [ 1281 ],
            "I3": [ 1545 ],
            "O": [ 1542 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1547 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1541 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1548 ],
            "I1": [ 1549 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1540 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1550 ],
            "I1": [ 1551 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1545 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1552 ],
            "I1": [ 1553 ],
            "I2": [ 1281 ],
            "I3": [ 1554 ],
            "O": [ 1539 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1555 ],
            "I1": [ 1556 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1538 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1557 ],
            "I1": [ 1558 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1537 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1559 ],
            "I1": [ 1560 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1554 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1561 ],
            "I2": [ 1562 ],
            "I3": [ 1279 ],
            "O": [ 1563 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1564 ],
            "I1": [ 1565 ],
            "I2": [ 1566 ],
            "I3": [ 1283 ],
            "O": [ 1561 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1567 ],
            "I1": [ 1568 ],
            "I2": [ 1569 ],
            "I3": [ 1283 ],
            "O": [ 1562 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1570 ],
            "I1": [ 1571 ],
            "I2": [ 1281 ],
            "I3": [ 1572 ],
            "O": [ 1569 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1573 ],
            "I1": [ 1574 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1568 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1575 ],
            "I1": [ 1576 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1567 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1577 ],
            "I1": [ 1578 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1572 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1579 ],
            "I1": [ 1580 ],
            "I2": [ 1281 ],
            "I3": [ 1581 ],
            "O": [ 1566 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1582 ],
            "I1": [ 1583 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1565 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1584 ],
            "I1": [ 1585 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1564 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1586 ],
            "I1": [ 1587 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1581 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1588 ],
            "I2": [ 1589 ],
            "I3": [ 1283 ],
            "O": [ 1590 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1591 ],
            "I1": [ 1592 ],
            "I2": [ 1593 ],
            "I3": [ 1279 ],
            "O": [ 1588 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1594 ],
            "I1": [ 1595 ],
            "I2": [ 1596 ],
            "I3": [ 1279 ],
            "O": [ 1589 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1598 ],
            "I2": [ 1281 ],
            "I3": [ 1599 ],
            "O": [ 1596 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1600 ],
            "I1": [ 1601 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1595 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1602 ],
            "I1": [ 1603 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1594 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1604 ],
            "I1": [ 1605 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1599 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1606 ],
            "I1": [ 1607 ],
            "I2": [ 1281 ],
            "I3": [ 1608 ],
            "O": [ 1593 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1609 ],
            "I1": [ 1610 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1592 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1611 ],
            "I1": [ 1612 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1591 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1613 ],
            "I1": [ 1614 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1608 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1615 ],
            "I1": [ 1616 ],
            "I2": [ 1617 ],
            "I3": [ 1279 ],
            "O": [ 1342 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1618 ],
            "I1": [ 1619 ],
            "I2": [ 1620 ],
            "I3": [ 1279 ],
            "O": [ 1343 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1621 ],
            "I1": [ 1622 ],
            "I2": [ 1281 ],
            "I3": [ 1623 ],
            "O": [ 1620 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1624 ],
            "I1": [ 1625 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1619 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1626 ],
            "I1": [ 1627 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1618 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1628 ],
            "I1": [ 1629 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1623 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1630 ],
            "I1": [ 1631 ],
            "I2": [ 1281 ],
            "I3": [ 1632 ],
            "O": [ 1617 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1633 ],
            "I1": [ 1634 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1616 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1635 ],
            "I1": [ 1636 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1615 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1637 ],
            "I1": [ 1638 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1632 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1639 ],
            "I2": [ 1640 ],
            "I3": [ 1283 ],
            "O": [ 1641 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1642 ],
            "I2": [ 1643 ],
            "I3": [ 1279 ],
            "O": [ 1644 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1645 ],
            "I1": [ 1646 ],
            "I2": [ 1647 ],
            "I3": [ 1283 ],
            "O": [ 1642 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 1649 ],
            "I2": [ 1650 ],
            "I3": [ 1283 ],
            "O": [ 1643 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1651 ],
            "I1": [ 1652 ],
            "I2": [ 1281 ],
            "I3": [ 1653 ],
            "O": [ 1650 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1654 ],
            "I1": [ 1655 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1649 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1656 ],
            "I1": [ 1657 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1648 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1658 ],
            "I1": [ 1659 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1653 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1660 ],
            "I1": [ 1661 ],
            "I2": [ 1281 ],
            "I3": [ 1662 ],
            "O": [ 1647 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1663 ],
            "I1": [ 1664 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1646 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1665 ],
            "I1": [ 1666 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1645 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1667 ],
            "I1": [ 1668 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1662 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1669 ],
            "I2": [ 1670 ],
            "I3": [ 1283 ],
            "O": [ 1671 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1672 ],
            "I1": [ 1673 ],
            "I2": [ 1674 ],
            "I3": [ 1279 ],
            "O": [ 1669 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ 1676 ],
            "I2": [ 1677 ],
            "I3": [ 1279 ],
            "O": [ 1670 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ 1679 ],
            "I2": [ 1281 ],
            "I3": [ 1680 ],
            "O": [ 1677 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1681 ],
            "I1": [ 1682 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1676 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1683 ],
            "I1": [ 1684 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1675 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1685 ],
            "I1": [ 1686 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1680 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1687 ],
            "I1": [ 1688 ],
            "I2": [ 1281 ],
            "I3": [ 1689 ],
            "O": [ 1674 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1690 ],
            "I1": [ 1691 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1673 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1692 ],
            "I1": [ 1693 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1672 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1694 ],
            "I1": [ 1695 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1689 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1696 ],
            "I2": [ 1697 ],
            "I3": [ 1283 ],
            "O": [ 1698 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1699 ],
            "I1": [ 1700 ],
            "I2": [ 1701 ],
            "I3": [ 1279 ],
            "O": [ 1696 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1702 ],
            "I1": [ 1703 ],
            "I2": [ 1704 ],
            "I3": [ 1279 ],
            "O": [ 1697 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1705 ],
            "I1": [ 1706 ],
            "I2": [ 1281 ],
            "I3": [ 1707 ],
            "O": [ 1704 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1708 ],
            "I1": [ 1709 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1703 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1710 ],
            "I1": [ 1711 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1702 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1712 ],
            "I1": [ 1713 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1707 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1714 ],
            "I1": [ 1715 ],
            "I2": [ 1281 ],
            "I3": [ 1716 ],
            "O": [ 1701 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1717 ],
            "I1": [ 1718 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1700 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1719 ],
            "I1": [ 1720 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1699 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1721 ],
            "I1": [ 1722 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1716 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1723 ],
            "I1": [ 1724 ],
            "I2": [ 1725 ],
            "I3": [ 1279 ],
            "O": [ 1639 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1726 ],
            "I1": [ 1727 ],
            "I2": [ 1728 ],
            "I3": [ 1279 ],
            "O": [ 1640 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1729 ],
            "I1": [ 1730 ],
            "I2": [ 1281 ],
            "I3": [ 1731 ],
            "O": [ 1728 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1732 ],
            "I1": [ 1733 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1727 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1734 ],
            "I1": [ 1735 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1726 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1736 ],
            "I1": [ 1737 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1731 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1738 ],
            "I1": [ 1739 ],
            "I2": [ 1281 ],
            "I3": [ 1740 ],
            "O": [ 1725 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1741 ],
            "I1": [ 1742 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1724 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1743 ],
            "I1": [ 1744 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1723 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1745 ],
            "I1": [ 1746 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1740 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1747 ],
            "I2": [ 1748 ],
            "I3": [ 1283 ],
            "O": [ 1749 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1750 ],
            "I1": [ 1751 ],
            "I2": [ 1752 ],
            "I3": [ 1279 ],
            "O": [ 1747 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1753 ],
            "I1": [ 1754 ],
            "I2": [ 1755 ],
            "I3": [ 1279 ],
            "O": [ 1748 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1756 ],
            "I1": [ 1757 ],
            "I2": [ 1281 ],
            "I3": [ 1758 ],
            "O": [ 1755 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1759 ],
            "I1": [ 1760 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1754 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1761 ],
            "I1": [ 1762 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1753 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1763 ],
            "I1": [ 1764 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1758 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1765 ],
            "I1": [ 1766 ],
            "I2": [ 1281 ],
            "I3": [ 1767 ],
            "O": [ 1752 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1768 ],
            "I1": [ 1769 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1751 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1770 ],
            "I1": [ 1771 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1750 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1772 ],
            "I1": [ 1773 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1767 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1774 ],
            "I2": [ 1775 ],
            "I3": [ 1283 ],
            "O": [ 1776 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1777 ],
            "I1": [ 1778 ],
            "I2": [ 1779 ],
            "I3": [ 1279 ],
            "O": [ 1774 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1780 ],
            "I1": [ 1781 ],
            "I2": [ 1782 ],
            "I3": [ 1279 ],
            "O": [ 1775 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1783 ],
            "I1": [ 1784 ],
            "I2": [ 1281 ],
            "I3": [ 1785 ],
            "O": [ 1782 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1786 ],
            "I1": [ 1787 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1781 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1788 ],
            "I1": [ 1789 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1780 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 1791 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1785 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1792 ],
            "I1": [ 1793 ],
            "I2": [ 1281 ],
            "I3": [ 1794 ],
            "O": [ 1779 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1795 ],
            "I1": [ 1796 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1778 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1797 ],
            "I1": [ 1798 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1777 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1799 ],
            "I1": [ 1800 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1794 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1801 ],
            "I2": [ 1802 ],
            "I3": [ 1279 ],
            "O": [ 1803 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1804 ],
            "I1": [ 1805 ],
            "I2": [ 1806 ],
            "I3": [ 1283 ],
            "O": [ 1801 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1807 ],
            "I1": [ 1808 ],
            "I2": [ 1809 ],
            "I3": [ 1283 ],
            "O": [ 1802 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1810 ],
            "I1": [ 1811 ],
            "I2": [ 1281 ],
            "I3": [ 1812 ],
            "O": [ 1809 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1813 ],
            "I1": [ 1814 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1808 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1815 ],
            "I1": [ 1816 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1807 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1817 ],
            "I1": [ 1818 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1812 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1819 ],
            "I1": [ 1820 ],
            "I2": [ 1281 ],
            "I3": [ 1821 ],
            "O": [ 1806 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1822 ],
            "I1": [ 1823 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1805 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1824 ],
            "I1": [ 1825 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1804 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1826 ],
            "I1": [ 1827 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1821 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1828 ],
            "I2": [ 1829 ],
            "I3": [ 1279 ],
            "O": [ 1830 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1831 ],
            "I1": [ 1832 ],
            "I2": [ 1833 ],
            "I3": [ 1283 ],
            "O": [ 1828 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1834 ],
            "I1": [ 1835 ],
            "I2": [ 1836 ],
            "I3": [ 1283 ],
            "O": [ 1829 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1838 ],
            "I2": [ 1281 ],
            "I3": [ 1839 ],
            "O": [ 1836 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1840 ],
            "I1": [ 1841 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1835 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1842 ],
            "I1": [ 1843 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1834 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1844 ],
            "I1": [ 1845 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1839 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1846 ],
            "I1": [ 1847 ],
            "I2": [ 1281 ],
            "I3": [ 1848 ],
            "O": [ 1833 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1849 ],
            "I1": [ 1850 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1832 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1851 ],
            "I1": [ 1852 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1831 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1853 ],
            "I1": [ 1854 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1848 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1855 ],
            "I2": [ 1856 ],
            "I3": [ 1283 ],
            "O": [ 1857 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1858 ],
            "I1": [ 1859 ],
            "I2": [ 1860 ],
            "I3": [ 1279 ],
            "O": [ 1855 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "I2": [ 1863 ],
            "I3": [ 1279 ],
            "O": [ 1856 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1864 ],
            "I1": [ 1865 ],
            "I2": [ 1281 ],
            "I3": [ 1866 ],
            "O": [ 1863 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1867 ],
            "I1": [ 1868 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1862 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1869 ],
            "I1": [ 1870 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1861 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1871 ],
            "I1": [ 1872 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1866 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1873 ],
            "I1": [ 1874 ],
            "I2": [ 1281 ],
            "I3": [ 1875 ],
            "O": [ 1860 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1876 ],
            "I1": [ 1877 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1859 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1878 ],
            "I1": [ 1879 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1858 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1880 ],
            "I1": [ 1881 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1875 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1882 ],
            "I2": [ 1883 ],
            "I3": [ 1283 ],
            "O": [ 1884 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1885 ],
            "I1": [ 1886 ],
            "I2": [ 1887 ],
            "I3": [ 1279 ],
            "O": [ 1882 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1888 ],
            "I1": [ 1889 ],
            "I2": [ 1890 ],
            "I3": [ 1279 ],
            "O": [ 1883 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1891 ],
            "I1": [ 1892 ],
            "I2": [ 1281 ],
            "I3": [ 1893 ],
            "O": [ 1890 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1894 ],
            "I1": [ 1895 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1889 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1896 ],
            "I1": [ 1897 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1888 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1898 ],
            "I1": [ 1899 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1893 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1900 ],
            "I1": [ 1901 ],
            "I2": [ 1281 ],
            "I3": [ 1902 ],
            "O": [ 1887 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1903 ],
            "I1": [ 1904 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1886 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1905 ],
            "I1": [ 1906 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1885 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1907 ],
            "I1": [ 1908 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1902 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1909 ],
            "I2": [ 1910 ],
            "I3": [ 1283 ],
            "O": [ 1911 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1279 ],
            "O": [ 1909 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1915 ],
            "I1": [ 1916 ],
            "I2": [ 1917 ],
            "I3": [ 1279 ],
            "O": [ 1910 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1918 ],
            "I1": [ 1919 ],
            "I2": [ 1281 ],
            "I3": [ 1920 ],
            "O": [ 1917 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1921 ],
            "I1": [ 1922 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1916 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1923 ],
            "I1": [ 1924 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1915 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1925 ],
            "I1": [ 1926 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1920 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1927 ],
            "I1": [ 1928 ],
            "I2": [ 1281 ],
            "I3": [ 1929 ],
            "O": [ 1914 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1930 ],
            "I1": [ 1931 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1913 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1932 ],
            "I1": [ 1933 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1912 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1934 ],
            "I1": [ 1935 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1929 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1936 ],
            "I1": [ 1937 ],
            "I2": [ 1938 ],
            "I3": [ 1279 ],
            "O": [ 1339 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1939 ],
            "I1": [ 1940 ],
            "I2": [ 1941 ],
            "I3": [ 1279 ],
            "O": [ 1340 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1942 ],
            "I1": [ 1943 ],
            "I2": [ 1281 ],
            "I3": [ 1944 ],
            "O": [ 1941 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1945 ],
            "I1": [ 1946 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1940 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1947 ],
            "I1": [ 1948 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1939 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1949 ],
            "I1": [ 1950 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1944 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1951 ],
            "I1": [ 1952 ],
            "I2": [ 1281 ],
            "I3": [ 1953 ],
            "O": [ 1938 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1954 ],
            "I1": [ 1955 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1937 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1956 ],
            "I1": [ 1957 ],
            "I2": [ 1285 ],
            "I3": [ 1281 ],
            "O": [ 1936 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1958 ],
            "I1": [ 1959 ],
            "I2": [ 1281 ],
            "I3": [ 1285 ],
            "O": [ 1953 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1960 ],
            "I2": [ 1107 ],
            "I3": [ 1108 ],
            "O": [ 1961 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1962 ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 1963 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1964 ],
            "I3": [ 1965 ],
            "O": [ 1966 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1347 ],
            "I1": [ 1967 ],
            "I2": [ 1968 ],
            "I3": [ 1969 ],
            "O": [ 1965 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1970 ],
            "I1": [ 1971 ],
            "I2": [ 1428 ],
            "I3": [ 1972 ],
            "O": [ 1964 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1698 ],
            "I3": [ 1973 ],
            "O": [ 1971 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1974 ],
            "I3": [ 1671 ],
            "O": [ 1970 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1374 ],
            "I3": [ 1975 ],
            "O": [ 1969 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1401 ],
            "I3": [ 1976 ],
            "O": [ 1968 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1977 ],
            "I3": [ 1978 ],
            "O": [ 1979 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1980 ],
            "I1": [ 1981 ],
            "I2": [ 1982 ],
            "I3": [ 1983 ],
            "O": [ 1978 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1563 ],
            "I1": [ 1984 ],
            "I2": [ 1985 ],
            "I3": [ 1986 ],
            "O": [ 1977 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1644 ],
            "I1": [ 1987 ],
            "I2": [ 1590 ],
            "I3": [ 1988 ],
            "O": [ 1986 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1671 ],
            "I1": [ 1974 ],
            "I2": [ 1973 ],
            "I3": [ 1698 ],
            "O": [ 1985 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1455 ],
            "I3": [ 1989 ],
            "O": [ 1981 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1482 ],
            "I3": [ 1990 ],
            "O": [ 1982 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1509 ],
            "I3": [ 1991 ],
            "O": [ 1983 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1536 ],
            "I3": [ 1992 ],
            "O": [ 1980 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1192 ],
            "I1": [ 1993 ],
            "I2": [ 1108 ],
            "I3": [ 1107 ],
            "O": [ 1288 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1104 ],
            "I3": [ 1105 ],
            "O": [ 1107 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 129 ],
            "I2": [ 128 ],
            "I3": [ 286 ],
            "O": [ 1106 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1327 ],
            "I2": [ 1323 ],
            "I3": [ 1319 ],
            "O": [ 1105 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1671 ],
            "E": [ 1994 ],
            "Q": [ 1974 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1428 ],
            "E": [ 1994 ],
            "Q": [ 1972 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1563 ],
            "E": [ 1994 ],
            "Q": [ 1984 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1509 ],
            "E": [ 1994 ],
            "Q": [ 1991 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1536 ],
            "E": [ 1994 ],
            "Q": [ 1992 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1341 ],
            "E": [ 1994 ],
            "Q": [ 1995 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1344 ],
            "E": [ 1994 ],
            "Q": [ 1996 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1641 ],
            "E": [ 1994 ],
            "Q": [ 1997 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1749 ],
            "E": [ 1994 ],
            "Q": [ 1998 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1776 ],
            "E": [ 1994 ],
            "Q": [ 1999 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1803 ],
            "E": [ 1994 ],
            "Q": [ 2000 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1830 ],
            "E": [ 1994 ],
            "Q": [ 2001 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1482 ],
            "E": [ 1994 ],
            "Q": [ 1990 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1857 ],
            "E": [ 1994 ],
            "Q": [ 2002 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1884 ],
            "E": [ 1994 ],
            "Q": [ 2003 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1911 ],
            "E": [ 1994 ],
            "Q": [ 2004 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1698 ],
            "E": [ 1994 ],
            "Q": [ 1973 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1455 ],
            "E": [ 1994 ],
            "Q": [ 1989 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1401 ],
            "E": [ 1994 ],
            "Q": [ 1976 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1590 ],
            "E": [ 1994 ],
            "Q": [ 1988 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1374 ],
            "E": [ 1994 ],
            "Q": [ 1975 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1644 ],
            "E": [ 1994 ],
            "Q": [ 1987 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1347 ],
            "E": [ 1994 ],
            "Q": [ 1967 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1291 ],
            "E": [ 1994 ],
            "Q": [ 2005 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2005 ],
            "I1": [ 233 ],
            "I2": [ 1157 ],
            "I3": [ 2006 ],
            "O": [ 2007 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2008 ],
            "I2": [ 2007 ],
            "I3": [ 2009 ],
            "O": [ 2010 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1993 ],
            "I3": [ 2009 ],
            "O": [ 2011 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1962 ],
            "I2": [ 1160 ],
            "I3": [ 2012 ],
            "O": [ 2008 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 2013 ],
            "I3": [ 271 ],
            "O": [ 2009 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2005 ],
            "I3": [ 1192 ],
            "O": [ 1174 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1192 ],
            "I3": [ 2005 ],
            "O": [ 1168 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 1168 ],
            "I2": [ 257 ],
            "I3": [ 263 ],
            "O": [ 2014 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1107 ],
            "E": [ 1994 ],
            "Q": [ 1108 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1108 ],
            "I2": [ 2015 ],
            "I3": [ 2016 ],
            "O": [ 2017 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1192 ],
            "I1": [ 1993 ],
            "I2": [ 118 ],
            "I3": [ 1108 ],
            "O": [ 1994 ]
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 262 ],
            "I2": [ 257 ],
            "I3": [ 263 ],
            "O": [ 1993 ]
          }
        },
        "litedramcore_bankmachine1_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2018 ],
            "I1": [ 2019 ],
            "I2": [ 280 ],
            "I3": [ 2020 ],
            "O": [ 2021 ]
          }
        },
        "litedramcore_bankmachine1_next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2013 ],
            "I1": [ 2022 ],
            "I2": [ 2015 ],
            "I3": [ 2023 ],
            "O": [ 2024 ]
          }
        },
        "litedramcore_bankmachine1_next_state_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2013 ],
            "I2": [ 2015 ],
            "I3": [ 2023 ],
            "O": [ 2025 ]
          }
        },
        "litedramcore_bankmachine1_next_state_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2018 ],
            "I1": [ 2019 ],
            "I2": [ 2020 ],
            "I3": [ 280 ],
            "O": [ 2015 ]
          }
        },
        "litedramcore_bankmachine1_next_state_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2020 ],
            "I2": [ 2018 ],
            "I3": [ 2019 ],
            "O": [ 2023 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1974 ],
            "E": [ 2026 ],
            "Q": [ 2027 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1972 ],
            "E": [ 2026 ],
            "Q": [ 2028 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1984 ],
            "E": [ 2026 ],
            "Q": [ 2029 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1991 ],
            "E": [ 2026 ],
            "Q": [ 2030 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1992 ],
            "E": [ 2026 ],
            "Q": [ 2031 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1990 ],
            "E": [ 2026 ],
            "Q": [ 2032 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1973 ],
            "E": [ 2026 ],
            "Q": [ 2033 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1989 ],
            "E": [ 2026 ],
            "Q": [ 2034 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1976 ],
            "E": [ 2026 ],
            "Q": [ 2035 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1988 ],
            "E": [ 2026 ],
            "Q": [ 2036 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1975 ],
            "E": [ 2026 ],
            "Q": [ 2037 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1987 ],
            "E": [ 2026 ],
            "Q": [ 2038 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1967 ],
            "E": [ 2026 ],
            "Q": [ 2039 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "1" ],
            "E": [ 2040 ],
            "Q": [ 2022 ],
            "R": [ 2041 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2026 ],
            "I3": [ 1960 ],
            "O": [ 2040 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 1960 ],
            "O": [ 2041 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2022 ],
            "I1": [ 2042 ],
            "I2": [ 2043 ],
            "I3": [ 2044 ],
            "O": [ 2013 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 2046 ],
            "I2": [ 2047 ],
            "I3": [ 2048 ],
            "O": [ 2043 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1976 ],
            "I1": [ 2035 ],
            "I2": [ 1989 ],
            "I3": [ 2034 ],
            "O": [ 2042 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1990 ],
            "I2": [ 2032 ],
            "I3": [ 2049 ],
            "O": [ 2044 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1991 ],
            "I1": [ 2030 ],
            "I2": [ 1984 ],
            "I3": [ 2029 ],
            "O": [ 2049 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1987 ],
            "I1": [ 2038 ],
            "I2": [ 1988 ],
            "I3": [ 2036 ],
            "O": [ 2048 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1992 ],
            "I1": [ 2031 ],
            "I2": [ 1973 ],
            "I3": [ 2033 ],
            "O": [ 2047 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1967 ],
            "I1": [ 2039 ],
            "I2": [ 1975 ],
            "I3": [ 2037 ],
            "O": [ 2046 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1972 ],
            "I1": [ 2028 ],
            "I2": [ 1974 ],
            "I3": [ 2027 ],
            "O": [ 2045 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2013 ],
            "I3": [ 2006 ],
            "O": [ 1192 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2012 ],
            "I3": [ 1962 ],
            "O": [ 271 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2015 ],
            "I3": [ 1108 ],
            "O": [ 2006 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2050 ],
            "I2": [ 2051 ],
            "I3": [ 2052 ],
            "O": [ 2012 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2019 ],
            "I2": [ 2020 ],
            "I3": [ 2018 ],
            "O": [ 2050 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 262 ],
            "I2": [ 1962 ],
            "I3": [ 263 ],
            "O": [ 2053 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1962 ],
            "I3": [ 118 ],
            "O": [ 2026 ]
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 258 ],
            "I1": [ 259 ],
            "I2": [ 260 ],
            "I3": [ 2054 ],
            "O": [ 257 ]
          }
        },
        "litedramcore_bankmachine1_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2021 ],
            "E": [ 2055 ],
            "Q": [ 2020 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2024 ],
            "E": [ 2055 ],
            "Q": [ 2019 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_state_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2025 ],
            "E": [ 2055 ],
            "Q": [ 2018 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2056 ],
            "I1": [ 2011 ],
            "I2": [ 2017 ],
            "I3": [ 118 ],
            "O": [ 2055 ]
          }
        },
        "litedramcore_bankmachine1_state_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1966 ],
            "I1": [ 1979 ],
            "I2": [ 1961 ],
            "I3": [ 1192 ],
            "O": [ 2056 ]
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2057 ],
            "E": [ 2058 ],
            "Q": [ 2059 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2060 ],
            "E": [ 2061 ],
            "Q": [ 2062 ],
            "R": [ 2063 ]
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2062 ],
            "O": [ 2060 ]
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2063 ],
            "I3": [ 2051 ],
            "O": [ 2061 ]
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2064 ],
            "I2": [ 2059 ],
            "I3": [ 2062 ],
            "O": [ 2057 ]
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2063 ],
            "I3": [ 2051 ],
            "O": [ 2058 ]
          }
        },
        "litedramcore_bankmachine1_trascon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2065 ],
            "Q": [ 2051 ],
            "R": [ 2063 ]
          }
        },
        "litedramcore_bankmachine1_trascon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2059 ],
            "I2": [ 2062 ],
            "I3": [ 2051 ],
            "O": [ 2065 ]
          }
        },
        "litedramcore_bankmachine1_trascon_ready_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2051 ],
            "I1": [ 2052 ],
            "I2": [ 2023 ],
            "I3": [ 2066 ],
            "O": [ 2067 ]
          }
        },
        "litedramcore_bankmachine1_trascon_ready_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2068 ],
            "I2": [ 280 ],
            "I3": [ 2067 ],
            "O": [ 2016 ]
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2069 ],
            "E": [ 2070 ],
            "Q": [ 2071 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2072 ],
            "E": [ 2070 ],
            "Q": [ 2073 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2064 ],
            "I3": [ 2073 ],
            "O": [ 2072 ]
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2064 ],
            "I2": [ 2073 ],
            "I3": [ 2071 ],
            "O": [ 2069 ]
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 2053 ],
            "O": [ 2064 ]
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2063 ],
            "I3": [ 2074 ],
            "O": [ 2070 ]
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2075 ],
            "Q": [ 2074 ],
            "R": [ 2063 ]
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2071 ],
            "I2": [ 2073 ],
            "I3": [ 2074 ],
            "O": [ 2075 ]
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2064 ],
            "I3": [ 118 ],
            "O": [ 2063 ]
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2020 ],
            "I1": [ 2074 ],
            "I2": [ 2018 ],
            "I3": [ 2019 ],
            "O": [ 2066 ]
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2020 ],
            "I1": [ 2019 ],
            "I2": [ 2018 ],
            "I3": [ 2074 ],
            "O": [ 1962 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2076 ],
            "E": [ 2077 ],
            "Q": [ 2078 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2079 ],
            "E": [ 2077 ],
            "Q": [ 2080 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2014 ],
            "I3": [ 2080 ],
            "O": [ 2079 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2014 ],
            "I2": [ 2080 ],
            "I3": [ 2078 ],
            "O": [ 2076 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2081 ],
            "I3": [ 2052 ],
            "O": [ 2077 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2082 ],
            "Q": [ 2052 ],
            "R": [ 2081 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2078 ],
            "I2": [ 2080 ],
            "I3": [ 2052 ],
            "O": [ 2082 ]
          }
        },
        "litedramcore_bankmachine1_twtpcon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2014 ],
            "I3": [ 118 ],
            "O": [ 2081 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2083 ],
            "E": [ 2084 ],
            "Q": [ 2085 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2086 ],
            "E": [ 2084 ],
            "Q": [ 2087 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2088 ],
            "E": [ 2084 ],
            "Q": [ 2089 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2090 ],
            "E": [ 2084 ],
            "Q": [ 2091 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6132.62-6132.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2085 ],
            "I3": [ 2092 ],
            "O": [ 2083 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6132.62-6132.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2087 ],
            "I3": [ 2093 ],
            "O": [ 2086 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6132.62-6132.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2089 ],
            "I3": [ 2091 ],
            "O": [ 2088 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2091 ],
            "O": [ 2090 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6132.62-6132.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2093 ],
            "CO": [ 2092 ],
            "I0": [ "0" ],
            "I1": [ 2087 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6132.62-6132.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2091 ],
            "CO": [ 2093 ],
            "I0": [ "0" ],
            "I1": [ 2089 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2094 ],
            "I2": [ 2095 ],
            "I3": [ 2085 ],
            "O": [ 2096 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2097 ],
            "I1": [ 2098 ],
            "I2": [ 2099 ],
            "I3": [ 2089 ],
            "O": [ 2094 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2100 ],
            "I1": [ 2101 ],
            "I2": [ 2102 ],
            "I3": [ 2089 ],
            "O": [ 2095 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2103 ],
            "I1": [ 2104 ],
            "I2": [ 2091 ],
            "I3": [ 2105 ],
            "O": [ 2102 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2106 ],
            "I1": [ 2107 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2101 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2108 ],
            "I1": [ 2109 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2100 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2110 ],
            "I1": [ 2111 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2105 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2112 ],
            "I1": [ 2113 ],
            "I2": [ 2091 ],
            "I3": [ 2114 ],
            "O": [ 2099 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2115 ],
            "I1": [ 2116 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2098 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2117 ],
            "I1": [ 2118 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2097 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2119 ],
            "I1": [ 2120 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2114 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2121 ],
            "E": [ 2122 ],
            "Q": [ 2123 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2124 ],
            "E": [ 2122 ],
            "Q": [ 2125 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1110 ],
            "I1": [ 2126 ],
            "I2": [ 2125 ],
            "I3": [ 2127 ],
            "O": [ 2124 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2128 ],
            "E": [ 2122 ],
            "Q": [ 2129 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1110 ],
            "I1": [ 2130 ],
            "I2": [ 2129 ],
            "I3": [ 2131 ],
            "O": [ 2128 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2132 ],
            "E": [ 2122 ],
            "Q": [ 2133 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1110 ],
            "I1": [ "0" ],
            "I2": [ 2133 ],
            "I3": [ 2134 ],
            "O": [ 2132 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2135 ],
            "E": [ 2122 ],
            "Q": [ 2134 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2134 ],
            "O": [ 2135 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1110 ],
            "I1": [ 2136 ],
            "I2": [ 2123 ],
            "I3": [ 2137 ],
            "O": [ 2121 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6140.61-6140.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2126 ],
            "CO": [ 2136 ],
            "I0": [ 2125 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6140.61-6140.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2130 ],
            "CO": [ 2126 ],
            "I0": [ 2129 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6140.61-6140.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2134 ],
            "CO": [ 2130 ],
            "I0": [ 2133 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2127 ],
            "CO": [ 2137 ],
            "I0": [ "0" ],
            "I1": [ 2125 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2131 ],
            "CO": [ 2127 ],
            "I0": [ "0" ],
            "I1": [ 2129 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2134 ],
            "CO": [ 2131 ],
            "I0": [ "0" ],
            "I1": [ 2133 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2138 ],
            "E": [ 2139 ],
            "Q": [ 1112 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2140 ],
            "E": [ 2139 ],
            "Q": [ 1111 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2141 ],
            "E": [ 2139 ],
            "Q": [ 2142 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2143 ],
            "E": [ 2139 ],
            "Q": [ 2144 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2144 ],
            "O": [ 2143 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1112 ],
            "I3": [ 2145 ],
            "O": [ 2138 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1111 ],
            "I3": [ 2146 ],
            "O": [ 2140 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2142 ],
            "I3": [ 2144 ],
            "O": [ 2141 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2146 ],
            "CO": [ 2145 ],
            "I0": [ "0" ],
            "I1": [ 1111 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2144 ],
            "CO": [ 2146 ],
            "I0": [ "0" ],
            "I1": [ 2142 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1110 ],
            "I3": [ 118 ],
            "O": [ 2139 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 2148 ],
            "I3": [ 2085 ],
            "O": [ 2149 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2150 ],
            "I2": [ 2151 ],
            "I3": [ 2085 ],
            "O": [ 2152 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2153 ],
            "I2": [ 2154 ],
            "I3": [ 2085 ],
            "O": [ 2155 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2156 ],
            "I1": [ 2157 ],
            "I2": [ 2158 ],
            "I3": [ 2089 ],
            "O": [ 2153 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2159 ],
            "I1": [ 2160 ],
            "I2": [ 2161 ],
            "I3": [ 2089 ],
            "O": [ 2154 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2162 ],
            "I1": [ 2163 ],
            "I2": [ 2091 ],
            "I3": [ 2164 ],
            "O": [ 2161 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2165 ],
            "I1": [ 2166 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2160 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2167 ],
            "I1": [ 2168 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2159 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2169 ],
            "I1": [ 2170 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2164 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2171 ],
            "I1": [ 2172 ],
            "I2": [ 2091 ],
            "I3": [ 2173 ],
            "O": [ 2158 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2174 ],
            "I1": [ 2175 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2157 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2176 ],
            "I1": [ 2177 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2156 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2178 ],
            "I1": [ 2179 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2173 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2180 ],
            "I2": [ 2181 ],
            "I3": [ 2085 ],
            "O": [ 2182 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2183 ],
            "I1": [ 2184 ],
            "I2": [ 2185 ],
            "I3": [ 2089 ],
            "O": [ 2180 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2186 ],
            "I1": [ 2187 ],
            "I2": [ 2188 ],
            "I3": [ 2089 ],
            "O": [ 2181 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2189 ],
            "I1": [ 2190 ],
            "I2": [ 2091 ],
            "I3": [ 2191 ],
            "O": [ 2188 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2192 ],
            "I1": [ 2193 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2187 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2194 ],
            "I1": [ 2195 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2186 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2196 ],
            "I1": [ 2197 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2191 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2198 ],
            "I1": [ 2199 ],
            "I2": [ 2091 ],
            "I3": [ 2200 ],
            "O": [ 2185 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2201 ],
            "I1": [ 2202 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2184 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2203 ],
            "I1": [ 2204 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2183 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2205 ],
            "I1": [ 2206 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2200 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2207 ],
            "I1": [ 2208 ],
            "I2": [ 2209 ],
            "I3": [ 2085 ],
            "O": [ 2210 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2211 ],
            "I1": [ 2212 ],
            "I2": [ 2089 ],
            "I3": [ 2091 ],
            "O": [ 2208 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2213 ],
            "I1": [ 2214 ],
            "I2": [ 2091 ],
            "I3": [ 2089 ],
            "O": [ 2207 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2215 ],
            "I2": [ 2216 ],
            "I3": [ 2087 ],
            "O": [ 2213 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2217 ],
            "I2": [ 2218 ],
            "I3": [ 2087 ],
            "O": [ 2214 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2089 ],
            "I1": [ 2219 ],
            "I2": [ 2220 ],
            "I3": [ 2221 ],
            "O": [ 2209 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2222 ],
            "I1": [ 2223 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2220 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2224 ],
            "I1": [ 2225 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2219 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2226 ],
            "I1": [ 2227 ],
            "I2": [ 2087 ],
            "I3": [ 2089 ],
            "O": [ 2221 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2228 ],
            "I2": [ 2229 ],
            "I3": [ 2091 ],
            "O": [ 2226 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2230 ],
            "I2": [ 2231 ],
            "I3": [ 2091 ],
            "O": [ 2227 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2232 ],
            "I2": [ 2233 ],
            "I3": [ 2087 ],
            "O": [ 2211 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2234 ],
            "I2": [ 2235 ],
            "I3": [ 2087 ],
            "O": [ 2212 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2236 ],
            "I2": [ 2237 ],
            "I3": [ 2089 ],
            "O": [ 2238 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2239 ],
            "I1": [ 2240 ],
            "I2": [ 2241 ],
            "I3": [ 2085 ],
            "O": [ 2236 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2242 ],
            "I1": [ 2243 ],
            "I2": [ 2244 ],
            "I3": [ 2085 ],
            "O": [ 2237 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2245 ],
            "I1": [ 2246 ],
            "I2": [ 2091 ],
            "I3": [ 2247 ],
            "O": [ 2244 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2248 ],
            "I1": [ 2249 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2243 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2250 ],
            "I1": [ 2251 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2242 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2252 ],
            "I1": [ 2253 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2247 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2254 ],
            "I1": [ 2255 ],
            "I2": [ 2091 ],
            "I3": [ 2256 ],
            "O": [ 2241 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2257 ],
            "I1": [ 2258 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2240 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2259 ],
            "I1": [ 2260 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2239 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2261 ],
            "I1": [ 2262 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2256 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2263 ],
            "I1": [ 2264 ],
            "I2": [ 2265 ],
            "I3": [ 2085 ],
            "O": [ 2266 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2267 ],
            "I1": [ 2268 ],
            "I2": [ 2089 ],
            "I3": [ 2091 ],
            "O": [ 2264 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2269 ],
            "I1": [ 2270 ],
            "I2": [ 2091 ],
            "I3": [ 2089 ],
            "O": [ 2263 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2271 ],
            "I2": [ 2272 ],
            "I3": [ 2087 ],
            "O": [ 2269 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 2274 ],
            "I3": [ 2087 ],
            "O": [ 2270 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2275 ],
            "I1": [ 2276 ],
            "I2": [ 2089 ],
            "I3": [ 2277 ],
            "O": [ 2265 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2278 ],
            "I1": [ 2279 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2276 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2280 ],
            "I1": [ 2281 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2275 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2282 ],
            "I1": [ 2283 ],
            "I2": [ 2087 ],
            "I3": [ 2089 ],
            "O": [ 2277 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2284 ],
            "I2": [ 2285 ],
            "I3": [ 2091 ],
            "O": [ 2282 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2286 ],
            "I2": [ 2287 ],
            "I3": [ 2091 ],
            "O": [ 2283 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2288 ],
            "I2": [ 2289 ],
            "I3": [ 2087 ],
            "O": [ 2267 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2290 ],
            "I2": [ 2291 ],
            "I3": [ 2087 ],
            "O": [ 2268 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2292 ],
            "I2": [ 2293 ],
            "I3": [ 2085 ],
            "O": [ 2294 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2295 ],
            "I1": [ 2296 ],
            "I2": [ 2297 ],
            "I3": [ 2089 ],
            "O": [ 2292 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2298 ],
            "I1": [ 2299 ],
            "I2": [ 2300 ],
            "I3": [ 2089 ],
            "O": [ 2293 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2301 ],
            "I1": [ 2302 ],
            "I2": [ 2091 ],
            "I3": [ 2303 ],
            "O": [ 2300 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2304 ],
            "I1": [ 2305 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2299 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2306 ],
            "I1": [ 2307 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2298 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2308 ],
            "I1": [ 2309 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2303 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2310 ],
            "I1": [ 2311 ],
            "I2": [ 2091 ],
            "I3": [ 2312 ],
            "O": [ 2297 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2313 ],
            "I1": [ 2314 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2296 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2315 ],
            "I1": [ 2316 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2295 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2317 ],
            "I1": [ 2318 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2312 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2319 ],
            "I2": [ 2320 ],
            "I3": [ 2085 ],
            "O": [ 2321 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2322 ],
            "I1": [ 2323 ],
            "I2": [ 2324 ],
            "I3": [ 2089 ],
            "O": [ 2319 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2325 ],
            "I1": [ 2326 ],
            "I2": [ 2327 ],
            "I3": [ 2089 ],
            "O": [ 2320 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2328 ],
            "I1": [ 2329 ],
            "I2": [ 2091 ],
            "I3": [ 2330 ],
            "O": [ 2327 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2331 ],
            "I1": [ 2332 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2326 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2333 ],
            "I1": [ 2334 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2325 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2335 ],
            "I1": [ 2336 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2330 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2337 ],
            "I1": [ 2338 ],
            "I2": [ 2091 ],
            "I3": [ 2339 ],
            "O": [ 2324 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2340 ],
            "I1": [ 2341 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2323 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2342 ],
            "I1": [ 2343 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2322 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2344 ],
            "I1": [ 2345 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2339 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2346 ],
            "I2": [ 2347 ],
            "I3": [ 2085 ],
            "O": [ 2348 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2349 ],
            "I1": [ 2350 ],
            "I2": [ 2351 ],
            "I3": [ 2089 ],
            "O": [ 2346 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2352 ],
            "I1": [ 2353 ],
            "I2": [ 2354 ],
            "I3": [ 2089 ],
            "O": [ 2347 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2355 ],
            "I1": [ 2356 ],
            "I2": [ 2091 ],
            "I3": [ 2357 ],
            "O": [ 2354 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2358 ],
            "I1": [ 2359 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2353 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2360 ],
            "I1": [ 2361 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2352 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2362 ],
            "I1": [ 2363 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2357 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2364 ],
            "I1": [ 2365 ],
            "I2": [ 2091 ],
            "I3": [ 2366 ],
            "O": [ 2351 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2367 ],
            "I1": [ 2368 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2350 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2369 ],
            "I1": [ 2370 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2349 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2371 ],
            "I1": [ 2372 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2366 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2373 ],
            "I1": [ 2374 ],
            "I2": [ 2375 ],
            "I3": [ 2085 ],
            "O": [ 2376 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2377 ],
            "I1": [ 2378 ],
            "I2": [ 2089 ],
            "I3": [ 2091 ],
            "O": [ 2374 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2379 ],
            "I1": [ 2380 ],
            "I2": [ 2091 ],
            "I3": [ 2089 ],
            "O": [ 2373 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2381 ],
            "I2": [ 2382 ],
            "I3": [ 2087 ],
            "O": [ 2379 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2383 ],
            "I2": [ 2384 ],
            "I3": [ 2087 ],
            "O": [ 2380 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2089 ],
            "I1": [ 2385 ],
            "I2": [ 2386 ],
            "I3": [ 2387 ],
            "O": [ 2375 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2388 ],
            "I1": [ 2389 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2386 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2390 ],
            "I1": [ 2391 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2385 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2392 ],
            "I1": [ 2393 ],
            "I2": [ 2087 ],
            "I3": [ 2089 ],
            "O": [ 2387 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2394 ],
            "I2": [ 2395 ],
            "I3": [ 2091 ],
            "O": [ 2392 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2396 ],
            "I2": [ 2397 ],
            "I3": [ 2091 ],
            "O": [ 2393 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2398 ],
            "I2": [ 2399 ],
            "I3": [ 2087 ],
            "O": [ 2377 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2400 ],
            "I2": [ 2401 ],
            "I3": [ 2087 ],
            "O": [ 2378 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2402 ],
            "I2": [ 2403 ],
            "I3": [ 2089 ],
            "O": [ 2404 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2405 ],
            "I1": [ 2406 ],
            "I2": [ 2407 ],
            "I3": [ 2085 ],
            "O": [ 2402 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2408 ],
            "I1": [ 2409 ],
            "I2": [ 2410 ],
            "I3": [ 2085 ],
            "O": [ 2403 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2411 ],
            "I1": [ 2412 ],
            "I2": [ 2091 ],
            "I3": [ 2413 ],
            "O": [ 2410 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2414 ],
            "I1": [ 2415 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2409 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2416 ],
            "I1": [ 2417 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2408 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2418 ],
            "I1": [ 2419 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2413 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2420 ],
            "I1": [ 2421 ],
            "I2": [ 2091 ],
            "I3": [ 2422 ],
            "O": [ 2407 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2423 ],
            "I1": [ 2424 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2406 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2425 ],
            "I1": [ 2426 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2405 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2427 ],
            "I1": [ 2428 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2422 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2429 ],
            "I1": [ 2430 ],
            "I2": [ 2431 ],
            "I3": [ 2089 ],
            "O": [ 2150 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2432 ],
            "I1": [ 2433 ],
            "I2": [ 2434 ],
            "I3": [ 2089 ],
            "O": [ 2151 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2435 ],
            "I1": [ 2436 ],
            "I2": [ 2091 ],
            "I3": [ 2437 ],
            "O": [ 2434 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2438 ],
            "I1": [ 2439 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2433 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2440 ],
            "I1": [ 2441 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2432 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2442 ],
            "I1": [ 2443 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2437 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2444 ],
            "I1": [ 2445 ],
            "I2": [ 2091 ],
            "I3": [ 2446 ],
            "O": [ 2431 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2447 ],
            "I1": [ 2448 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2430 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2449 ],
            "I1": [ 2450 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2429 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2451 ],
            "I1": [ 2452 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2446 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2453 ],
            "I2": [ 2454 ],
            "I3": [ 2085 ],
            "O": [ 2455 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2456 ],
            "I1": [ 2457 ],
            "I2": [ 2458 ],
            "I3": [ 2085 ],
            "O": [ 2459 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2460 ],
            "I1": [ 2461 ],
            "I2": [ 2089 ],
            "I3": [ 2091 ],
            "O": [ 2457 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2462 ],
            "I1": [ 2463 ],
            "I2": [ 2091 ],
            "I3": [ 2089 ],
            "O": [ 2456 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2464 ],
            "I2": [ 2465 ],
            "I3": [ 2087 ],
            "O": [ 2462 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2466 ],
            "I2": [ 2467 ],
            "I3": [ 2087 ],
            "O": [ 2463 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2468 ],
            "I1": [ 2469 ],
            "I2": [ 2470 ],
            "I3": [ 2089 ],
            "O": [ 2458 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2471 ],
            "I1": [ 2472 ],
            "I2": [ 2091 ],
            "I3": [ 2473 ],
            "O": [ 2470 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2474 ],
            "I1": [ 2475 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2469 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2476 ],
            "I1": [ 2477 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2468 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2478 ],
            "I1": [ 2479 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2473 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2480 ],
            "I2": [ 2481 ],
            "I3": [ 2087 ],
            "O": [ 2460 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2482 ],
            "I2": [ 2483 ],
            "I3": [ 2087 ],
            "O": [ 2461 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2484 ],
            "I1": [ 2485 ],
            "I2": [ 2486 ],
            "I3": [ 2085 ],
            "O": [ 2487 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2488 ],
            "I1": [ 2489 ],
            "I2": [ 2089 ],
            "I3": [ 2091 ],
            "O": [ 2485 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2490 ],
            "I1": [ 2491 ],
            "I2": [ 2091 ],
            "I3": [ 2089 ],
            "O": [ 2484 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2492 ],
            "I2": [ 2493 ],
            "I3": [ 2087 ],
            "O": [ 2490 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2494 ],
            "I2": [ 2495 ],
            "I3": [ 2087 ],
            "O": [ 2491 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2496 ],
            "I1": [ 2497 ],
            "I2": [ 2089 ],
            "I3": [ 2498 ],
            "O": [ 2486 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2499 ],
            "I1": [ 2500 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2497 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2501 ],
            "I1": [ 2502 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2496 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2503 ],
            "I1": [ 2504 ],
            "I2": [ 2087 ],
            "I3": [ 2089 ],
            "O": [ 2498 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2505 ],
            "I2": [ 2506 ],
            "I3": [ 2091 ],
            "O": [ 2503 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 2508 ],
            "I3": [ 2091 ],
            "O": [ 2504 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2509 ],
            "I2": [ 2510 ],
            "I3": [ 2087 ],
            "O": [ 2488 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2511 ],
            "I2": [ 2512 ],
            "I3": [ 2087 ],
            "O": [ 2489 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2513 ],
            "I2": [ 2514 ],
            "I3": [ 2089 ],
            "O": [ 2515 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2516 ],
            "I1": [ 2517 ],
            "I2": [ 2518 ],
            "I3": [ 2085 ],
            "O": [ 2513 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2519 ],
            "I1": [ 2520 ],
            "I2": [ 2521 ],
            "I3": [ 2085 ],
            "O": [ 2514 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2522 ],
            "I1": [ 2523 ],
            "I2": [ 2091 ],
            "I3": [ 2524 ],
            "O": [ 2521 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2525 ],
            "I1": [ 2526 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2520 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2527 ],
            "I1": [ 2528 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2519 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2529 ],
            "I1": [ 2530 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2524 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2531 ],
            "I1": [ 2532 ],
            "I2": [ 2091 ],
            "I3": [ 2533 ],
            "O": [ 2518 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2534 ],
            "I1": [ 2535 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2517 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2536 ],
            "I1": [ 2537 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2516 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2538 ],
            "I1": [ 2539 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2533 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2540 ],
            "I1": [ 2541 ],
            "I2": [ 2542 ],
            "I3": [ 2089 ],
            "O": [ 2453 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2543 ],
            "I1": [ 2544 ],
            "I2": [ 2545 ],
            "I3": [ 2089 ],
            "O": [ 2454 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2546 ],
            "I1": [ 2547 ],
            "I2": [ 2091 ],
            "I3": [ 2548 ],
            "O": [ 2545 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2549 ],
            "I1": [ 2550 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2544 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2551 ],
            "I1": [ 2552 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2543 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2553 ],
            "I1": [ 2554 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2548 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2555 ],
            "I1": [ 2556 ],
            "I2": [ 2091 ],
            "I3": [ 2557 ],
            "O": [ 2542 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2558 ],
            "I1": [ 2559 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2541 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2560 ],
            "I1": [ 2561 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2540 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2562 ],
            "I1": [ 2563 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2557 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2564 ],
            "I2": [ 2565 ],
            "I3": [ 2085 ],
            "O": [ 2566 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2567 ],
            "I1": [ 2568 ],
            "I2": [ 2569 ],
            "I3": [ 2089 ],
            "O": [ 2564 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2570 ],
            "I1": [ 2571 ],
            "I2": [ 2572 ],
            "I3": [ 2089 ],
            "O": [ 2565 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2573 ],
            "I1": [ 2574 ],
            "I2": [ 2091 ],
            "I3": [ 2575 ],
            "O": [ 2572 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2576 ],
            "I1": [ 2577 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2571 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2578 ],
            "I1": [ 2579 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2570 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2580 ],
            "I1": [ 2581 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2575 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2582 ],
            "I1": [ 2583 ],
            "I2": [ 2091 ],
            "I3": [ 2584 ],
            "O": [ 2569 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2585 ],
            "I1": [ 2586 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2568 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2587 ],
            "I1": [ 2588 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2567 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2589 ],
            "I1": [ 2590 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2584 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2591 ],
            "I2": [ 2592 ],
            "I3": [ 2085 ],
            "O": [ 2593 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2594 ],
            "I1": [ 2595 ],
            "I2": [ 2596 ],
            "I3": [ 2089 ],
            "O": [ 2591 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2597 ],
            "I1": [ 2598 ],
            "I2": [ 2599 ],
            "I3": [ 2089 ],
            "O": [ 2592 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2600 ],
            "I1": [ 2601 ],
            "I2": [ 2091 ],
            "I3": [ 2602 ],
            "O": [ 2599 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2603 ],
            "I1": [ 2604 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2598 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2605 ],
            "I1": [ 2606 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2597 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2607 ],
            "I1": [ 2608 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2602 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2609 ],
            "I1": [ 2610 ],
            "I2": [ 2091 ],
            "I3": [ 2611 ],
            "O": [ 2596 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2612 ],
            "I1": [ 2613 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2595 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2614 ],
            "I1": [ 2615 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2594 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2616 ],
            "I1": [ 2617 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2611 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2618 ],
            "I2": [ 2619 ],
            "I3": [ 2089 ],
            "O": [ 2620 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2621 ],
            "I1": [ 2622 ],
            "I2": [ 2623 ],
            "I3": [ 2085 ],
            "O": [ 2618 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2624 ],
            "I1": [ 2625 ],
            "I2": [ 2626 ],
            "I3": [ 2085 ],
            "O": [ 2619 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2627 ],
            "I1": [ 2628 ],
            "I2": [ 2091 ],
            "I3": [ 2629 ],
            "O": [ 2626 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2630 ],
            "I1": [ 2631 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2625 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2632 ],
            "I1": [ 2633 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2624 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2634 ],
            "I1": [ 2635 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2629 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2636 ],
            "I1": [ 2637 ],
            "I2": [ 2091 ],
            "I3": [ 2638 ],
            "O": [ 2623 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2639 ],
            "I1": [ 2640 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2622 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2641 ],
            "I1": [ 2642 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2621 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2643 ],
            "I1": [ 2644 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2638 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2645 ],
            "I2": [ 2646 ],
            "I3": [ 2085 ],
            "O": [ 2647 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2648 ],
            "I1": [ 2649 ],
            "I2": [ 2650 ],
            "I3": [ 2089 ],
            "O": [ 2645 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2651 ],
            "I1": [ 2652 ],
            "I2": [ 2653 ],
            "I3": [ 2089 ],
            "O": [ 2646 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2654 ],
            "I1": [ 2655 ],
            "I2": [ 2091 ],
            "I3": [ 2656 ],
            "O": [ 2653 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2657 ],
            "I1": [ 2658 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2652 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2659 ],
            "I1": [ 2660 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2651 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2661 ],
            "I1": [ 2662 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2656 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2663 ],
            "I1": [ 2664 ],
            "I2": [ 2091 ],
            "I3": [ 2665 ],
            "O": [ 2650 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2666 ],
            "I1": [ 2667 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2649 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2668 ],
            "I1": [ 2669 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2648 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2670 ],
            "I1": [ 2671 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2665 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2672 ],
            "I2": [ 2673 ],
            "I3": [ 2089 ],
            "O": [ 2674 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2675 ],
            "I1": [ 2676 ],
            "I2": [ 2677 ],
            "I3": [ 2085 ],
            "O": [ 2672 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2678 ],
            "I1": [ 2679 ],
            "I2": [ 2680 ],
            "I3": [ 2085 ],
            "O": [ 2673 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2681 ],
            "I1": [ 2682 ],
            "I2": [ 2091 ],
            "I3": [ 2683 ],
            "O": [ 2680 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2684 ],
            "I1": [ 2685 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2679 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2686 ],
            "I1": [ 2687 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2678 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2688 ],
            "I1": [ 2689 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2683 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2091 ],
            "I3": [ 2692 ],
            "O": [ 2677 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2693 ],
            "I1": [ 2694 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2676 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2695 ],
            "I1": [ 2696 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2675 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2697 ],
            "I1": [ 2698 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2692 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2699 ],
            "I2": [ 2700 ],
            "I3": [ 2085 ],
            "O": [ 2701 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2702 ],
            "I1": [ 2703 ],
            "I2": [ 2704 ],
            "I3": [ 2089 ],
            "O": [ 2699 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2705 ],
            "I1": [ 2706 ],
            "I2": [ 2707 ],
            "I3": [ 2089 ],
            "O": [ 2700 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2708 ],
            "I1": [ 2709 ],
            "I2": [ 2091 ],
            "I3": [ 2710 ],
            "O": [ 2707 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2711 ],
            "I1": [ 2712 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2706 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2713 ],
            "I1": [ 2714 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2705 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2715 ],
            "I1": [ 2716 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2710 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2717 ],
            "I1": [ 2718 ],
            "I2": [ 2091 ],
            "I3": [ 2719 ],
            "O": [ 2704 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2720 ],
            "I1": [ 2721 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2703 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2722 ],
            "I1": [ 2723 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2702 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2724 ],
            "I1": [ 2725 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2719 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2726 ],
            "I2": [ 2727 ],
            "I3": [ 2085 ],
            "O": [ 2728 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2729 ],
            "I1": [ 2730 ],
            "I2": [ 2731 ],
            "I3": [ 2089 ],
            "O": [ 2726 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2732 ],
            "I1": [ 2733 ],
            "I2": [ 2734 ],
            "I3": [ 2089 ],
            "O": [ 2727 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2735 ],
            "I1": [ 2736 ],
            "I2": [ 2091 ],
            "I3": [ 2737 ],
            "O": [ 2734 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2738 ],
            "I1": [ 2739 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2733 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2740 ],
            "I1": [ 2741 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2732 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2742 ],
            "I1": [ 2743 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2737 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2744 ],
            "I1": [ 2745 ],
            "I2": [ 2091 ],
            "I3": [ 2746 ],
            "O": [ 2731 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2747 ],
            "I1": [ 2748 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2730 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2749 ],
            "I1": [ 2750 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2729 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2751 ],
            "I1": [ 2752 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2746 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2753 ],
            "I1": [ 2754 ],
            "I2": [ 2755 ],
            "I3": [ 2089 ],
            "O": [ 2147 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2756 ],
            "I1": [ 2757 ],
            "I2": [ 2758 ],
            "I3": [ 2089 ],
            "O": [ 2148 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2759 ],
            "I1": [ 2760 ],
            "I2": [ 2091 ],
            "I3": [ 2761 ],
            "O": [ 2758 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2762 ],
            "I1": [ 2763 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2757 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2764 ],
            "I1": [ 2765 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2756 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2766 ],
            "I1": [ 2767 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2761 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2768 ],
            "I1": [ 2769 ],
            "I2": [ 2091 ],
            "I3": [ 2770 ],
            "O": [ 2755 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2771 ],
            "I1": [ 2772 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2754 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2773 ],
            "I1": [ 2774 ],
            "I2": [ 2087 ],
            "I3": [ 2091 ],
            "O": [ 2753 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2775 ],
            "I1": [ 2776 ],
            "I2": [ 2091 ],
            "I3": [ 2087 ],
            "O": [ 2770 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2777 ],
            "I1": [ 1124 ],
            "I2": [ 118 ],
            "I3": [ 1110 ],
            "O": [ 2122 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2777 ],
            "I2": [ 1124 ],
            "I3": [ 118 ],
            "O": [ 2084 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2123 ],
            "I3": [ 2778 ],
            "O": [ 1124 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2123 ],
            "I2": [ 2778 ],
            "I3": [ 2779 ],
            "O": [ 1130 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 128 ],
            "I2": [ 286 ],
            "I3": [ 129 ],
            "O": [ 2779 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1107 ],
            "I1": [ 1073 ],
            "I2": [ 1074 ],
            "I3": [ 1108 ],
            "O": [ 1127 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2134 ],
            "I1": [ 2133 ],
            "I2": [ 2129 ],
            "I3": [ 2125 ],
            "O": [ 2778 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2515 ],
            "E": [ 2780 ],
            "Q": [ 2781 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2294 ],
            "E": [ 2780 ],
            "Q": [ 2782 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2266 ],
            "E": [ 2780 ],
            "Q": [ 2783 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2459 ],
            "E": [ 2780 ],
            "Q": [ 2784 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2210 ],
            "E": [ 2780 ],
            "Q": [ 2785 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2149 ],
            "E": [ 2780 ],
            "Q": [ 2786 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2152 ],
            "E": [ 2780 ],
            "Q": [ 2787 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2455 ],
            "E": [ 2780 ],
            "Q": [ 2788 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2566 ],
            "E": [ 2780 ],
            "Q": [ 2789 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2593 ],
            "E": [ 2780 ],
            "Q": [ 2790 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2620 ],
            "E": [ 2780 ],
            "Q": [ 2791 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2647 ],
            "E": [ 2780 ],
            "Q": [ 2792 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2182 ],
            "E": [ 2780 ],
            "Q": [ 2793 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2674 ],
            "E": [ 2780 ],
            "Q": [ 2794 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2701 ],
            "E": [ 2780 ],
            "Q": [ 2795 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2728 ],
            "E": [ 2780 ],
            "Q": [ 2796 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2487 ],
            "E": [ 2780 ],
            "Q": [ 2797 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2155 ],
            "E": [ 2780 ],
            "Q": [ 2798 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2376 ],
            "E": [ 2780 ],
            "Q": [ 2799 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2348 ],
            "E": [ 2780 ],
            "Q": [ 2800 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2321 ],
            "E": [ 2780 ],
            "Q": [ 2801 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2404 ],
            "E": [ 2780 ],
            "Q": [ 2802 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2238 ],
            "E": [ 2780 ],
            "Q": [ 2803 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2096 ],
            "E": [ 2780 ],
            "Q": [ 2804 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2804 ],
            "I1": [ 233 ],
            "I2": [ 1157 ],
            "I3": [ 2805 ],
            "O": [ 2806 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2807 ],
            "I2": [ 2806 ],
            "I3": [ 2808 ],
            "O": [ 2809 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2010 ],
            "I2": [ 263 ],
            "I3": [ 262 ],
            "O": [ 2810 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1159 ],
            "I2": [ 2010 ],
            "I3": [ 2811 ],
            "O": [ 2812 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 2813 ],
            "I2": [ 262 ],
            "I3": [ 2809 ],
            "O": [ 2811 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2814 ],
            "I3": [ 2808 ],
            "O": [ 2815 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1268 ],
            "I2": [ 1160 ],
            "I3": [ 1177 ],
            "O": [ 2807 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2805 ],
            "I2": [ 2816 ],
            "I3": [ 273 ],
            "O": [ 2808 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2804 ],
            "I3": [ 1193 ],
            "O": [ 1173 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1193 ],
            "I3": [ 2804 ],
            "O": [ 1167 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 262 ],
            "O": [ 1267 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1124 ],
            "E": [ 2780 ],
            "Q": [ 1125 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1125 ],
            "I1": [ 2817 ],
            "I2": [ 2818 ],
            "I3": [ 2819 ],
            "O": [ 2820 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2821 ],
            "I2": [ 1124 ],
            "I3": [ 1125 ],
            "O": [ 2822 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1193 ],
            "I2": [ 2814 ],
            "I3": [ 1125 ],
            "O": [ 2777 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 1267 ],
            "O": [ 2814 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 2777 ],
            "O": [ 2780 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1124 ],
            "I1": [ 1128 ],
            "I2": [ 1129 ],
            "I3": [ 1125 ],
            "O": [ 1076 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2817 ],
            "I3": [ 1125 ],
            "O": [ 2805 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2823 ],
            "I2": [ 2824 ],
            "I3": [ 2825 ],
            "O": [ 1157 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2826 ],
            "I2": [ 2827 ],
            "I3": [ 2828 ],
            "O": [ 2829 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2830 ],
            "I1": [ 2831 ],
            "I2": [ 2832 ],
            "I3": [ 2833 ],
            "O": [ 2834 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2155 ],
            "I3": [ 2798 ],
            "O": [ 2831 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2348 ],
            "I3": [ 2800 ],
            "O": [ 2830 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2797 ],
            "I1": [ 2487 ],
            "I2": [ 2802 ],
            "I3": [ 2404 ],
            "O": [ 2833 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2835 ],
            "I1": [ 2836 ],
            "I2": [ 2182 ],
            "I3": [ 2793 ],
            "O": [ 2832 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2210 ],
            "I3": [ 2785 ],
            "O": [ 2836 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2238 ],
            "I3": [ 2803 ],
            "O": [ 2835 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2837 ],
            "I1": [ 2838 ],
            "I2": [ 2839 ],
            "I3": [ 2840 ],
            "O": [ 2828 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2799 ],
            "I1": [ 2376 ],
            "I2": [ 2515 ],
            "I3": [ 2781 ],
            "O": [ 2827 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2784 ],
            "I1": [ 2459 ],
            "I2": [ 2801 ],
            "I3": [ 2321 ],
            "O": [ 2826 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2294 ],
            "I1": [ 2782 ],
            "I2": [ 2783 ],
            "I3": [ 2266 ],
            "O": [ 2840 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2800 ],
            "I3": [ 2348 ],
            "O": [ 2839 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2404 ],
            "I3": [ 2802 ],
            "O": [ 2838 ]
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2487 ],
            "I3": [ 2797 ],
            "O": [ 2837 ]
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2841 ],
            "I1": [ 2842 ],
            "I2": [ 280 ],
            "I3": [ 2843 ],
            "O": [ 2844 ]
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2816 ],
            "I1": [ 2845 ],
            "I2": [ 2817 ],
            "I3": [ 2846 ],
            "O": [ 2847 ]
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2816 ],
            "I2": [ 2817 ],
            "I3": [ 2846 ],
            "O": [ 2848 ]
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2841 ],
            "I1": [ 2842 ],
            "I2": [ 2843 ],
            "I3": [ 280 ],
            "O": [ 2817 ]
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2849 ],
            "I3": [ 2846 ],
            "O": [ 2821 ]
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1268 ],
            "I3": [ 118 ],
            "O": [ 2850 ]
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2843 ],
            "I2": [ 2841 ],
            "I3": [ 2842 ],
            "O": [ 2846 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2781 ],
            "E": [ 2850 ],
            "Q": [ 2851 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2782 ],
            "E": [ 2850 ],
            "Q": [ 2852 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2783 ],
            "E": [ 2850 ],
            "Q": [ 2853 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2784 ],
            "E": [ 2850 ],
            "Q": [ 2854 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2785 ],
            "E": [ 2850 ],
            "Q": [ 2855 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2793 ],
            "E": [ 2850 ],
            "Q": [ 2856 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2797 ],
            "E": [ 2850 ],
            "Q": [ 2857 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2798 ],
            "E": [ 2850 ],
            "Q": [ 2858 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2799 ],
            "E": [ 2850 ],
            "Q": [ 2859 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2800 ],
            "E": [ 2850 ],
            "Q": [ 2860 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2801 ],
            "E": [ 2850 ],
            "Q": [ 2861 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2802 ],
            "E": [ 2850 ],
            "Q": [ 2862 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2803 ],
            "E": [ 2850 ],
            "Q": [ 2863 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "1" ],
            "E": [ 2864 ],
            "Q": [ 2845 ],
            "R": [ 2865 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2850 ],
            "I3": [ 2821 ],
            "O": [ 2864 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 2821 ],
            "O": [ 2865 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2866 ],
            "I1": [ 2867 ],
            "I2": [ 2868 ],
            "I3": [ 2845 ],
            "O": [ 2869 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2858 ],
            "I1": [ 2798 ],
            "I2": [ 2802 ],
            "I3": [ 2862 ],
            "O": [ 2868 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2783 ],
            "I1": [ 2853 ],
            "I2": [ 2803 ],
            "I3": [ 2863 ],
            "O": [ 2867 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2797 ],
            "I3": [ 2857 ],
            "O": [ 2866 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2784 ],
            "I1": [ 2854 ],
            "I2": [ 2869 ],
            "I3": [ 2870 ],
            "O": [ 2816 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2816 ],
            "I3": [ 2805 ],
            "O": [ 1193 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1177 ],
            "I3": [ 1268 ],
            "O": [ 273 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2871 ],
            "I1": [ 2872 ],
            "I2": [ 2873 ],
            "I3": [ 2874 ],
            "O": [ 2870 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2785 ],
            "I1": [ 2855 ],
            "I2": [ 2801 ],
            "I3": [ 2861 ],
            "O": [ 2874 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2798 ],
            "I1": [ 2858 ],
            "I2": [ 2799 ],
            "I3": [ 2859 ],
            "O": [ 2873 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2800 ],
            "I1": [ 2860 ],
            "I2": [ 2793 ],
            "I3": [ 2856 ],
            "O": [ 2872 ]
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2782 ],
            "I1": [ 2852 ],
            "I2": [ 2781 ],
            "I3": [ 2851 ],
            "O": [ 2871 ]
          }
        },
        "litedramcore_bankmachine2_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2844 ],
            "E": [ 2875 ],
            "Q": [ 2843 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2847 ],
            "E": [ 2875 ],
            "Q": [ 2841 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_state_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2848 ],
            "E": [ 2875 ],
            "Q": [ 2842 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2876 ],
            "I1": [ 2815 ],
            "I2": [ 2820 ],
            "I3": [ 118 ],
            "O": [ 2875 ]
          }
        },
        "litedramcore_bankmachine2_state_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2834 ],
            "I1": [ 2829 ],
            "I2": [ 2822 ],
            "I3": [ 1193 ],
            "O": [ 2876 ]
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2877 ],
            "E": [ 2878 ],
            "Q": [ 2879 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2880 ],
            "E": [ 2881 ],
            "Q": [ 2882 ],
            "R": [ 2883 ]
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2882 ],
            "O": [ 2880 ]
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2884 ],
            "I2": [ 118 ],
            "I3": [ 2885 ],
            "O": [ 2881 ]
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2884 ],
            "I2": [ 2879 ],
            "I3": [ 2882 ],
            "O": [ 2877 ]
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2884 ],
            "I2": [ 118 ],
            "I3": [ 2885 ],
            "O": [ 2878 ]
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2886 ],
            "Q": [ 2885 ],
            "R": [ 2883 ]
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2879 ],
            "I2": [ 2882 ],
            "I3": [ 2885 ],
            "O": [ 2886 ]
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2885 ],
            "I1": [ 2887 ],
            "I2": [ 2846 ],
            "I3": [ 2888 ],
            "O": [ 2819 ]
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 280 ],
            "I3": [ 2849 ],
            "O": [ 2818 ]
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2889 ],
            "I2": [ 2885 ],
            "I3": [ 2887 ],
            "O": [ 1177 ]
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2843 ],
            "I2": [ 2841 ],
            "I3": [ 2842 ],
            "O": [ 2889 ]
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2890 ],
            "E": [ 2891 ],
            "Q": [ 2892 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2893 ],
            "E": [ 2891 ],
            "Q": [ 2894 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2884 ],
            "I3": [ 2894 ],
            "O": [ 2893 ]
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2884 ],
            "I2": [ 2892 ],
            "I3": [ 2894 ],
            "O": [ 2890 ]
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2884 ],
            "I2": [ 118 ],
            "I3": [ 2895 ],
            "O": [ 2891 ]
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2896 ],
            "Q": [ 2895 ],
            "R": [ 2883 ]
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2892 ],
            "I2": [ 2894 ],
            "I3": [ 2895 ],
            "O": [ 2896 ]
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2884 ],
            "I3": [ 118 ],
            "O": [ 2883 ]
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2814 ],
            "I3": [ 1268 ],
            "O": [ 2884 ]
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2843 ],
            "I1": [ 2895 ],
            "I2": [ 2842 ],
            "I3": [ 2841 ],
            "O": [ 2888 ]
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2843 ],
            "I1": [ 2841 ],
            "I2": [ 2842 ],
            "I3": [ 2895 ],
            "O": [ 1268 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2897 ],
            "E": [ 2898 ],
            "Q": [ 2899 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2900 ],
            "E": [ 2898 ],
            "Q": [ 2901 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2902 ],
            "I3": [ 2901 ],
            "O": [ 2900 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2902 ],
            "I2": [ 2901 ],
            "I3": [ 2899 ],
            "O": [ 2897 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2903 ],
            "I3": [ 2887 ],
            "O": [ 2898 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2904 ],
            "Q": [ 2887 ],
            "R": [ 2903 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2899 ],
            "I2": [ 2901 ],
            "I3": [ 2887 ],
            "O": [ 2904 ]
          }
        },
        "litedramcore_bankmachine2_twtpcon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2902 ],
            "I3": [ 118 ],
            "O": [ 2903 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2905 ],
            "E": [ 2906 ],
            "Q": [ 2907 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2908 ],
            "E": [ 2906 ],
            "Q": [ 2909 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2910 ],
            "E": [ 2906 ],
            "Q": [ 2911 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2912 ],
            "E": [ 2906 ],
            "Q": [ 2913 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6208.62-6208.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2907 ],
            "I3": [ 2914 ],
            "O": [ 2905 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6208.62-6208.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2909 ],
            "I3": [ 2915 ],
            "O": [ 2908 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6208.62-6208.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2911 ],
            "I3": [ 2913 ],
            "O": [ 2910 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2913 ],
            "O": [ 2912 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6208.62-6208.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2915 ],
            "CO": [ 2914 ],
            "I0": [ "0" ],
            "I1": [ 2909 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6208.62-6208.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2913 ],
            "CO": [ 2915 ],
            "I0": [ "0" ],
            "I1": [ 2911 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2916 ],
            "I2": [ 2917 ],
            "I3": [ 2907 ],
            "O": [ 2918 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2919 ],
            "I1": [ 2920 ],
            "I2": [ 2921 ],
            "I3": [ 2911 ],
            "O": [ 2916 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2922 ],
            "I1": [ 2923 ],
            "I2": [ 2924 ],
            "I3": [ 2911 ],
            "O": [ 2917 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2925 ],
            "I1": [ 2926 ],
            "I2": [ 2909 ],
            "I3": [ 2927 ],
            "O": [ 2924 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2928 ],
            "I1": [ 2929 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2923 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2930 ],
            "I1": [ 2931 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 2922 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2932 ],
            "I1": [ 2933 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2927 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2934 ],
            "I1": [ 2935 ],
            "I2": [ 2909 ],
            "I3": [ 2936 ],
            "O": [ 2921 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2937 ],
            "I1": [ 2938 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2920 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2939 ],
            "I1": [ 2940 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 2919 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2941 ],
            "I1": [ 2942 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2936 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2943 ],
            "E": [ 2944 ],
            "Q": [ 2945 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2946 ],
            "E": [ 2944 ],
            "Q": [ 2947 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1114 ],
            "I1": [ 2948 ],
            "I2": [ 2947 ],
            "I3": [ 2949 ],
            "O": [ 2946 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2950 ],
            "E": [ 2944 ],
            "Q": [ 2951 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1114 ],
            "I1": [ 2952 ],
            "I2": [ 2951 ],
            "I3": [ 2953 ],
            "O": [ 2950 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2954 ],
            "E": [ 2944 ],
            "Q": [ 2955 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1114 ],
            "I1": [ "0" ],
            "I2": [ 2955 ],
            "I3": [ 2956 ],
            "O": [ 2954 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2957 ],
            "E": [ 2944 ],
            "Q": [ 2956 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2956 ],
            "O": [ 2957 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1114 ],
            "I1": [ 2958 ],
            "I2": [ 2945 ],
            "I3": [ 2959 ],
            "O": [ 2943 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6216.61-6216.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2948 ],
            "CO": [ 2958 ],
            "I0": [ 2947 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6216.61-6216.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2952 ],
            "CO": [ 2948 ],
            "I0": [ 2951 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6216.61-6216.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2956 ],
            "CO": [ 2952 ],
            "I0": [ 2955 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2949 ],
            "CO": [ 2959 ],
            "I0": [ "0" ],
            "I1": [ 2947 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2953 ],
            "CO": [ 2949 ],
            "I0": [ "0" ],
            "I1": [ 2951 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2956 ],
            "CO": [ 2953 ],
            "I0": [ "0" ],
            "I1": [ 2955 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2960 ],
            "E": [ 2961 ],
            "Q": [ 1116 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2962 ],
            "E": [ 2961 ],
            "Q": [ 1115 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2963 ],
            "E": [ 2961 ],
            "Q": [ 2964 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2965 ],
            "E": [ 2961 ],
            "Q": [ 2966 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2966 ],
            "O": [ 2965 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1116 ],
            "I3": [ 2967 ],
            "O": [ 2960 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1115 ],
            "I3": [ 2968 ],
            "O": [ 2962 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2964 ],
            "I3": [ 2966 ],
            "O": [ 2963 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2968 ],
            "CO": [ 2967 ],
            "I0": [ "0" ],
            "I1": [ 1115 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2966 ],
            "CO": [ 2968 ],
            "I0": [ "0" ],
            "I1": [ 2964 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1114 ],
            "I3": [ 118 ],
            "O": [ 2961 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2969 ],
            "I2": [ 2970 ],
            "I3": [ 2911 ],
            "O": [ 2971 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2972 ],
            "I2": [ 2973 ],
            "I3": [ 2907 ],
            "O": [ 2974 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2975 ],
            "I2": [ 2976 ],
            "I3": [ 2907 ],
            "O": [ 2977 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2978 ],
            "I1": [ 2979 ],
            "I2": [ 2980 ],
            "I3": [ 2911 ],
            "O": [ 2975 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2981 ],
            "I1": [ 2982 ],
            "I2": [ 2983 ],
            "I3": [ 2911 ],
            "O": [ 2976 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2984 ],
            "I1": [ 2985 ],
            "I2": [ 2909 ],
            "I3": [ 2986 ],
            "O": [ 2983 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2987 ],
            "I1": [ 2988 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2982 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2989 ],
            "I1": [ 2990 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 2981 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2991 ],
            "I1": [ 2992 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2986 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2993 ],
            "I1": [ 2994 ],
            "I2": [ 2909 ],
            "I3": [ 2995 ],
            "O": [ 2980 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2996 ],
            "I1": [ 2997 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2979 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2998 ],
            "I1": [ 2999 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 2978 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3000 ],
            "I1": [ 3001 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 2995 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3002 ],
            "I2": [ 3003 ],
            "I3": [ 2911 ],
            "O": [ 3004 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3005 ],
            "I1": [ 3006 ],
            "I2": [ 3007 ],
            "I3": [ 2907 ],
            "O": [ 3002 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3008 ],
            "I1": [ 3009 ],
            "I2": [ 3010 ],
            "I3": [ 2907 ],
            "O": [ 3003 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3011 ],
            "I1": [ 3012 ],
            "I2": [ 2909 ],
            "I3": [ 3013 ],
            "O": [ 3010 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3014 ],
            "I1": [ 3015 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3009 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3016 ],
            "I1": [ 3017 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3008 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3018 ],
            "I1": [ 3019 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3013 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3020 ],
            "I1": [ 3021 ],
            "I2": [ 2909 ],
            "I3": [ 3022 ],
            "O": [ 3007 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3023 ],
            "I1": [ 3024 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3006 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3025 ],
            "I1": [ 3026 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3005 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3027 ],
            "I1": [ 3028 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3022 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3029 ],
            "I2": [ 3030 ],
            "I3": [ 2911 ],
            "O": [ 3031 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3032 ],
            "I1": [ 3033 ],
            "I2": [ 3034 ],
            "I3": [ 2907 ],
            "O": [ 3029 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3035 ],
            "I1": [ 3036 ],
            "I2": [ 3037 ],
            "I3": [ 2907 ],
            "O": [ 3030 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3038 ],
            "I1": [ 3039 ],
            "I2": [ 2909 ],
            "I3": [ 3040 ],
            "O": [ 3037 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3041 ],
            "I1": [ 3042 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3036 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3043 ],
            "I1": [ 3044 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3035 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3045 ],
            "I1": [ 3046 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3040 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3047 ],
            "I1": [ 3048 ],
            "I2": [ 2909 ],
            "I3": [ 3049 ],
            "O": [ 3034 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3050 ],
            "I1": [ 3051 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3033 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3052 ],
            "I1": [ 3053 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3032 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3054 ],
            "I1": [ 3055 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3049 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3056 ],
            "I2": [ 3057 ],
            "I3": [ 2911 ],
            "O": [ 3058 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3059 ],
            "I1": [ 3060 ],
            "I2": [ 3061 ],
            "I3": [ 2907 ],
            "O": [ 3056 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3062 ],
            "I1": [ 3063 ],
            "I2": [ 3064 ],
            "I3": [ 2907 ],
            "O": [ 3057 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3065 ],
            "I1": [ 3066 ],
            "I2": [ 2909 ],
            "I3": [ 3067 ],
            "O": [ 3064 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3068 ],
            "I1": [ 3069 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3063 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3070 ],
            "I1": [ 3071 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3062 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3072 ],
            "I1": [ 3073 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3067 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3074 ],
            "I1": [ 3075 ],
            "I2": [ 2909 ],
            "I3": [ 3076 ],
            "O": [ 3061 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3077 ],
            "I1": [ 3078 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3060 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3079 ],
            "I1": [ 3080 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3059 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3081 ],
            "I1": [ 3082 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3076 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3083 ],
            "I2": [ 3084 ],
            "I3": [ 2907 ],
            "O": [ 3085 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3086 ],
            "I1": [ 3087 ],
            "I2": [ 3088 ],
            "I3": [ 2911 ],
            "O": [ 3083 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3089 ],
            "I1": [ 3090 ],
            "I2": [ 3091 ],
            "I3": [ 2911 ],
            "O": [ 3084 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3092 ],
            "I1": [ 3093 ],
            "I2": [ 2909 ],
            "I3": [ 3094 ],
            "O": [ 3091 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3095 ],
            "I1": [ 3096 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3090 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3097 ],
            "I1": [ 3098 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3089 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3099 ],
            "I1": [ 3100 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3094 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3101 ],
            "I1": [ 3102 ],
            "I2": [ 2909 ],
            "I3": [ 3103 ],
            "O": [ 3088 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3104 ],
            "I1": [ 3105 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3087 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3106 ],
            "I1": [ 3107 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3086 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3108 ],
            "I1": [ 3109 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3103 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3110 ],
            "I2": [ 3111 ],
            "I3": [ 2911 ],
            "O": [ 3112 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3113 ],
            "I1": [ 3114 ],
            "I2": [ 3115 ],
            "I3": [ 2907 ],
            "O": [ 3110 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3116 ],
            "I1": [ 3117 ],
            "I2": [ 3118 ],
            "I3": [ 2907 ],
            "O": [ 3111 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3119 ],
            "I1": [ 3120 ],
            "I2": [ 2909 ],
            "I3": [ 3121 ],
            "O": [ 3118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3122 ],
            "I1": [ 3123 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3117 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3124 ],
            "I1": [ 3125 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3116 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3126 ],
            "I1": [ 3127 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3121 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3128 ],
            "I1": [ 3129 ],
            "I2": [ 2909 ],
            "I3": [ 3130 ],
            "O": [ 3115 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3131 ],
            "I1": [ 3132 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3114 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3133 ],
            "I1": [ 3134 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3113 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3135 ],
            "I1": [ 3136 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3130 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3137 ],
            "I2": [ 3138 ],
            "I3": [ 2911 ],
            "O": [ 3139 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3140 ],
            "I1": [ 3141 ],
            "I2": [ 3142 ],
            "I3": [ 2907 ],
            "O": [ 3137 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3143 ],
            "I1": [ 3144 ],
            "I2": [ 3145 ],
            "I3": [ 2907 ],
            "O": [ 3138 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3146 ],
            "I1": [ 3147 ],
            "I2": [ 2909 ],
            "I3": [ 3148 ],
            "O": [ 3145 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3150 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3144 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3151 ],
            "I1": [ 3152 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3143 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3153 ],
            "I1": [ 3154 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3148 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3155 ],
            "I1": [ 3156 ],
            "I2": [ 2909 ],
            "I3": [ 3157 ],
            "O": [ 3142 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3158 ],
            "I1": [ 3159 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3141 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3160 ],
            "I1": [ 3161 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3140 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3162 ],
            "I1": [ 3163 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3157 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3164 ],
            "I2": [ 3165 ],
            "I3": [ 2911 ],
            "O": [ 3166 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3167 ],
            "I1": [ 3168 ],
            "I2": [ 3169 ],
            "I3": [ 2907 ],
            "O": [ 3164 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3170 ],
            "I1": [ 3171 ],
            "I2": [ 3172 ],
            "I3": [ 2907 ],
            "O": [ 3165 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3173 ],
            "I1": [ 3174 ],
            "I2": [ 2909 ],
            "I3": [ 3175 ],
            "O": [ 3172 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3176 ],
            "I1": [ 3177 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3171 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3178 ],
            "I1": [ 3179 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3170 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3180 ],
            "I1": [ 3181 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3175 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3182 ],
            "I1": [ 3183 ],
            "I2": [ 2909 ],
            "I3": [ 3184 ],
            "O": [ 3169 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3185 ],
            "I1": [ 3186 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3168 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3187 ],
            "I1": [ 3188 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3167 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3189 ],
            "I1": [ 3190 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3184 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3191 ],
            "I2": [ 3192 ],
            "I3": [ 2911 ],
            "O": [ 3193 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3194 ],
            "I1": [ 3195 ],
            "I2": [ 3196 ],
            "I3": [ 2907 ],
            "O": [ 3191 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3197 ],
            "I1": [ 3198 ],
            "I2": [ 3199 ],
            "I3": [ 2907 ],
            "O": [ 3192 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3200 ],
            "I1": [ 3201 ],
            "I2": [ 2909 ],
            "I3": [ 3202 ],
            "O": [ 3199 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3203 ],
            "I1": [ 3204 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3198 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3205 ],
            "I1": [ 3206 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3197 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3207 ],
            "I1": [ 3208 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3202 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3209 ],
            "I1": [ 3210 ],
            "I2": [ 2909 ],
            "I3": [ 3211 ],
            "O": [ 3196 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3212 ],
            "I1": [ 3213 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3195 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3214 ],
            "I1": [ 3215 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3194 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3216 ],
            "I1": [ 3217 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3211 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3218 ],
            "I2": [ 3219 ],
            "I3": [ 2907 ],
            "O": [ 3220 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3221 ],
            "I1": [ 3222 ],
            "I2": [ 3223 ],
            "I3": [ 2911 ],
            "O": [ 3218 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3224 ],
            "I1": [ 3225 ],
            "I2": [ 3226 ],
            "I3": [ 2911 ],
            "O": [ 3219 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3227 ],
            "I1": [ 3228 ],
            "I2": [ 2909 ],
            "I3": [ 3229 ],
            "O": [ 3226 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3230 ],
            "I1": [ 3231 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3225 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3232 ],
            "I1": [ 3233 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3224 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3234 ],
            "I1": [ 3235 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3229 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3236 ],
            "I1": [ 3237 ],
            "I2": [ 2909 ],
            "I3": [ 3238 ],
            "O": [ 3223 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3239 ],
            "I1": [ 3240 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3222 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3241 ],
            "I1": [ 3242 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3221 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3243 ],
            "I1": [ 3244 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3238 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3245 ],
            "I1": [ 3246 ],
            "I2": [ 3247 ],
            "I3": [ 2911 ],
            "O": [ 2972 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3248 ],
            "I1": [ 3249 ],
            "I2": [ 3250 ],
            "I3": [ 2911 ],
            "O": [ 2973 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3251 ],
            "I1": [ 3252 ],
            "I2": [ 2909 ],
            "I3": [ 3253 ],
            "O": [ 3250 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3254 ],
            "I1": [ 3255 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3249 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3256 ],
            "I1": [ 3257 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3248 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3258 ],
            "I1": [ 3259 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3253 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3260 ],
            "I1": [ 3261 ],
            "I2": [ 2909 ],
            "I3": [ 3262 ],
            "O": [ 3247 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3263 ],
            "I1": [ 3264 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3246 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3265 ],
            "I1": [ 3266 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3245 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3267 ],
            "I1": [ 3268 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3262 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3269 ],
            "I2": [ 3270 ],
            "I3": [ 2907 ],
            "O": [ 3271 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3272 ],
            "I2": [ 3273 ],
            "I3": [ 2911 ],
            "O": [ 3274 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3275 ],
            "I1": [ 3276 ],
            "I2": [ 3277 ],
            "I3": [ 2907 ],
            "O": [ 3272 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3278 ],
            "I1": [ 3279 ],
            "I2": [ 3280 ],
            "I3": [ 2907 ],
            "O": [ 3273 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3281 ],
            "I1": [ 3282 ],
            "I2": [ 2909 ],
            "I3": [ 3283 ],
            "O": [ 3280 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3284 ],
            "I1": [ 3285 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3279 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3286 ],
            "I1": [ 3287 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3278 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3288 ],
            "I1": [ 3289 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3283 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3290 ],
            "I1": [ 3291 ],
            "I2": [ 2909 ],
            "I3": [ 3292 ],
            "O": [ 3277 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3293 ],
            "I1": [ 3294 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3276 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3295 ],
            "I1": [ 3296 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3275 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3297 ],
            "I1": [ 3298 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3292 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3299 ],
            "I2": [ 3300 ],
            "I3": [ 2907 ],
            "O": [ 3301 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3302 ],
            "I1": [ 3303 ],
            "I2": [ 3304 ],
            "I3": [ 2911 ],
            "O": [ 3299 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3305 ],
            "I1": [ 3306 ],
            "I2": [ 3307 ],
            "I3": [ 2911 ],
            "O": [ 3300 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3308 ],
            "I1": [ 3309 ],
            "I2": [ 2909 ],
            "I3": [ 3310 ],
            "O": [ 3307 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3311 ],
            "I1": [ 3312 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3306 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3313 ],
            "I1": [ 3314 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3305 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3315 ],
            "I1": [ 3316 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3310 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3317 ],
            "I1": [ 3318 ],
            "I2": [ 2909 ],
            "I3": [ 3319 ],
            "O": [ 3304 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3320 ],
            "I1": [ 3321 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3303 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3322 ],
            "I1": [ 3323 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3302 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3324 ],
            "I1": [ 3325 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3319 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3326 ],
            "I2": [ 3327 ],
            "I3": [ 2907 ],
            "O": [ 3328 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3329 ],
            "I1": [ 3330 ],
            "I2": [ 3331 ],
            "I3": [ 2911 ],
            "O": [ 3326 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3332 ],
            "I1": [ 3333 ],
            "I2": [ 3334 ],
            "I3": [ 2911 ],
            "O": [ 3327 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3335 ],
            "I1": [ 3336 ],
            "I2": [ 2909 ],
            "I3": [ 3337 ],
            "O": [ 3334 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3338 ],
            "I1": [ 3339 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3333 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3340 ],
            "I1": [ 3341 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3332 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3342 ],
            "I1": [ 3343 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3337 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3344 ],
            "I1": [ 3345 ],
            "I2": [ 2909 ],
            "I3": [ 3346 ],
            "O": [ 3331 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3347 ],
            "I1": [ 3348 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3330 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3349 ],
            "I1": [ 3350 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3329 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3351 ],
            "I1": [ 3352 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3346 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3353 ],
            "I1": [ 3354 ],
            "I2": [ 3355 ],
            "I3": [ 2911 ],
            "O": [ 3269 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3356 ],
            "I1": [ 3357 ],
            "I2": [ 3358 ],
            "I3": [ 2911 ],
            "O": [ 3270 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3359 ],
            "I1": [ 3360 ],
            "I2": [ 2909 ],
            "I3": [ 3361 ],
            "O": [ 3358 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3362 ],
            "I1": [ 3363 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3357 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3364 ],
            "I1": [ 3365 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3356 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3366 ],
            "I1": [ 3367 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3361 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3368 ],
            "I1": [ 3369 ],
            "I2": [ 2909 ],
            "I3": [ 3370 ],
            "O": [ 3355 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3371 ],
            "I1": [ 3372 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3354 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3373 ],
            "I1": [ 3374 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3353 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3375 ],
            "I1": [ 3376 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3370 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3377 ],
            "I2": [ 3378 ],
            "I3": [ 2911 ],
            "O": [ 3379 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3380 ],
            "I1": [ 3381 ],
            "I2": [ 3382 ],
            "I3": [ 2907 ],
            "O": [ 3377 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3383 ],
            "I1": [ 3384 ],
            "I2": [ 3385 ],
            "I3": [ 2907 ],
            "O": [ 3378 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3386 ],
            "I1": [ 3387 ],
            "I2": [ 2909 ],
            "I3": [ 3388 ],
            "O": [ 3385 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3389 ],
            "I1": [ 3390 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3384 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3391 ],
            "I1": [ 3392 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3383 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3393 ],
            "I1": [ 3394 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3388 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3395 ],
            "I1": [ 3396 ],
            "I2": [ 2909 ],
            "I3": [ 3397 ],
            "O": [ 3382 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3398 ],
            "I1": [ 3399 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3381 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3400 ],
            "I1": [ 3401 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3380 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3402 ],
            "I1": [ 3403 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3397 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3404 ],
            "I2": [ 3405 ],
            "I3": [ 2911 ],
            "O": [ 3406 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3407 ],
            "I1": [ 3408 ],
            "I2": [ 3409 ],
            "I3": [ 2907 ],
            "O": [ 3404 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3410 ],
            "I1": [ 3411 ],
            "I2": [ 3412 ],
            "I3": [ 2907 ],
            "O": [ 3405 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3413 ],
            "I1": [ 3414 ],
            "I2": [ 2909 ],
            "I3": [ 3415 ],
            "O": [ 3412 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3416 ],
            "I1": [ 3417 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3411 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3418 ],
            "I1": [ 3419 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3410 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3420 ],
            "I1": [ 3421 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3415 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3422 ],
            "I1": [ 3423 ],
            "I2": [ 2909 ],
            "I3": [ 3424 ],
            "O": [ 3409 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3425 ],
            "I1": [ 3426 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3408 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3427 ],
            "I1": [ 3428 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3407 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3429 ],
            "I1": [ 3430 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3424 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3431 ],
            "I2": [ 3432 ],
            "I3": [ 2911 ],
            "O": [ 3433 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3434 ],
            "I1": [ 3435 ],
            "I2": [ 3436 ],
            "I3": [ 2907 ],
            "O": [ 3431 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3437 ],
            "I1": [ 3438 ],
            "I2": [ 3439 ],
            "I3": [ 2907 ],
            "O": [ 3432 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3440 ],
            "I1": [ 3441 ],
            "I2": [ 2909 ],
            "I3": [ 3442 ],
            "O": [ 3439 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3443 ],
            "I1": [ 3444 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3438 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3445 ],
            "I1": [ 3446 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3437 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3447 ],
            "I1": [ 3448 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3442 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3449 ],
            "I1": [ 3450 ],
            "I2": [ 2909 ],
            "I3": [ 3451 ],
            "O": [ 3436 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3452 ],
            "I1": [ 3453 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3435 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3454 ],
            "I1": [ 3455 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3434 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3456 ],
            "I1": [ 3457 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3451 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3458 ],
            "I2": [ 3459 ],
            "I3": [ 2911 ],
            "O": [ 3460 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3461 ],
            "I1": [ 3462 ],
            "I2": [ 3463 ],
            "I3": [ 2907 ],
            "O": [ 3458 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3464 ],
            "I1": [ 3465 ],
            "I2": [ 3466 ],
            "I3": [ 2907 ],
            "O": [ 3459 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3467 ],
            "I1": [ 3468 ],
            "I2": [ 2909 ],
            "I3": [ 3469 ],
            "O": [ 3466 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3470 ],
            "I1": [ 3471 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3465 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3472 ],
            "I1": [ 3473 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3464 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3474 ],
            "I1": [ 3475 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3469 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3476 ],
            "I1": [ 3477 ],
            "I2": [ 2909 ],
            "I3": [ 3478 ],
            "O": [ 3463 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3479 ],
            "I1": [ 3480 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3462 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3481 ],
            "I1": [ 3482 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3461 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3483 ],
            "I1": [ 3484 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3478 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3485 ],
            "I2": [ 3486 ],
            "I3": [ 2911 ],
            "O": [ 3487 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3488 ],
            "I1": [ 3489 ],
            "I2": [ 3490 ],
            "I3": [ 2907 ],
            "O": [ 3485 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3491 ],
            "I1": [ 3492 ],
            "I2": [ 3493 ],
            "I3": [ 2907 ],
            "O": [ 3486 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3494 ],
            "I1": [ 3495 ],
            "I2": [ 2909 ],
            "I3": [ 3496 ],
            "O": [ 3493 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3497 ],
            "I1": [ 3498 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3492 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3499 ],
            "I1": [ 3500 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3491 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3501 ],
            "I1": [ 3502 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3496 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3503 ],
            "I1": [ 3504 ],
            "I2": [ 2909 ],
            "I3": [ 3505 ],
            "O": [ 3490 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3506 ],
            "I1": [ 3507 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3489 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3508 ],
            "I1": [ 3509 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3488 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3510 ],
            "I1": [ 3511 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3505 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3512 ],
            "I2": [ 3513 ],
            "I3": [ 2907 ],
            "O": [ 3514 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3515 ],
            "I1": [ 3516 ],
            "I2": [ 3517 ],
            "I3": [ 2911 ],
            "O": [ 3512 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3518 ],
            "I1": [ 3519 ],
            "I2": [ 3520 ],
            "I3": [ 2911 ],
            "O": [ 3513 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3521 ],
            "I1": [ 3522 ],
            "I2": [ 2909 ],
            "I3": [ 3523 ],
            "O": [ 3520 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3524 ],
            "I1": [ 3525 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3519 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3526 ],
            "I1": [ 3527 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3518 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3528 ],
            "I1": [ 3529 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3523 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3530 ],
            "I1": [ 3531 ],
            "I2": [ 2909 ],
            "I3": [ 3532 ],
            "O": [ 3517 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3533 ],
            "I1": [ 3534 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3516 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3535 ],
            "I1": [ 3536 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3515 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3537 ],
            "I1": [ 3538 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3532 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3539 ],
            "I2": [ 3540 ],
            "I3": [ 2911 ],
            "O": [ 3541 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3542 ],
            "I1": [ 3543 ],
            "I2": [ 3544 ],
            "I3": [ 2907 ],
            "O": [ 3539 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3545 ],
            "I1": [ 3546 ],
            "I2": [ 3547 ],
            "I3": [ 2907 ],
            "O": [ 3540 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3548 ],
            "I1": [ 3549 ],
            "I2": [ 2909 ],
            "I3": [ 3550 ],
            "O": [ 3547 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3551 ],
            "I1": [ 3552 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3546 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3553 ],
            "I1": [ 3554 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3545 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3555 ],
            "I1": [ 3556 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3550 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3557 ],
            "I1": [ 3558 ],
            "I2": [ 2909 ],
            "I3": [ 3559 ],
            "O": [ 3544 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3560 ],
            "I1": [ 3561 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3543 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3562 ],
            "I1": [ 3563 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3542 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3564 ],
            "I1": [ 3565 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3559 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3566 ],
            "I1": [ 3567 ],
            "I2": [ 3568 ],
            "I3": [ 2907 ],
            "O": [ 2969 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3569 ],
            "I1": [ 3570 ],
            "I2": [ 3571 ],
            "I3": [ 2907 ],
            "O": [ 2970 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3572 ],
            "I1": [ 3573 ],
            "I2": [ 2909 ],
            "I3": [ 3574 ],
            "O": [ 3571 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3575 ],
            "I1": [ 3576 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3570 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3577 ],
            "I1": [ 3578 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3569 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3579 ],
            "I1": [ 3580 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3574 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3581 ],
            "I1": [ 3582 ],
            "I2": [ 2909 ],
            "I3": [ 3583 ],
            "O": [ 3568 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3584 ],
            "I1": [ 3585 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3567 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3586 ],
            "I1": [ 3587 ],
            "I2": [ 2913 ],
            "I3": [ 2909 ],
            "O": [ 3566 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3588 ],
            "I1": [ 3589 ],
            "I2": [ 2909 ],
            "I3": [ 2913 ],
            "O": [ 3583 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2945 ],
            "I3": [ 3590 ],
            "O": [ 1128 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2945 ],
            "I2": [ 3590 ],
            "I3": [ 3591 ],
            "O": [ 1126 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 286 ],
            "I2": [ 128 ],
            "I3": [ 129 ],
            "O": [ 3591 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2956 ],
            "I1": [ 2955 ],
            "I2": [ 2951 ],
            "I3": [ 2947 ],
            "O": [ 3590 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3328 ],
            "E": [ 3592 ],
            "Q": [ 3593 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3220 ],
            "E": [ 3592 ],
            "Q": [ 3594 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3193 ],
            "E": [ 3592 ],
            "Q": [ 3595 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3274 ],
            "E": [ 3592 ],
            "Q": [ 3596 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3166 ],
            "E": [ 3592 ],
            "Q": [ 3597 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2971 ],
            "E": [ 3592 ],
            "Q": [ 3598 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2974 ],
            "E": [ 3592 ],
            "Q": [ 3599 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3271 ],
            "E": [ 3592 ],
            "Q": [ 3600 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3379 ],
            "E": [ 3592 ],
            "Q": [ 3601 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3406 ],
            "E": [ 3592 ],
            "Q": [ 3602 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3433 ],
            "E": [ 3592 ],
            "Q": [ 3603 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3460 ],
            "E": [ 3592 ],
            "Q": [ 3604 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3058 ],
            "E": [ 3592 ],
            "Q": [ 3605 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3487 ],
            "E": [ 3592 ],
            "Q": [ 3606 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3514 ],
            "E": [ 3592 ],
            "Q": [ 3607 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3541 ],
            "E": [ 3592 ],
            "Q": [ 3608 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3301 ],
            "E": [ 3592 ],
            "Q": [ 3609 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3031 ],
            "E": [ 3592 ],
            "Q": [ 3610 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3085 ],
            "E": [ 3592 ],
            "Q": [ 3611 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3112 ],
            "E": [ 3592 ],
            "Q": [ 3612 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3004 ],
            "E": [ 3592 ],
            "Q": [ 3613 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3139 ],
            "E": [ 3592 ],
            "Q": [ 3614 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2977 ],
            "E": [ 3592 ],
            "Q": [ 3615 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2918 ],
            "E": [ 3592 ],
            "Q": [ 3616 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3616 ],
            "I3": [ 3617 ],
            "O": [ 1175 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3618 ],
            "I2": [ 3616 ],
            "I3": [ 233 ],
            "O": [ 3619 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3620 ],
            "I3": [ 1129 ],
            "O": [ 3618 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3621 ],
            "I1": [ 3619 ],
            "I2": [ 3622 ],
            "I3": [ 3623 ],
            "O": [ 2813 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 3624 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1160 ],
            "I2": [ 274 ],
            "I3": [ 276 ],
            "O": [ 3621 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1157 ],
            "I3": [ 3620 ],
            "O": [ 3622 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3618 ],
            "I2": [ 3625 ],
            "I3": [ 274 ],
            "O": [ 3623 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3617 ],
            "I2": [ 242 ],
            "I3": [ 1129 ],
            "O": [ 3626 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3626 ],
            "I1": [ 1128 ],
            "I2": [ 118 ],
            "I3": [ 1114 ],
            "O": [ 2944 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3626 ],
            "I2": [ 1128 ],
            "I3": [ 118 ],
            "O": [ 2906 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 3626 ],
            "O": [ 3592 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3625 ],
            "I3": [ 3618 ],
            "O": [ 3617 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3617 ],
            "I3": [ 3616 ],
            "O": [ 268 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 268 ],
            "I3": [ 3624 ],
            "O": [ 3627 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2012 ],
            "I1": [ 1168 ],
            "I2": [ 1241 ],
            "I3": [ 263 ],
            "O": [ 269 ]
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_valid_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1128 ],
            "E": [ 3592 ],
            "Q": [ 1129 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3628 ],
            "I1": [ 3629 ],
            "I2": [ 280 ],
            "I3": [ 3630 ],
            "O": [ 3631 ]
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3625 ],
            "I1": [ 3632 ],
            "I2": [ 3620 ],
            "I3": [ 3633 ],
            "O": [ 3634 ]
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3625 ],
            "I2": [ 3620 ],
            "I3": [ 3633 ],
            "O": [ 3635 ]
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3628 ],
            "I1": [ 3629 ],
            "I2": [ 3630 ],
            "I3": [ 280 ],
            "O": [ 3620 ]
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3630 ],
            "I2": [ 3628 ],
            "I3": [ 3629 ],
            "O": [ 3633 ]
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3628 ],
            "I2": [ 3629 ],
            "I3": [ 3630 ],
            "O": [ 3636 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3593 ],
            "E": [ 3637 ],
            "Q": [ 3638 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3594 ],
            "E": [ 3637 ],
            "Q": [ 3639 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3595 ],
            "E": [ 3637 ],
            "Q": [ 3640 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3596 ],
            "E": [ 3637 ],
            "Q": [ 3641 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3597 ],
            "E": [ 3637 ],
            "Q": [ 3642 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3605 ],
            "E": [ 3637 ],
            "Q": [ 3643 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3609 ],
            "E": [ 3637 ],
            "Q": [ 3644 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3610 ],
            "E": [ 3637 ],
            "Q": [ 3645 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3611 ],
            "E": [ 3637 ],
            "Q": [ 3646 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3612 ],
            "E": [ 3637 ],
            "Q": [ 3647 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3613 ],
            "E": [ 3637 ],
            "Q": [ 3648 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3614 ],
            "E": [ 3637 ],
            "Q": [ 3649 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3615 ],
            "E": [ 3637 ],
            "Q": [ 3650 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 276 ],
            "I3": [ 118 ],
            "O": [ 3637 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "1" ],
            "E": [ 3651 ],
            "Q": [ 3632 ],
            "R": [ 3652 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3637 ],
            "I3": [ 3653 ],
            "O": [ 3651 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 3653 ],
            "O": [ 3652 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3653 ],
            "I3": [ 1128 ],
            "O": [ 3654 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3655 ],
            "I2": [ 3656 ],
            "I3": [ 3657 ],
            "O": [ 3658 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2977 ],
            "I1": [ 3615 ],
            "I2": [ 3659 ],
            "I3": [ 3660 ],
            "O": [ 3661 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3662 ],
            "I1": [ 3004 ],
            "I2": [ 3613 ],
            "I3": [ 3663 ],
            "O": [ 3660 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3664 ],
            "I1": [ 3665 ],
            "I2": [ 3058 ],
            "I3": [ 3605 ],
            "O": [ 3659 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3611 ],
            "I3": [ 3085 ],
            "O": [ 3665 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3612 ],
            "I3": [ 3112 ],
            "O": [ 3664 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3609 ],
            "I3": [ 3301 ],
            "O": [ 3662 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3031 ],
            "I3": [ 3610 ],
            "O": [ 3663 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3085 ],
            "I1": [ 3611 ],
            "I2": [ 3593 ],
            "I3": [ 3328 ],
            "O": [ 3656 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3666 ],
            "I1": [ 3667 ],
            "I2": [ 3274 ],
            "I3": [ 3596 ],
            "O": [ 3655 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3112 ],
            "I3": [ 3612 ],
            "O": [ 3667 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3301 ],
            "I3": [ 3609 ],
            "O": [ 3666 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3668 ],
            "I1": [ 3669 ],
            "I2": [ 3670 ],
            "I3": [ 3671 ],
            "O": [ 3657 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3139 ],
            "I3": [ 3614 ],
            "O": [ 3671 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3166 ],
            "I3": [ 3597 ],
            "O": [ 3670 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3193 ],
            "I3": [ 3595 ],
            "O": [ 3668 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3220 ],
            "I3": [ 3594 ],
            "O": [ 3669 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3636 ],
            "I3": [ 3633 ],
            "O": [ 3653 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3632 ],
            "I2": [ 3672 ],
            "I3": [ 3673 ],
            "O": [ 3625 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3674 ],
            "I1": [ 3675 ],
            "I2": [ 3676 ],
            "I3": [ 3677 ],
            "O": [ 3672 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3597 ],
            "I1": [ 3642 ],
            "I2": [ 3678 ],
            "I3": [ 3679 ],
            "O": [ 3673 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3594 ],
            "I1": [ 3639 ],
            "I2": [ 3593 ],
            "I3": [ 3638 ],
            "O": [ 3678 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3609 ],
            "I1": [ 3644 ],
            "I2": [ 3605 ],
            "I3": [ 3643 ],
            "O": [ 3679 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3611 ],
            "I1": [ 3646 ],
            "I2": [ 3610 ],
            "I3": [ 3645 ],
            "O": [ 3675 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3595 ],
            "I1": [ 3640 ],
            "I2": [ 3614 ],
            "I3": [ 3649 ],
            "O": [ 3674 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3596 ],
            "I1": [ 3641 ],
            "I2": [ 3615 ],
            "I3": [ 3650 ],
            "O": [ 3677 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3613 ],
            "I1": [ 3648 ],
            "I2": [ 3612 ],
            "I3": [ 3647 ],
            "O": [ 3676 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3625 ],
            "I2": [ 3620 ],
            "I3": [ 1129 ],
            "O": [ 241 ]
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 3624 ],
            "O": [ 242 ]
          }
        },
        "litedramcore_bankmachine3_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3631 ],
            "E": [ 3680 ],
            "Q": [ 3630 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3634 ],
            "E": [ 3680 ],
            "Q": [ 3628 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_state_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3635 ],
            "E": [ 3680 ],
            "Q": [ 3629 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3681 ],
            "I1": [ 3682 ],
            "I2": [ 3683 ],
            "I3": [ 118 ],
            "O": [ 3680 ]
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3684 ],
            "E": [ 3685 ],
            "Q": [ 3686 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3687 ],
            "E": [ 3688 ],
            "Q": [ 3689 ],
            "R": [ 3690 ]
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3689 ],
            "O": [ 3687 ]
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_1_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3690 ],
            "I3": [ 3691 ],
            "O": [ 3688 ]
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 276 ],
            "I2": [ 3686 ],
            "I3": [ 3689 ],
            "O": [ 3684 ]
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3690 ],
            "I3": [ 3691 ],
            "O": [ 3685 ]
          }
        },
        "litedramcore_bankmachine3_trascon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3692 ],
            "Q": [ 3691 ],
            "R": [ 3690 ]
          }
        },
        "litedramcore_bankmachine3_trascon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3686 ],
            "I2": [ 3689 ],
            "I3": [ 3691 ],
            "O": [ 3692 ]
          }
        },
        "litedramcore_bankmachine3_trascon_ready_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3691 ],
            "I3": [ 3693 ],
            "O": [ 275 ]
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3694 ],
            "E": [ 3695 ],
            "Q": [ 3696 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3697 ],
            "E": [ 3695 ],
            "Q": [ 3698 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 242 ],
            "I3": [ 3698 ],
            "O": [ 3697 ]
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 276 ],
            "I2": [ 3696 ],
            "I3": [ 3698 ],
            "O": [ 3694 ]
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3690 ],
            "I3": [ 3699 ],
            "O": [ 3695 ]
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3700 ],
            "Q": [ 3699 ],
            "R": [ 3690 ]
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3696 ],
            "I2": [ 3698 ],
            "I3": [ 3699 ],
            "O": [ 3700 ]
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 242 ],
            "I3": [ 118 ],
            "O": [ 3690 ]
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3630 ],
            "I1": [ 3628 ],
            "I2": [ 3629 ],
            "I3": [ 3699 ],
            "O": [ 276 ]
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3630 ],
            "I2": [ 3628 ],
            "I3": [ 3629 ],
            "O": [ 267 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3701 ],
            "E": [ 3702 ],
            "Q": [ 3703 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3704 ],
            "E": [ 3702 ],
            "Q": [ 3705 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3627 ],
            "I3": [ 3705 ],
            "O": [ 3704 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3627 ],
            "I2": [ 3705 ],
            "I3": [ 3703 ],
            "O": [ 3701 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3706 ],
            "I3": [ 3693 ],
            "O": [ 3702 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3707 ],
            "Q": [ 3693 ],
            "R": [ 3706 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3703 ],
            "I2": [ 3705 ],
            "I3": [ 3693 ],
            "O": [ 3707 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3627 ],
            "I3": [ 118 ],
            "O": [ 3706 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3693 ],
            "I1": [ 2887 ],
            "I2": [ 2052 ],
            "I3": [ 1260 ],
            "O": [ 3708 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1162 ],
            "I3": [ 2068 ],
            "O": [ 3709 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2841 ],
            "I2": [ 2842 ],
            "I3": [ 2843 ],
            "O": [ 2849 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2068 ],
            "I3": [ 2023 ],
            "O": [ 1960 ]
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2018 ],
            "I2": [ 2019 ],
            "I3": [ 2020 ],
            "O": [ 2068 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3710 ],
            "E": [ 3711 ],
            "Q": [ 262 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3712 ],
            "E": [ 3711 ],
            "Q": [ 263 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3713 ],
            "I1": [ 3714 ],
            "I2": [ 3715 ],
            "I3": [ 262 ],
            "O": [ 3710 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3714 ],
            "I1": [ 3713 ],
            "I2": [ 2810 ],
            "I3": [ 2812 ],
            "O": [ 3712 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2813 ],
            "I3": [ 1267 ],
            "O": [ 3714 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1163 ],
            "I2": [ 1158 ],
            "I3": [ 1164 ],
            "O": [ 3713 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3716 ],
            "I1": [ 262 ],
            "I2": [ 263 ],
            "I3": [ 2010 ],
            "O": [ 3715 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 3717 ],
            "O": [ 3711 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3716 ],
            "I1": [ 3718 ],
            "I2": [ 262 ],
            "I3": [ 3719 ],
            "O": [ 3717 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3713 ],
            "I1": [ 2010 ],
            "I2": [ 262 ],
            "I3": [ 3720 ],
            "O": [ 3719 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2809 ],
            "I3": [ 2813 ],
            "O": [ 3716 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 258 ],
            "I1": [ 259 ],
            "I2": [ 260 ],
            "I3": [ 2054 ],
            "O": [ 3718 ]
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2813 ],
            "I1": [ 2809 ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 3720 ]
          }
        },
        "litedramcore_cke_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 247 ],
            "Q": [ 3721 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_cke_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 298 ],
            "I2": [ 253 ],
            "I3": [ 118 ],
            "O": [ 247 ]
          }
        },
        "litedramcore_cke_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 3722 ],
            "I2": [ 298 ],
            "I3": [ 3721 ],
            "O": [ 3723 ]
          }
        },
        "litedramcore_cke_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3724 ],
            "I1": [ 299 ],
            "I2": [ 3725 ],
            "I3": [ 3723 ],
            "O": [ 3726 ]
          }
        },
        "litedramcore_cke_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 292 ],
            "I2": [ 250 ],
            "I3": [ 357 ],
            "O": [ 3725 ]
          }
        },
        "litedramcore_cmd_payload_cas_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3727 ],
            "Q": [ 239 ],
            "R": [ 3728 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3729 ],
            "Q": [ 255 ],
            "R": [ 3728 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3730 ],
            "I3": [ 3727 ],
            "O": [ 3729 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 281 ],
            "I3": [ 255 ],
            "O": [ 234 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3731 ],
            "I1": [ 1215 ],
            "I2": [ 3732 ],
            "I3": [ 3733 ],
            "O": [ 231 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 3734 ],
            "I2": [ 3624 ],
            "I3": [ 3735 ],
            "O": [ 232 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3734 ],
            "I1": [ 3625 ],
            "I2": [ 1129 ],
            "I3": [ 3620 ],
            "O": [ 3682 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3633 ],
            "I2": [ 275 ],
            "I3": [ 3736 ],
            "O": [ 3683 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 242 ],
            "I3": [ 3623 ],
            "O": [ 3681 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3636 ],
            "I2": [ 280 ],
            "I3": [ 3737 ],
            "O": [ 3736 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3630 ],
            "I1": [ 3699 ],
            "I2": [ 3629 ],
            "I3": [ 3628 ],
            "O": [ 3737 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3661 ],
            "I1": [ 3658 ],
            "I2": [ 1129 ],
            "I3": [ 3654 ],
            "O": [ 3734 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1990 ],
            "I1": [ 2053 ],
            "I2": [ 3738 ],
            "I3": [ 3739 ],
            "O": [ 3735 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 3624 ],
            "I3": [ 3605 ],
            "O": [ 3738 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2793 ],
            "I1": [ 1269 ],
            "I2": [ 1257 ],
            "I3": [ 1144 ],
            "O": [ 3739 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1138 ],
            "I1": [ 3731 ],
            "I2": [ 3740 ],
            "I3": [ 3741 ],
            "O": [ 3742 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3599 ],
            "I1": [ 3610 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3740 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1257 ],
            "I3": [ 1149 ],
            "O": [ 3741 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3742 ],
            "I1": [ 3743 ],
            "I2": [ 3744 ],
            "I3": [ 233 ],
            "O": [ 3745 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3746 ],
            "I3": [ 233 ],
            "O": [ 3747 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2053 ],
            "I1": [ 1972 ],
            "I2": [ 3748 ],
            "I3": [ 233 ],
            "O": [ 3749 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3750 ],
            "I2": [ 3751 ],
            "I3": [ 233 ],
            "O": [ 3752 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3608 ],
            "I1": [ 3597 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3750 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3753 ],
            "I2": [ 3754 ],
            "I3": [ 3755 ],
            "O": [ 3751 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1147 ],
            "I1": [ 1136 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3755 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2796 ],
            "I1": [ 2785 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3754 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2004 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1992 ],
            "O": [ 3753 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1133 ],
            "I1": [ 1257 ],
            "I2": [ 3756 ],
            "I3": [ 3757 ],
            "O": [ 3748 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 3624 ],
            "I3": [ 3594 ],
            "O": [ 3756 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1269 ],
            "I3": [ 2782 ],
            "O": [ 3757 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3758 ],
            "I2": [ 3759 ],
            "I3": [ 233 ],
            "O": [ 3760 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2786 ],
            "I1": [ 2797 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3758 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3761 ],
            "I2": [ 3762 ],
            "I3": [ 3763 ],
            "O": [ 3759 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1137 ],
            "I1": [ 1148 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3763 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3598 ],
            "I1": [ 3609 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3761 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1995 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1973 ],
            "O": [ 3762 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3764 ],
            "I2": [ 3765 ],
            "I3": [ 233 ],
            "O": [ 3766 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3600 ],
            "I1": [ 3611 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3764 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3767 ],
            "I2": [ 3768 ],
            "I3": [ 3769 ],
            "O": [ 3765 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1139 ],
            "I1": [ 1150 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3767 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2788 ],
            "I1": [ 2799 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3768 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1997 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1976 ],
            "O": [ 3769 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3770 ],
            "I2": [ 3771 ],
            "I3": [ 233 ],
            "O": [ 3772 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3601 ],
            "I1": [ 3612 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3770 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3773 ],
            "I2": [ 3774 ],
            "I3": [ 3775 ],
            "O": [ 3771 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1140 ],
            "I1": [ 1151 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3773 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2789 ],
            "I1": [ 2800 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3774 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1998 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1988 ],
            "O": [ 3775 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3776 ],
            "I2": [ 3777 ],
            "I3": [ 233 ],
            "O": [ 3778 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3602 ],
            "I1": [ 3613 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3776 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3779 ],
            "I2": [ 3780 ],
            "I3": [ 3781 ],
            "O": [ 3777 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1141 ],
            "I1": [ 1152 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3781 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2790 ],
            "I1": [ 2801 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3780 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1999 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1975 ],
            "O": [ 3779 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3782 ],
            "I3": [ 233 ],
            "O": [ 3783 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3784 ],
            "I1": [ 3785 ],
            "I2": [ 3786 ],
            "I3": [ 3787 ],
            "O": [ 3782 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2791 ],
            "I1": [ 2802 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3785 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1142 ],
            "I1": [ 1153 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3786 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3603 ],
            "I1": [ 3614 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3784 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2000 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1987 ],
            "O": [ 3787 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3788 ],
            "I3": [ 233 ],
            "O": [ 3789 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3790 ],
            "I1": [ 3791 ],
            "I2": [ 3792 ],
            "I3": [ 3793 ],
            "O": [ 3788 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2792 ],
            "I1": [ 2803 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3792 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1143 ],
            "I1": [ 1154 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3791 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3604 ],
            "I1": [ 3615 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3790 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1967 ],
            "O": [ 3793 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3794 ],
            "I2": [ 3795 ],
            "I3": [ 233 ],
            "O": [ 3796 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3606 ],
            "I1": [ 3595 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3794 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3797 ],
            "I2": [ 3798 ],
            "I3": [ 3799 ],
            "O": [ 3795 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1145 ],
            "I1": [ 1134 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3797 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2794 ],
            "I1": [ 2783 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3798 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2002 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1984 ],
            "O": [ 3799 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3800 ],
            "I3": [ 233 ],
            "O": [ 3801 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3802 ],
            "I1": [ 3803 ],
            "I2": [ 3804 ],
            "I3": [ 3805 ],
            "O": [ 3800 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2795 ],
            "I1": [ 2784 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3804 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1146 ],
            "I1": [ 1135 ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3803 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3607 ],
            "I1": [ 3596 ],
            "I2": [ 276 ],
            "I3": [ 3624 ],
            "O": [ 3802 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2003 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1991 ],
            "O": [ 3805 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1974 ],
            "I1": [ 2053 ],
            "I2": [ 3806 ],
            "I3": [ 3807 ],
            "O": [ 3746 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 3624 ],
            "I3": [ 3593 ],
            "O": [ 3806 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2781 ],
            "I1": [ 1269 ],
            "I2": [ 1257 ],
            "I3": [ 1132 ],
            "O": [ 3807 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2787 ],
            "I1": [ 2798 ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3744 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1996 ],
            "I1": [ 1963 ],
            "I2": [ 2053 ],
            "I3": [ 1989 ],
            "O": [ 3743 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1161 ],
            "I3": [ 1159 ],
            "O": [ 3731 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1966 ],
            "I1": [ 1979 ],
            "I2": [ 1961 ],
            "I3": [ 1963 ],
            "O": [ 3732 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2834 ],
            "I1": [ 2829 ],
            "I2": [ 2822 ],
            "I3": [ 3808 ],
            "O": [ 3733 ]
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1268 ],
            "I3": [ 1267 ],
            "O": [ 3808 ]
          }
        },
        "litedramcore_cmd_payload_we_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3730 ],
            "Q": [ 279 ],
            "R": [ 3809 ]
          }
        },
        "litedramcore_cmd_payload_we_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3810 ],
            "I2": [ 3811 ],
            "I3": [ 3812 ],
            "O": [ 3727 ]
          }
        },
        "litedramcore_cmd_payload_we_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3811 ],
            "I2": [ 3812 ],
            "I3": [ 118 ],
            "O": [ 3809 ]
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 339 ],
            "E": [ 3813 ],
            "Q": [ 3814 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 323 ],
            "E": [ 3813 ],
            "Q": [ 3815 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 325 ],
            "E": [ 3813 ],
            "Q": [ 3816 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 327 ],
            "E": [ 3813 ],
            "Q": [ 3817 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 3813 ],
            "Q": [ 3724 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 3813 ],
            "Q": [ 3818 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 299 ],
            "I2": [ 253 ],
            "I3": [ 118 ],
            "O": [ 3813 ]
          }
        },
        "litedramcore_dat_w_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 72 ],
            "E": [ 287 ],
            "Q": [ 335 ]
          }
        },
        "litedramcore_dat_w_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 71 ],
            "E": [ 287 ],
            "Q": [ 337 ]
          }
        },
        "litedramcore_dat_w_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 70 ],
            "E": [ 287 ],
            "Q": [ 339 ]
          }
        },
        "litedramcore_dat_w_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 69 ],
            "E": [ 287 ],
            "Q": [ 323 ]
          }
        },
        "litedramcore_dat_w_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 68 ],
            "E": [ 287 ],
            "Q": [ 325 ]
          }
        },
        "litedramcore_dat_w_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 67 ],
            "E": [ 287 ],
            "Q": [ 327 ]
          }
        },
        "litedramcore_dat_w_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 66 ],
            "E": [ 287 ],
            "Q": [ 329 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 235 ],
            "Q": [ 3819 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3752 ],
            "Q": [ 3820 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3760 ],
            "Q": [ 3822 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3749 ],
            "Q": [ 3823 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3747 ],
            "Q": [ 3824 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3801 ],
            "Q": [ 3825 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3796 ],
            "Q": [ 3826 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3789 ],
            "Q": [ 3827 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3783 ],
            "Q": [ 3828 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3778 ],
            "Q": [ 3829 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3772 ],
            "Q": [ 3830 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3766 ],
            "Q": [ 3831 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_address_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3745 ],
            "Q": [ 3832 ],
            "R": [ 3821 ]
          }
        },
        "litedramcore_dfi_p0_bank_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 262 ],
            "Q": [ 3833 ],
            "R": [ 3834 ]
          }
        },
        "litedramcore_dfi_p0_bank_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 263 ],
            "Q": [ 3835 ],
            "R": [ 3834 ]
          }
        },
        "litedramcore_dfi_p0_bank_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 233 ],
            "O": [ 3834 ]
          }
        },
        "litedramcore_dfi_p0_bank_SB_DFFSR_Q_R_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3836 ],
            "I2": [ 3837 ],
            "I3": [ 3838 ],
            "O": [ 3839 ]
          }
        },
        "litedramcore_dfi_p0_bank_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3840 ],
            "I2": [ 3841 ],
            "I3": [ 3842 ],
            "O": [ 3838 ]
          }
        },
        "litedramcore_dfi_p0_rddata_en_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3843 ],
            "Q": [ 3844 ],
            "R": [ 3834 ]
          }
        },
        "litedramcore_dfi_p0_rddata_en_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 3624 ],
            "I2": [ 3845 ],
            "I3": [ 257 ],
            "O": [ 3843 ]
          }
        },
        "litedramcore_dfi_p0_rddata_en_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 1174 ],
            "I2": [ 263 ],
            "I3": [ 3846 ],
            "O": [ 3845 ]
          }
        },
        "litedramcore_dfi_p0_rddata_en_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1165 ],
            "I1": [ 1173 ],
            "I2": [ 263 ],
            "I3": [ 262 ],
            "O": [ 3846 ]
          }
        },
        "litedramcore_dfi_p0_wrdata_en_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3847 ],
            "Q": [ 3848 ],
            "R": [ 3834 ]
          }
        },
        "litedramcore_dfi_p0_wrdata_en_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3849 ],
            "I2": [ 248 ],
            "I3": [ 3848 ],
            "O": [ 212 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 327 ],
            "E": [ 247 ],
            "Q": [ 3850 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3850 ],
            "I1": [ 298 ],
            "I2": [ 3851 ],
            "I3": [ 3852 ],
            "O": [ 311 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 3853 ],
            "I2": [ 299 ],
            "I3": [ 3817 ],
            "O": [ 3852 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 328 ],
            "I2": [ 288 ],
            "I3": [ 3854 ],
            "O": [ 3851 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3855 ],
            "I1": [ 294 ],
            "I2": [ 290 ],
            "I3": [ 332 ],
            "O": [ 3854 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 3856 ],
            "I3": [ 3857 ],
            "O": [ 321 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 3858 ],
            "I3": [ 3859 ],
            "O": [ 319 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3860 ],
            "I1": [ 294 ],
            "I2": [ 288 ],
            "I3": [ 338 ],
            "O": [ 3859 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 299 ],
            "I2": [ 3814 ],
            "I3": [ 3861 ],
            "O": [ 317 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3862 ],
            "I2": [ 360 ],
            "I3": [ 3863 ],
            "O": [ 3861 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3864 ],
            "I1": [ 294 ],
            "I2": [ 288 ],
            "I3": [ 340 ],
            "O": [ 3863 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 290 ],
            "I2": [ 3865 ],
            "I3": [ 3866 ],
            "O": [ 315 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3867 ],
            "I1": [ 360 ],
            "I2": [ 299 ],
            "I3": [ 3815 ],
            "O": [ 3866 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3868 ],
            "I1": [ 294 ],
            "I2": [ 288 ],
            "I3": [ 341 ],
            "O": [ 3865 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3869 ],
            "I1": [ 360 ],
            "I2": [ 3870 ],
            "I3": [ 3871 ],
            "O": [ 313 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 330 ],
            "I1": [ 288 ],
            "I2": [ 3726 ],
            "I3": [ 3872 ],
            "O": [ 309 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3873 ],
            "I1": [ 294 ],
            "I2": [ 290 ],
            "I3": [ 333 ],
            "O": [ 3872 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ 288 ],
            "I2": [ 3874 ],
            "I3": [ 3875 ],
            "O": [ 306 ]
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3876 ],
            "I1": [ 294 ],
            "I2": [ 288 ],
            "I3": [ 336 ],
            "O": [ 3857 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 210 ],
            "O": [ 3877 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 208 ],
            "O": [ 3878 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 206 ],
            "O": [ 3879 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 204 ],
            "O": [ 3880 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 202 ],
            "O": [ 3881 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 200 ],
            "O": [ 3882 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 198 ],
            "O": [ 3883 ]
          }
        },
        "litedramcore_inti_p0_rddata_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 195 ],
            "O": [ 3884 ]
          }
        },
        "litedramcore_inti_p0_reset_n_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 325 ],
            "E": [ 247 ],
            "Q": [ 3885 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_inti_p0_reset_n_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3816 ],
            "I1": [ 299 ],
            "I2": [ 298 ],
            "I3": [ 3885 ],
            "O": [ 3871 ]
          }
        },
        "litedramcore_inti_p0_reset_n_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 326 ],
            "I2": [ 290 ],
            "I3": [ 3886 ],
            "O": [ 3870 ]
          }
        },
        "litedramcore_inti_p0_reset_n_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3887 ],
            "I1": [ 294 ],
            "I2": [ 288 ],
            "I3": [ 342 ],
            "O": [ 3886 ]
          }
        },
        "litedramcore_multiplexer_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1170 ],
            "I1": [ 2825 ],
            "I2": [ 2824 ],
            "I3": [ 2823 ],
            "O": [ 3888 ]
          }
        },
        "litedramcore_multiplexer_next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1170 ],
            "I2": [ 233 ],
            "I3": [ 1157 ],
            "O": [ 3889 ]
          }
        },
        "litedramcore_multiplexer_next_state_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2823 ],
            "I2": [ 2824 ],
            "I3": [ 1172 ],
            "O": [ 3890 ]
          }
        },
        "litedramcore_multiplexer_next_state_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3709 ],
            "I1": [ 2849 ],
            "I2": [ 3636 ],
            "I3": [ 3708 ],
            "O": [ 1170 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3888 ],
            "E": [ 3891 ],
            "Q": [ 2824 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3889 ],
            "E": [ 3891 ],
            "Q": [ 2823 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3890 ],
            "E": [ 3891 ],
            "Q": [ 2825 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3892 ],
            "I2": [ 3893 ],
            "I3": [ 118 ],
            "O": [ 3891 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1176 ],
            "I2": [ 1169 ],
            "I3": [ 3894 ],
            "O": [ 3892 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3895 ],
            "I1": [ 2824 ],
            "I2": [ 2823 ],
            "I3": [ 3896 ],
            "O": [ 3893 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1169 ],
            "I1": [ 1171 ],
            "I2": [ 1176 ],
            "I3": [ 1172 ],
            "O": [ 3896 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3839 ],
            "I1": [ 233 ],
            "I2": [ 3897 ],
            "I3": [ 1157 ],
            "O": [ 3894 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 3897 ],
            "I3": [ 1157 ],
            "O": [ 3898 ]
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3899 ],
            "I1": [ 3900 ],
            "I2": [ 3901 ],
            "I3": [ 3902 ],
            "O": [ 3897 ]
          }
        },
        "litedramcore_multiplexer_state_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2823 ],
            "I3": [ 2824 ],
            "O": [ 233 ]
          }
        },
        "litedramcore_new_master_rdata_valid0_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3843 ],
            "Q": [ 3903 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_new_master_rdata_valid1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3903 ],
            "Q": [ 3904 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_new_master_rdata_valid2_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3904 ],
            "Q": [ 3905 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_new_master_rdata_valid3_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3905 ],
            "Q": [ 3906 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_new_master_wdata_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3847 ],
            "Q": [ 3907 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_new_master_wdata_ready_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 3907 ],
            "O": [ 3908 ]
          }
        },
        "litedramcore_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 285 ],
            "I1": [ 284 ],
            "I2": [ 3909 ],
            "I3": [ 286 ],
            "O": [ 3910 ]
          }
        },
        "litedramcore_postponer_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 3911 ],
            "Q": [ 3912 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_postponer_count_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3912 ],
            "O": [ 3913 ]
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3913 ],
            "Q": [ 3914 ],
            "R": [ 3915 ]
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 3916 ],
            "O": [ 3915 ]
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3916 ],
            "I3": [ 118 ],
            "O": [ 3911 ]
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3917 ],
            "I1": [ 3918 ],
            "I2": [ 3919 ],
            "I3": [ 3920 ],
            "O": [ 3916 ]
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3921 ],
            "I1": [ 3914 ],
            "I2": [ 3922 ],
            "I3": [ 3923 ],
            "O": [ 3924 ]
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3922 ],
            "I2": [ 3921 ],
            "I3": [ 3923 ],
            "O": [ 3925 ]
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3926 ],
            "I2": [ 3925 ],
            "I3": [ 2825 ],
            "O": [ 3895 ]
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 281 ],
            "I3": [ 118 ],
            "O": [ 3821 ]
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2825 ],
            "I2": [ 2824 ],
            "I3": [ 2823 ],
            "O": [ 281 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3877 ],
            "E": [ 3927 ],
            "Q": [ 3856 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3878 ],
            "E": [ 3927 ],
            "Q": [ 3858 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3879 ],
            "E": [ 3927 ],
            "Q": [ 3862 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3880 ],
            "E": [ 3927 ],
            "Q": [ 3867 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3881 ],
            "E": [ 3927 ],
            "Q": [ 3869 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3882 ],
            "E": [ 3927 ],
            "Q": [ 3853 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3883 ],
            "E": [ 3927 ],
            "Q": [ 3722 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_rddata_status_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3884 ],
            "E": [ 3927 ],
            "Q": [ 361 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_refresher_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3922 ],
            "I3": [ 3923 ],
            "O": [ 3928 ]
          }
        },
        "litedramcore_refresher_next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3923 ],
            "I3": [ 3922 ],
            "O": [ 3929 ]
          }
        },
        "litedramcore_refresher_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3929 ],
            "E": [ 3930 ],
            "Q": [ 3923 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_refresher_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3928 ],
            "E": [ 3930 ],
            "Q": [ 3922 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_refresher_state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 3929 ],
            "I2": [ 3924 ],
            "I3": [ 118 ],
            "O": [ 3930 ]
          }
        },
        "litedramcore_sequencer_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 3931 ],
            "Q": [ 3932 ],
            "R": [ 3933 ]
          }
        },
        "litedramcore_sequencer_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3933 ],
            "I3": [ 3934 ],
            "O": [ 3931 ]
          }
        },
        "litedramcore_sequencer_count_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 281 ],
            "I2": [ 3929 ],
            "I3": [ 118 ],
            "O": [ 3933 ]
          }
        },
        "litedramcore_sequencer_count_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 3929 ],
            "I2": [ 3932 ],
            "I3": [ 3935 ],
            "O": [ 3730 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3936 ],
            "E": [ 3937 ],
            "Q": [ 3810 ],
            "R": [ 3728 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3938 ],
            "E": [ 3937 ],
            "Q": [ 3811 ],
            "R": [ 3728 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5960.39-5960.76|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3935 ],
            "I1": [ "0" ],
            "I2": [ 3811 ],
            "I3": [ 3812 ],
            "O": [ 3938 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3939 ],
            "E": [ 3937 ],
            "Q": [ 3812 ],
            "R": [ 3728 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3812 ],
            "O": [ 3939 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5960.39-5960.76|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3935 ],
            "I1": [ "0" ],
            "I2": [ 3810 ],
            "I3": [ 3940 ],
            "O": [ 3936 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5960.39-5960.76|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3812 ],
            "CO": [ 3940 ],
            "I0": [ "0" ],
            "I1": [ 3811 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3933 ],
            "I2": [ 3932 ],
            "I3": [ 3935 ],
            "O": [ 3937 ]
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3810 ],
            "I2": [ 3811 ],
            "I3": [ 3812 ],
            "O": [ 3935 ]
          }
        },
        "litedramcore_sequencer_done1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3941 ],
            "Q": [ 3934 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_sequencer_done1_SB_DFFSR_Q_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3941 ],
            "I3": [ 118 ],
            "O": [ 3728 ]
          }
        },
        "litedramcore_sequencer_done1_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3811 ],
            "I2": [ 3810 ],
            "I3": [ 3812 ],
            "O": [ 3941 ]
          }
        },
        "litedramcore_sequencer_done1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3932 ],
            "I1": [ 3934 ],
            "I2": [ 3922 ],
            "I3": [ 3923 ],
            "O": [ 280 ]
          }
        },
        "litedramcore_sequencer_done1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3932 ],
            "I3": [ 3934 ],
            "O": [ 3921 ]
          }
        },
        "litedramcore_state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3910 ],
            "Q": [ 286 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_tccdcon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3942 ],
            "E": [ 3943 ],
            "Q": [ 3944 ],
            "R": [ 3945 ]
          }
        },
        "litedramcore_tccdcon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3945 ],
            "I3": [ 3946 ],
            "O": [ 3943 ]
          }
        },
        "litedramcore_tccdcon_count_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 242 ],
            "I2": [ 118 ],
            "I3": [ 243 ],
            "O": [ 3945 ]
          }
        },
        "litedramcore_tccdcon_count_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3944 ],
            "O": [ 3942 ]
          }
        },
        "litedramcore_tccdcon_count_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3946 ],
            "I3": [ 3944 ],
            "O": [ 3947 ]
          }
        },
        "litedramcore_tccdcon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3947 ],
            "Q": [ 3946 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_tccdcon_ready_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 3946 ],
            "O": [ 2054 ]
          }
        },
        "litedramcore_tccdcon_ready_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2010 ],
            "I1": [ 2809 ],
            "I2": [ 262 ],
            "I3": [ 263 ],
            "O": [ 260 ]
          }
        },
        "litedramcore_tccdcon_ready_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2813 ],
            "I3": [ 3624 ],
            "O": [ 258 ]
          }
        },
        "litedramcore_tccdcon_ready_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1163 ],
            "I1": [ 1158 ],
            "I2": [ 1164 ],
            "I3": [ 1159 ],
            "O": [ 259 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3948 ],
            "E": [ 3949 ],
            "Q": [ 3842 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3950 ],
            "E": [ 3949 ],
            "Q": [ 3841 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 3841 ],
            "I2": [ 233 ],
            "I3": [ 3951 ],
            "O": [ 3950 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3952 ],
            "E": [ 3949 ],
            "Q": [ 3840 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 3840 ],
            "I2": [ 233 ],
            "I3": [ 3953 ],
            "O": [ 3952 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3954 ],
            "E": [ 3949 ],
            "Q": [ 3837 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 3837 ],
            "I2": [ 233 ],
            "I3": [ 3836 ],
            "O": [ 3954 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3955 ],
            "E": [ 3949 ],
            "Q": [ 3836 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1157 ],
            "I2": [ 233 ],
            "I3": [ 3836 ],
            "O": [ 3955 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 3842 ],
            "I2": [ 233 ],
            "I3": [ 3956 ],
            "O": [ 3948 ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3951 ],
            "CO": [ 3956 ],
            "I0": [ 3841 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3953 ],
            "CO": [ 3951 ],
            "I0": [ 3840 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3836 ],
            "CO": [ 3953 ],
            "I0": [ 3837 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3834 ],
            "I2": [ 1157 ],
            "I3": [ 3839 ],
            "O": [ 3949 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3957 ],
            "E": [ 3898 ],
            "Q": [ 3902 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3958 ],
            "E": [ 3898 ],
            "Q": [ 3901 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011101111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6283.27-6283.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 3901 ],
            "I2": [ "1" ],
            "I3": [ 3959 ],
            "O": [ 3958 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3960 ],
            "E": [ 3898 ],
            "Q": [ 3900 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011101111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6283.27-6283.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 3900 ],
            "I2": [ "1" ],
            "I3": [ 3899 ],
            "O": [ 3960 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3961 ],
            "E": [ 3898 ],
            "Q": [ 3899 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1157 ],
            "I3": [ 3899 ],
            "O": [ 3961 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011101111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6283.27-6283.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 3902 ],
            "I2": [ "1" ],
            "I3": [ 3962 ],
            "O": [ 3957 ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6283.27-6283.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3959 ],
            "CO": [ 3962 ],
            "I0": [ 3901 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6283.27-6283.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3899 ],
            "CO": [ 3959 ],
            "I0": [ 3900 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3963 ],
            "Q": [ 3964 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3965 ],
            "Q": [ 3966 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3967 ],
            "Q": [ 3968 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3969 ],
            "Q": [ 3970 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3971 ],
            "Q": [ 3972 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3964 ],
            "I2": [ "1" ],
            "I3": [ 3973 ],
            "O": [ 3963 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3966 ],
            "I2": [ "1" ],
            "I3": [ 3974 ],
            "O": [ 3965 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3968 ],
            "I2": [ "1" ],
            "I3": [ 3975 ],
            "O": [ 3967 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3970 ],
            "I2": [ "1" ],
            "I3": [ 3976 ],
            "O": [ 3969 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3972 ],
            "O": [ 3971 ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3977 ],
            "CO": [ 3978 ],
            "I0": [ 3979 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3973 ],
            "CO": [ 3977 ],
            "I0": [ 3964 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3974 ],
            "CO": [ 3973 ],
            "I0": [ 3966 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3975 ],
            "CO": [ 3974 ],
            "I0": [ 3968 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3976 ],
            "CO": [ 3975 ],
            "I0": [ 3970 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3980 ],
            "CO": [ 3976 ],
            "I0": [ 3981 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 3972 ],
            "CO": [ 3980 ],
            "I0": [ 3982 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3983 ],
            "O": [ 3979 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3920 ],
            "O": [ 3981 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3919 ],
            "O": [ 3982 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3984 ],
            "Q": [ 3920 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3985 ],
            "Q": [ 3919 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3982 ],
            "I2": [ "1" ],
            "I3": [ 3972 ],
            "O": [ 3985 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3981 ],
            "I2": [ "1" ],
            "I3": [ 3980 ],
            "O": [ 3984 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3972 ],
            "I1": [ 3970 ],
            "I2": [ 3983 ],
            "I3": [ 3986 ],
            "O": [ 3918 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3968 ],
            "I2": [ 3966 ],
            "I3": [ 3964 ],
            "O": [ 3917 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_I3_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3987 ],
            "Q": [ 3986 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_I3_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3988 ],
            "Q": [ 3983 ],
            "R": [ 3911 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_I3_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3979 ],
            "I2": [ "1" ],
            "I3": [ 3977 ],
            "O": [ 3988 ]
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3986 ],
            "I1": [ "0" ],
            "I2": [ "1" ],
            "I3": [ 3978 ],
            "O": [ 3987 ]
          }
        },
        "litedramcore_trrdcon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3989 ],
            "E": [ 3990 ],
            "Q": [ 3991 ],
            "R": [ 3992 ]
          }
        },
        "litedramcore_trrdcon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3992 ],
            "I3": [ 1160 ],
            "O": [ 3990 ]
          }
        },
        "litedramcore_trrdcon_count_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 266 ],
            "I1": [ 261 ],
            "I2": [ 2054 ],
            "I3": [ 118 ],
            "O": [ 3992 ]
          }
        },
        "litedramcore_trrdcon_count_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3991 ],
            "O": [ 3989 ]
          }
        },
        "litedramcore_trrdcon_count_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1160 ],
            "I3": [ 3991 ],
            "O": [ 3993 ]
          }
        },
        "litedramcore_trrdcon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3993 ],
            "Q": [ 1160 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3994 ],
            "E": [ 3995 ],
            "Q": [ 3996 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3997 ],
            "E": [ 3998 ],
            "Q": [ 3999 ],
            "R": [ 4000 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4001 ],
            "E": [ 3998 ],
            "Q": [ 4002 ],
            "R": [ 4000 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6445.35-6445.68|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3999 ],
            "I2": [ "1" ],
            "I3": [ 4002 ],
            "O": [ 3997 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_2_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4002 ],
            "O": [ 4001 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_2_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3847 ],
            "I2": [ 118 ],
            "I3": [ 3926 ],
            "O": [ 3998 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6445.35-6445.68|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3847 ],
            "I1": [ 3996 ],
            "I2": [ "1" ],
            "I3": [ 4003 ],
            "O": [ 3994 ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6445.35-6445.68|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 4002 ],
            "CO": [ 4003 ],
            "I0": [ 3999 ],
            "I1": [ "1" ]
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3847 ],
            "I2": [ 118 ],
            "I3": [ 3926 ],
            "O": [ 3995 ]
          }
        },
        "litedramcore_twtrcon_ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4004 ],
            "Q": [ 3926 ],
            "R": [ 4000 ]
          }
        },
        "litedramcore_twtrcon_ready_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3999 ],
            "I1": [ 3996 ],
            "I2": [ 4002 ],
            "I3": [ 3926 ],
            "O": [ 4004 ]
          }
        },
        "litedramcore_twtrcon_ready_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3847 ],
            "I3": [ 118 ],
            "O": [ 4000 ]
          }
        },
        "litedramcore_twtrcon_valid_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1178 ],
            "I1": [ 2902 ],
            "I2": [ 2014 ],
            "I3": [ 3627 ],
            "O": [ 3847 ]
          }
        },
        "litedramcore_twtrcon_valid_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 1167 ],
            "I3": [ 1267 ],
            "O": [ 2902 ]
          }
        },
        "litedramcore_we_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4005 ],
            "E": [ 4006 ],
            "Q": [ 4007 ],
            "R": [ 118 ]
          }
        },
        "litedramcore_we_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 343 ],
            "I3": [ 118 ],
            "O": [ 4006 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 305 ],
            "I3": [ 4007 ],
            "O": [ 297 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4008 ],
            "I3": [ 4007 ],
            "O": [ 253 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 348 ],
            "I1": [ 250 ],
            "I2": [ 252 ],
            "I3": [ 4008 ],
            "O": [ 4009 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 304 ],
            "I3": [ 4010 ],
            "O": [ 4008 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 348 ],
            "I1": [ 351 ],
            "I2": [ 347 ],
            "I3": [ 4011 ],
            "O": [ 251 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 347 ],
            "I2": [ 4011 ],
            "I3": [ 348 ],
            "O": [ 292 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 292 ],
            "I2": [ 252 ],
            "I3": [ 250 ],
            "O": [ 360 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 250 ],
            "I3": [ 251 ],
            "O": [ 298 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 250 ],
            "I3": [ 292 ],
            "O": [ 288 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 252 ],
            "I3": [ 292 ],
            "O": [ 294 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 252 ],
            "I3": [ 250 ],
            "O": [ 290 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4012 ],
            "I1": [ 294 ],
            "I2": [ 290 ],
            "I3": [ 334 ],
            "O": [ 3875 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3818 ],
            "I1": [ 299 ],
            "I2": [ 359 ],
            "I3": [ 362 ],
            "O": [ 3874 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 347 ],
            "I2": [ 4009 ],
            "I3": [ 4011 ],
            "O": [ 308 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 354 ],
            "I2": [ 353 ],
            "I3": [ 352 ],
            "O": [ 4011 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 344 ],
            "I3": [ 4010 ],
            "O": [ 305 ]
          }
        },
        "litedramcore_we_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 350 ],
            "I2": [ 349 ],
            "I3": [ 346 ],
            "O": [ 4010 ]
          }
        },
        "litedramcore_we_next_value2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 4013 ],
            "I3": [ 112 ],
            "O": [ 4005 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 335 ],
            "E": [ 295 ],
            "Q": [ 3876 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 337 ],
            "E": [ 295 ],
            "Q": [ 3860 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 339 ],
            "E": [ 295 ],
            "Q": [ 3864 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 323 ],
            "E": [ 295 ],
            "Q": [ 3868 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 325 ],
            "E": [ 295 ],
            "Q": [ 3887 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 327 ],
            "E": [ 295 ],
            "Q": [ 3855 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 329 ],
            "E": [ 295 ],
            "Q": [ 3873 ]
          }
        },
        "litedramcore_wrdata_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 249 ],
            "E": [ 295 ],
            "Q": [ 4012 ]
          }
        },
        "litedramwishbone2native_next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 180 ],
            "I3": [ 4014 ],
            "O": [ 4015 ]
          }
        },
        "litedramwishbone2native_next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4015 ],
            "I3": [ 223 ],
            "O": [ 4016 ]
          }
        },
        "litedramwishbone2native_next_state_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 3909 ],
            "I3": [ 4017 ],
            "O": [ 4014 ]
          }
        },
        "litedramwishbone2native_state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4015 ],
            "E": [ 4018 ],
            "Q": [ 224 ],
            "R": [ 118 ]
          }
        },
        "litedramwishbone2native_state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4016 ],
            "E": [ 4018 ],
            "Q": [ 225 ],
            "R": [ 118 ]
          }
        },
        "litedramwishbone2native_state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4014 ],
            "I2": [ 118 ],
            "I3": [ 228 ],
            "O": [ 4018 ]
          }
        },
        "next_state_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4019 ],
            "I3": [ 4020 ],
            "O": [ 356 ]
          }
        },
        "next_state_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4019 ],
            "I3": [ 4020 ],
            "O": [ 287 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 142 ],
            "O": [ 4021 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 141 ],
            "O": [ 4022 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 132 ],
            "O": [ 4023 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 131 ],
            "O": [ 4024 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 130 ],
            "O": [ 4025 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 127 ],
            "O": [ 4026 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 126 ],
            "O": [ 4027 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 125 ],
            "O": [ 4028 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_16": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 124 ],
            "O": [ 4029 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_17": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 123 ],
            "O": [ 4030 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_18": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 122 ],
            "O": [ 4031 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_19": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 121 ],
            "O": [ 4032 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 140 ],
            "O": [ 4033 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_20": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 120 ],
            "O": [ 4034 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_21": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 119 ],
            "O": [ 4035 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_22": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 286 ],
            "O": [ 4017 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 139 ],
            "O": [ 4036 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 138 ],
            "O": [ 4037 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 137 ],
            "O": [ 4038 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 136 ],
            "O": [ 4039 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 135 ],
            "O": [ 4040 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 134 ],
            "O": [ 4041 ]
          }
        },
        "port_cmd_payload_addr_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 133 ],
            "O": [ 4042 ]
          }
        },
        "rdata_converter_converter_demux_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4043 ],
            "E": [ 4044 ],
            "Q": [ 4045 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_demux_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 4045 ],
            "O": [ 4043 ]
          }
        },
        "rdata_converter_converter_demux_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 3906 ],
            "O": [ 4044 ]
          }
        },
        "rdata_converter_converter_demux_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 4045 ],
            "I2": [ 3906 ],
            "I3": [ 118 ],
            "O": [ 4046 ]
          }
        },
        "rdata_converter_converter_demux_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3906 ],
            "I2": [ 4045 ],
            "I3": [ 118 ],
            "O": [ 4047 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 210 ],
            "O": [ 4048 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 208 ],
            "O": [ 4049 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 206 ],
            "O": [ 4050 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 204 ],
            "O": [ 4051 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 202 ],
            "O": [ 4052 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 200 ],
            "O": [ 4053 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 198 ],
            "O": [ 4054 ]
          }
        },
        "rdata_converter_converter_sink_payload_data_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 248 ],
            "I3": [ 195 ],
            "O": [ 4055 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4048 ],
            "E": [ 4046 ],
            "Q": [ 4056 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4049 ],
            "E": [ 4046 ],
            "Q": [ 4057 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4050 ],
            "E": [ 4047 ],
            "Q": [ 4058 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4051 ],
            "E": [ 4047 ],
            "Q": [ 4059 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4052 ],
            "E": [ 4047 ],
            "Q": [ 4060 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4053 ],
            "E": [ 4047 ],
            "Q": [ 4061 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4054 ],
            "E": [ 4047 ],
            "Q": [ 4062 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4055 ],
            "E": [ 4047 ],
            "Q": [ 4063 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4050 ],
            "E": [ 4046 ],
            "Q": [ 4064 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4051 ],
            "E": [ 4046 ],
            "Q": [ 4065 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4052 ],
            "E": [ 4046 ],
            "Q": [ 4066 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4053 ],
            "E": [ 4046 ],
            "Q": [ 4067 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4054 ],
            "E": [ 4046 ],
            "Q": [ 4068 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4055 ],
            "E": [ 4046 ],
            "Q": [ 4069 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4048 ],
            "E": [ 4047 ],
            "Q": [ 4070 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4049 ],
            "E": [ 4047 ],
            "Q": [ 4071 ],
            "R": [ 118 ]
          }
        },
        "rdata_converter_converter_strobe_all_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4045 ],
            "Q": [ 226 ],
            "R": [ 4072 ]
          }
        },
        "rdata_converter_converter_strobe_all_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 3906 ],
            "O": [ 4072 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3824 ],
            "I2": [ 324 ],
            "I3": [ 248 ],
            "O": [ 187 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3823 ],
            "I2": [ 326 ],
            "I3": [ 248 ],
            "O": [ 186 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3826 ],
            "I2": [ 328 ],
            "I3": [ 248 ],
            "O": [ 213 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3825 ],
            "I2": [ 330 ],
            "I3": [ 248 ],
            "O": [ 194 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3820 ],
            "I2": [ 331 ],
            "I3": [ 248 ],
            "O": [ 183 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3819 ],
            "I2": [ 332 ],
            "I3": [ 248 ],
            "O": [ 185 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3822 ],
            "I2": [ 333 ],
            "I3": [ 248 ],
            "O": [ 184 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3832 ],
            "I2": [ 334 ],
            "I3": [ 248 ],
            "O": [ 219 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3831 ],
            "I2": [ 336 ],
            "I3": [ 248 ],
            "O": [ 218 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3830 ],
            "I2": [ 338 ],
            "I3": [ 248 ],
            "O": [ 217 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3829 ],
            "I2": [ 340 ],
            "I3": [ 248 ],
            "O": [ 216 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3828 ],
            "I2": [ 341 ],
            "I3": [ 248 ],
            "O": [ 215 ]
          }
        },
        "sdrphy_dfi_p0_address_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3827 ],
            "I2": [ 342 ],
            "I3": [ 248 ],
            "O": [ 214 ]
          }
        },
        "sdrphy_dfi_p0_bank_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3833 ],
            "I2": [ 357 ],
            "I3": [ 248 ],
            "O": [ 189 ]
          }
        },
        "sdrphy_dfi_p0_bank_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3835 ],
            "I2": [ 358 ],
            "I3": [ 248 ],
            "O": [ 188 ]
          }
        },
        "sdrphy_dfi_p0_cas_n_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 3817 ],
            "I2": [ 237 ],
            "I3": [ 248 ],
            "O": [ 191 ]
          }
        },
        "sdrphy_dfi_p0_cke_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3721 ],
            "I3": [ 248 ],
            "O": [ 193 ]
          }
        },
        "sdrphy_dfi_p0_cs_n_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 3818 ],
            "I2": [ 4073 ],
            "I3": [ 248 ],
            "O": [ 182 ]
          }
        },
        "sdrphy_dfi_p0_cs_n_SB_LUT4_O_I2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4074 ],
            "Q": [ 4073 ]
          }
        },
        "sdrphy_dfi_p0_cs_n_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 118 ],
            "O": [ 4074 ]
          }
        },
        "sdrphy_dfi_p0_ras_n_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 3816 ],
            "I2": [ 245 ],
            "I3": [ 248 ],
            "O": [ 190 ]
          }
        },
        "sdrphy_dfi_p0_rddata_en_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 3814 ],
            "I2": [ 3844 ],
            "I3": [ 248 ],
            "O": [ 4075 ]
          }
        },
        "sdrphy_dfi_p0_rddata_valid_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4076 ],
            "Q": [ 4077 ],
            "R": [ 118 ]
          }
        },
        "sdrphy_dfi_p0_rddata_valid_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 4077 ],
            "I3": [ 118 ],
            "O": [ 3927 ]
          }
        },
        "sdrphy_dfi_p0_we_n_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 3724 ],
            "I2": [ 278 ],
            "I3": [ 248 ],
            "O": [ 192 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 3876 ],
            "I3": [ 4078 ],
            "O": [ 211 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 3860 ],
            "I3": [ 4079 ],
            "O": [ 209 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 149 ],
            "I1": [ 157 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4079 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 3864 ],
            "I3": [ 4080 ],
            "O": [ 207 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 148 ],
            "I1": [ 156 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4080 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 3868 ],
            "I3": [ 4081 ],
            "O": [ 205 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_3_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 155 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4081 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 3887 ],
            "I3": [ 4082 ],
            "O": [ 203 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_4_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 146 ],
            "I1": [ 154 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4082 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 3855 ],
            "I3": [ 4083 ],
            "O": [ 201 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_5_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 153 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4083 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 3873 ],
            "I3": [ 4084 ],
            "O": [ 199 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_6_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 152 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4084 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 248 ],
            "I2": [ 4012 ],
            "I3": [ 4085 ],
            "O": [ 196 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_7_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 151 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4085 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 158 ],
            "I2": [ 230 ],
            "I3": [ 3908 ],
            "O": [ 4078 ]
          }
        },
        "sdrphy_dfi_p0_wrdata_en_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 3815 ],
            "I2": [ 3848 ],
            "I3": [ 248 ],
            "O": [ 197 ]
          }
        },
        "sdrphy_rddata_en_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4086 ],
            "Q": [ 4076 ],
            "R": [ 118 ]
          }
        },
        "sdrphy_rddata_en_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4087 ],
            "Q": [ 4086 ],
            "R": [ 118 ]
          }
        },
        "sdrphy_rddata_en_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4075 ],
            "Q": [ 4087 ],
            "R": [ 118 ]
          }
        },
        "state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 356 ],
            "E": [ 4088 ],
            "Q": [ 4019 ],
            "R": [ 118 ]
          }
        },
        "state_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 287 ],
            "E": [ 4088 ],
            "Q": [ 4020 ],
            "R": [ 118 ]
          }
        },
        "storage[0]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 439 ],
            "Q": [ 719 ]
          }
        },
        "storage[0]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 439 ],
            "Q": [ 503 ]
          }
        },
        "storage[0]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 439 ],
            "Q": [ 827 ]
          }
        },
        "storage[0]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 439 ],
            "Q": [ 530 ]
          }
        },
        "storage[0]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 439 ],
            "Q": [ 587 ]
          }
        },
        "storage[0]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 439 ],
            "Q": [ 1069 ]
          }
        },
        "storage[0]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 439 ],
            "Q": [ 748 ]
          }
        },
        "storage[0]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 439 ],
            "Q": [ 851 ]
          }
        },
        "storage[0]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 439 ],
            "Q": [ 878 ]
          }
        },
        "storage[0]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 439 ],
            "Q": [ 905 ]
          }
        },
        "storage[0]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 439 ],
            "Q": [ 937 ]
          }
        },
        "storage[0]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 439 ],
            "Q": [ 959 ]
          }
        },
        "storage[0]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 439 ],
            "Q": [ 692 ]
          }
        },
        "storage[0]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 439 ],
            "Q": [ 986 ]
          }
        },
        "storage[0]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 439 ],
            "Q": [ 1013 ]
          }
        },
        "storage[0]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 439 ],
            "Q": [ 1040 ]
          }
        },
        "storage[0]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 439 ],
            "Q": [ 393 ]
          }
        },
        "storage[0]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 439 ],
            "Q": [ 800 ]
          }
        },
        "storage[0]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 439 ],
            "Q": [ 773 ]
          }
        },
        "storage[0]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 439 ],
            "Q": [ 638 ]
          }
        },
        "storage[0]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 439 ],
            "Q": [ 611 ]
          }
        },
        "storage[0]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 439 ],
            "Q": [ 665 ]
          }
        },
        "storage[0]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 439 ],
            "Q": [ 557 ]
          }
        },
        "storage[0]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 439 ],
            "Q": [ 476 ]
          }
        },
        "storage[10]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 431 ],
            "Q": [ 715 ]
          }
        },
        "storage[10]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 431 ],
            "Q": [ 499 ]
          }
        },
        "storage[10]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 431 ],
            "Q": [ 823 ]
          }
        },
        "storage[10]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 431 ],
            "Q": [ 526 ]
          }
        },
        "storage[10]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 431 ],
            "Q": [ 580 ]
          }
        },
        "storage[10]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 431 ],
            "Q": [ 1060 ]
          }
        },
        "storage[10]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 431 ],
            "Q": [ 739 ]
          }
        },
        "storage[10]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 431 ],
            "Q": [ 847 ]
          }
        },
        "storage[10]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 431 ],
            "Q": [ 874 ]
          }
        },
        "storage[10]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 431 ],
            "Q": [ 901 ]
          }
        },
        "storage[10]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 431 ],
            "Q": [ 928 ]
          }
        },
        "storage[10]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 431 ],
            "Q": [ 955 ]
          }
        },
        "storage[10]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 431 ],
            "Q": [ 688 ]
          }
        },
        "storage[10]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 431 ],
            "Q": [ 982 ]
          }
        },
        "storage[10]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 431 ],
            "Q": [ 1009 ]
          }
        },
        "storage[10]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 431 ],
            "Q": [ 1036 ]
          }
        },
        "storage[10]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 431 ],
            "Q": [ 389 ]
          }
        },
        "storage[10]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 431 ],
            "Q": [ 796 ]
          }
        },
        "storage[10]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 431 ],
            "Q": [ 769 ]
          }
        },
        "storage[10]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 431 ],
            "Q": [ 634 ]
          }
        },
        "storage[10]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 431 ],
            "Q": [ 607 ]
          }
        },
        "storage[10]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 431 ],
            "Q": [ 661 ]
          }
        },
        "storage[10]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 431 ],
            "Q": [ 553 ]
          }
        },
        "storage[10]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 431 ],
            "Q": [ 472 ]
          }
        },
        "storage[11]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 430 ],
            "Q": [ 713 ]
          }
        },
        "storage[11]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 430 ],
            "Q": [ 497 ]
          }
        },
        "storage[11]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 430 ],
            "Q": [ 821 ]
          }
        },
        "storage[11]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 430 ],
            "Q": [ 524 ]
          }
        },
        "storage[11]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 430 ],
            "Q": [ 578 ]
          }
        },
        "storage[11]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 430 ],
            "Q": [ 1058 ]
          }
        },
        "storage[11]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 430 ],
            "Q": [ 737 ]
          }
        },
        "storage[11]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 430 ],
            "Q": [ 845 ]
          }
        },
        "storage[11]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 430 ],
            "Q": [ 872 ]
          }
        },
        "storage[11]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 430 ],
            "Q": [ 899 ]
          }
        },
        "storage[11]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 430 ],
            "Q": [ 926 ]
          }
        },
        "storage[11]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 430 ],
            "Q": [ 953 ]
          }
        },
        "storage[11]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 430 ],
            "Q": [ 686 ]
          }
        },
        "storage[11]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 430 ],
            "Q": [ 980 ]
          }
        },
        "storage[11]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 430 ],
            "Q": [ 1007 ]
          }
        },
        "storage[11]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 430 ],
            "Q": [ 1034 ]
          }
        },
        "storage[11]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 430 ],
            "Q": [ 387 ]
          }
        },
        "storage[11]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 430 ],
            "Q": [ 794 ]
          }
        },
        "storage[11]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 430 ],
            "Q": [ 767 ]
          }
        },
        "storage[11]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 430 ],
            "Q": [ 632 ]
          }
        },
        "storage[11]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 430 ],
            "Q": [ 605 ]
          }
        },
        "storage[11]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 430 ],
            "Q": [ 659 ]
          }
        },
        "storage[11]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 430 ],
            "Q": [ 551 ]
          }
        },
        "storage[11]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 430 ],
            "Q": [ 470 ]
          }
        },
        "storage[12]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 427 ],
            "Q": [ 725 ]
          }
        },
        "storage[12]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 427 ],
            "Q": [ 509 ]
          }
        },
        "storage[12]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 427 ],
            "Q": [ 833 ]
          }
        },
        "storage[12]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 427 ],
            "Q": [ 528 ]
          }
        },
        "storage[12]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 427 ],
            "Q": [ 591 ]
          }
        },
        "storage[12]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 427 ],
            "Q": [ 1071 ]
          }
        },
        "storage[12]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 427 ],
            "Q": [ 750 ]
          }
        },
        "storage[12]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 427 ],
            "Q": [ 857 ]
          }
        },
        "storage[12]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 427 ],
            "Q": [ 876 ]
          }
        },
        "storage[12]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 427 ],
            "Q": [ 903 ]
          }
        },
        "storage[12]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 427 ],
            "Q": [ 939 ]
          }
        },
        "storage[12]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 427 ],
            "Q": [ 965 ]
          }
        },
        "storage[12]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 427 ],
            "Q": [ 698 ]
          }
        },
        "storage[12]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 427 ],
            "Q": [ 992 ]
          }
        },
        "storage[12]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 427 ],
            "Q": [ 1019 ]
          }
        },
        "storage[12]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 427 ],
            "Q": [ 1046 ]
          }
        },
        "storage[12]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 427 ],
            "Q": [ 391 ]
          }
        },
        "storage[12]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 427 ],
            "Q": [ 798 ]
          }
        },
        "storage[12]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 427 ],
            "Q": [ 771 ]
          }
        },
        "storage[12]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 427 ],
            "Q": [ 644 ]
          }
        },
        "storage[12]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 427 ],
            "Q": [ 617 ]
          }
        },
        "storage[12]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 427 ],
            "Q": [ 671 ]
          }
        },
        "storage[12]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 427 ],
            "Q": [ 563 ]
          }
        },
        "storage[12]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 427 ],
            "Q": [ 474 ]
          }
        },
        "storage[13]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 428 ],
            "Q": [ 723 ]
          }
        },
        "storage[13]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 428 ],
            "Q": [ 507 ]
          }
        },
        "storage[13]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 428 ],
            "Q": [ 831 ]
          }
        },
        "storage[13]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 428 ],
            "Q": [ 529 ]
          }
        },
        "storage[13]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 428 ],
            "Q": [ 592 ]
          }
        },
        "storage[13]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 428 ],
            "Q": [ 1072 ]
          }
        },
        "storage[13]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 428 ],
            "Q": [ 751 ]
          }
        },
        "storage[13]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 428 ],
            "Q": [ 855 ]
          }
        },
        "storage[13]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 428 ],
            "Q": [ 877 ]
          }
        },
        "storage[13]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 428 ],
            "Q": [ 904 ]
          }
        },
        "storage[13]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 428 ],
            "Q": [ 940 ]
          }
        },
        "storage[13]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 428 ],
            "Q": [ 963 ]
          }
        },
        "storage[13]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 428 ],
            "Q": [ 696 ]
          }
        },
        "storage[13]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 428 ],
            "Q": [ 990 ]
          }
        },
        "storage[13]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 428 ],
            "Q": [ 1017 ]
          }
        },
        "storage[13]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 428 ],
            "Q": [ 1044 ]
          }
        },
        "storage[13]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 428 ],
            "Q": [ 392 ]
          }
        },
        "storage[13]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 428 ],
            "Q": [ 799 ]
          }
        },
        "storage[13]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 428 ],
            "Q": [ 772 ]
          }
        },
        "storage[13]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 428 ],
            "Q": [ 642 ]
          }
        },
        "storage[13]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 428 ],
            "Q": [ 615 ]
          }
        },
        "storage[13]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 428 ],
            "Q": [ 669 ]
          }
        },
        "storage[13]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 428 ],
            "Q": [ 561 ]
          }
        },
        "storage[13]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 428 ],
            "Q": [ 475 ]
          }
        },
        "storage[14]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 426 ],
            "Q": [ 716 ]
          }
        },
        "storage[14]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 426 ],
            "Q": [ 500 ]
          }
        },
        "storage[14]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 426 ],
            "Q": [ 824 ]
          }
        },
        "storage[14]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 426 ],
            "Q": [ 527 ]
          }
        },
        "storage[14]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 426 ],
            "Q": [ 581 ]
          }
        },
        "storage[14]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 426 ],
            "Q": [ 1061 ]
          }
        },
        "storage[14]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 426 ],
            "Q": [ 740 ]
          }
        },
        "storage[14]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 426 ],
            "Q": [ 848 ]
          }
        },
        "storage[14]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 426 ],
            "Q": [ 875 ]
          }
        },
        "storage[14]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 426 ],
            "Q": [ 902 ]
          }
        },
        "storage[14]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 426 ],
            "Q": [ 929 ]
          }
        },
        "storage[14]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 426 ],
            "Q": [ 956 ]
          }
        },
        "storage[14]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 426 ],
            "Q": [ 689 ]
          }
        },
        "storage[14]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 426 ],
            "Q": [ 983 ]
          }
        },
        "storage[14]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 426 ],
            "Q": [ 1010 ]
          }
        },
        "storage[14]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 426 ],
            "Q": [ 1037 ]
          }
        },
        "storage[14]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 426 ],
            "Q": [ 390 ]
          }
        },
        "storage[14]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 426 ],
            "Q": [ 797 ]
          }
        },
        "storage[14]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 426 ],
            "Q": [ 770 ]
          }
        },
        "storage[14]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 426 ],
            "Q": [ 635 ]
          }
        },
        "storage[14]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 426 ],
            "Q": [ 608 ]
          }
        },
        "storage[14]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 426 ],
            "Q": [ 662 ]
          }
        },
        "storage[14]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 426 ],
            "Q": [ 554 ]
          }
        },
        "storage[14]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 426 ],
            "Q": [ 473 ]
          }
        },
        "storage[15]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 425 ],
            "Q": [ 714 ]
          }
        },
        "storage[15]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 425 ],
            "Q": [ 498 ]
          }
        },
        "storage[15]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 425 ],
            "Q": [ 822 ]
          }
        },
        "storage[15]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 425 ],
            "Q": [ 525 ]
          }
        },
        "storage[15]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 425 ],
            "Q": [ 579 ]
          }
        },
        "storage[15]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 425 ],
            "Q": [ 1059 ]
          }
        },
        "storage[15]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 425 ],
            "Q": [ 738 ]
          }
        },
        "storage[15]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 425 ],
            "Q": [ 846 ]
          }
        },
        "storage[15]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 425 ],
            "Q": [ 873 ]
          }
        },
        "storage[15]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 425 ],
            "Q": [ 900 ]
          }
        },
        "storage[15]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 425 ],
            "Q": [ 927 ]
          }
        },
        "storage[15]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 425 ],
            "Q": [ 954 ]
          }
        },
        "storage[15]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 425 ],
            "Q": [ 687 ]
          }
        },
        "storage[15]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 425 ],
            "Q": [ 981 ]
          }
        },
        "storage[15]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 425 ],
            "Q": [ 1008 ]
          }
        },
        "storage[15]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 425 ],
            "Q": [ 1035 ]
          }
        },
        "storage[15]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 425 ],
            "Q": [ 388 ]
          }
        },
        "storage[15]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 425 ],
            "Q": [ 795 ]
          }
        },
        "storage[15]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 425 ],
            "Q": [ 768 ]
          }
        },
        "storage[15]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 425 ],
            "Q": [ 633 ]
          }
        },
        "storage[15]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 425 ],
            "Q": [ 606 ]
          }
        },
        "storage[15]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 425 ],
            "Q": [ 660 ]
          }
        },
        "storage[15]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 425 ],
            "Q": [ 552 ]
          }
        },
        "storage[15]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 425 ],
            "Q": [ 471 ]
          }
        },
        "storage[1]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 438 ],
            "Q": [ 720 ]
          }
        },
        "storage[1]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 438 ],
            "Q": [ 504 ]
          }
        },
        "storage[1]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 438 ],
            "Q": [ 828 ]
          }
        },
        "storage[1]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 438 ],
            "Q": [ 531 ]
          }
        },
        "storage[1]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 438 ],
            "Q": [ 589 ]
          }
        },
        "storage[1]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 438 ],
            "Q": [ 1067 ]
          }
        },
        "storage[1]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 438 ],
            "Q": [ 746 ]
          }
        },
        "storage[1]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 438 ],
            "Q": [ 852 ]
          }
        },
        "storage[1]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 438 ],
            "Q": [ 879 ]
          }
        },
        "storage[1]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 438 ],
            "Q": [ 906 ]
          }
        },
        "storage[1]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 438 ],
            "Q": [ 935 ]
          }
        },
        "storage[1]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 438 ],
            "Q": [ 960 ]
          }
        },
        "storage[1]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 438 ],
            "Q": [ 693 ]
          }
        },
        "storage[1]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 438 ],
            "Q": [ 987 ]
          }
        },
        "storage[1]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 438 ],
            "Q": [ 1014 ]
          }
        },
        "storage[1]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 438 ],
            "Q": [ 1041 ]
          }
        },
        "storage[1]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 438 ],
            "Q": [ 394 ]
          }
        },
        "storage[1]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 438 ],
            "Q": [ 801 ]
          }
        },
        "storage[1]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 438 ],
            "Q": [ 774 ]
          }
        },
        "storage[1]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 438 ],
            "Q": [ 639 ]
          }
        },
        "storage[1]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 438 ],
            "Q": [ 612 ]
          }
        },
        "storage[1]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 438 ],
            "Q": [ 666 ]
          }
        },
        "storage[1]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 438 ],
            "Q": [ 558 ]
          }
        },
        "storage[1]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 438 ],
            "Q": [ 477 ]
          }
        },
        "storage[2]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 437 ],
            "Q": [ 710 ]
          }
        },
        "storage[2]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 437 ],
            "Q": [ 494 ]
          }
        },
        "storage[2]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 437 ],
            "Q": [ 818 ]
          }
        },
        "storage[2]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 437 ],
            "Q": [ 535 ]
          }
        },
        "storage[2]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 437 ],
            "Q": [ 575 ]
          }
        },
        "storage[2]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 437 ],
            "Q": [ 1055 ]
          }
        },
        "storage[2]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 437 ],
            "Q": [ 734 ]
          }
        },
        "storage[2]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 437 ],
            "Q": [ 842 ]
          }
        },
        "storage[2]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 437 ],
            "Q": [ 883 ]
          }
        },
        "storage[2]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 437 ],
            "Q": [ 910 ]
          }
        },
        "storage[2]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 437 ],
            "Q": [ 923 ]
          }
        },
        "storage[2]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 437 ],
            "Q": [ 950 ]
          }
        },
        "storage[2]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 437 ],
            "Q": [ 683 ]
          }
        },
        "storage[2]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 437 ],
            "Q": [ 977 ]
          }
        },
        "storage[2]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 437 ],
            "Q": [ 1004 ]
          }
        },
        "storage[2]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 437 ],
            "Q": [ 1031 ]
          }
        },
        "storage[2]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 437 ],
            "Q": [ 398 ]
          }
        },
        "storage[2]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 437 ],
            "Q": [ 805 ]
          }
        },
        "storage[2]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 437 ],
            "Q": [ 778 ]
          }
        },
        "storage[2]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 437 ],
            "Q": [ 629 ]
          }
        },
        "storage[2]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 437 ],
            "Q": [ 602 ]
          }
        },
        "storage[2]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 437 ],
            "Q": [ 656 ]
          }
        },
        "storage[2]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 437 ],
            "Q": [ 548 ]
          }
        },
        "storage[2]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 437 ],
            "Q": [ 481 ]
          }
        },
        "storage[3]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 436 ],
            "Q": [ 711 ]
          }
        },
        "storage[3]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 436 ],
            "Q": [ 495 ]
          }
        },
        "storage[3]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 436 ],
            "Q": [ 819 ]
          }
        },
        "storage[3]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 436 ],
            "Q": [ 533 ]
          }
        },
        "storage[3]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 436 ],
            "Q": [ 576 ]
          }
        },
        "storage[3]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 436 ],
            "Q": [ 1056 ]
          }
        },
        "storage[3]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 436 ],
            "Q": [ 735 ]
          }
        },
        "storage[3]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 436 ],
            "Q": [ 843 ]
          }
        },
        "storage[3]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 436 ],
            "Q": [ 881 ]
          }
        },
        "storage[3]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 436 ],
            "Q": [ 908 ]
          }
        },
        "storage[3]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 436 ],
            "Q": [ 924 ]
          }
        },
        "storage[3]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 436 ],
            "Q": [ 951 ]
          }
        },
        "storage[3]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 436 ],
            "Q": [ 684 ]
          }
        },
        "storage[3]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 436 ],
            "Q": [ 978 ]
          }
        },
        "storage[3]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 436 ],
            "Q": [ 1005 ]
          }
        },
        "storage[3]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 436 ],
            "Q": [ 1032 ]
          }
        },
        "storage[3]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 436 ],
            "Q": [ 396 ]
          }
        },
        "storage[3]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 436 ],
            "Q": [ 803 ]
          }
        },
        "storage[3]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 436 ],
            "Q": [ 776 ]
          }
        },
        "storage[3]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 436 ],
            "Q": [ 630 ]
          }
        },
        "storage[3]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 436 ],
            "Q": [ 603 ]
          }
        },
        "storage[3]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 436 ],
            "Q": [ 657 ]
          }
        },
        "storage[3]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 436 ],
            "Q": [ 549 ]
          }
        },
        "storage[3]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 436 ],
            "Q": [ 479 ]
          }
        },
        "storage[4]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 443 ],
            "Q": [ 726 ]
          }
        },
        "storage[4]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 443 ],
            "Q": [ 510 ]
          }
        },
        "storage[4]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 443 ],
            "Q": [ 834 ]
          }
        },
        "storage[4]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 443 ],
            "Q": [ 537 ]
          }
        },
        "storage[4]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 443 ],
            "Q": [ 588 ]
          }
        },
        "storage[4]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 443 ],
            "Q": [ 1070 ]
          }
        },
        "storage[4]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 443 ],
            "Q": [ 749 ]
          }
        },
        "storage[4]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 443 ],
            "Q": [ 858 ]
          }
        },
        "storage[4]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 443 ],
            "Q": [ 885 ]
          }
        },
        "storage[4]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 443 ],
            "Q": [ 912 ]
          }
        },
        "storage[4]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 443 ],
            "Q": [ 938 ]
          }
        },
        "storage[4]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 443 ],
            "Q": [ 966 ]
          }
        },
        "storage[4]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 443 ],
            "Q": [ 699 ]
          }
        },
        "storage[4]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 443 ],
            "Q": [ 993 ]
          }
        },
        "storage[4]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 443 ],
            "Q": [ 1020 ]
          }
        },
        "storage[4]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 443 ],
            "Q": [ 1047 ]
          }
        },
        "storage[4]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 443 ],
            "Q": [ 400 ]
          }
        },
        "storage[4]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 443 ],
            "Q": [ 807 ]
          }
        },
        "storage[4]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 443 ],
            "Q": [ 780 ]
          }
        },
        "storage[4]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 443 ],
            "Q": [ 645 ]
          }
        },
        "storage[4]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 443 ],
            "Q": [ 618 ]
          }
        },
        "storage[4]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 443 ],
            "Q": [ 672 ]
          }
        },
        "storage[4]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 443 ],
            "Q": [ 564 ]
          }
        },
        "storage[4]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 443 ],
            "Q": [ 483 ]
          }
        },
        "storage[5]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 442 ],
            "Q": [ 727 ]
          }
        },
        "storage[5]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 442 ],
            "Q": [ 511 ]
          }
        },
        "storage[5]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 442 ],
            "Q": [ 835 ]
          }
        },
        "storage[5]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 442 ],
            "Q": [ 538 ]
          }
        },
        "storage[5]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 442 ],
            "Q": [ 590 ]
          }
        },
        "storage[5]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 442 ],
            "Q": [ 1068 ]
          }
        },
        "storage[5]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 442 ],
            "Q": [ 747 ]
          }
        },
        "storage[5]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 442 ],
            "Q": [ 859 ]
          }
        },
        "storage[5]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 442 ],
            "Q": [ 886 ]
          }
        },
        "storage[5]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 442 ],
            "Q": [ 913 ]
          }
        },
        "storage[5]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 442 ],
            "Q": [ 936 ]
          }
        },
        "storage[5]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 442 ],
            "Q": [ 967 ]
          }
        },
        "storage[5]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 442 ],
            "Q": [ 700 ]
          }
        },
        "storage[5]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 442 ],
            "Q": [ 994 ]
          }
        },
        "storage[5]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 442 ],
            "Q": [ 1021 ]
          }
        },
        "storage[5]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 442 ],
            "Q": [ 1048 ]
          }
        },
        "storage[5]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 442 ],
            "Q": [ 401 ]
          }
        },
        "storage[5]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 442 ],
            "Q": [ 808 ]
          }
        },
        "storage[5]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 442 ],
            "Q": [ 781 ]
          }
        },
        "storage[5]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 442 ],
            "Q": [ 646 ]
          }
        },
        "storage[5]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 442 ],
            "Q": [ 619 ]
          }
        },
        "storage[5]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 442 ],
            "Q": [ 673 ]
          }
        },
        "storage[5]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 442 ],
            "Q": [ 565 ]
          }
        },
        "storage[5]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 442 ],
            "Q": [ 484 ]
          }
        },
        "storage[6]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 441 ],
            "Q": [ 717 ]
          }
        },
        "storage[6]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 441 ],
            "Q": [ 501 ]
          }
        },
        "storage[6]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 441 ],
            "Q": [ 825 ]
          }
        },
        "storage[6]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 441 ],
            "Q": [ 536 ]
          }
        },
        "storage[6]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 441 ],
            "Q": [ 582 ]
          }
        },
        "storage[6]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 441 ],
            "Q": [ 1062 ]
          }
        },
        "storage[6]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 441 ],
            "Q": [ 741 ]
          }
        },
        "storage[6]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 441 ],
            "Q": [ 849 ]
          }
        },
        "storage[6]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 441 ],
            "Q": [ 884 ]
          }
        },
        "storage[6]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 441 ],
            "Q": [ 911 ]
          }
        },
        "storage[6]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 441 ],
            "Q": [ 930 ]
          }
        },
        "storage[6]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 441 ],
            "Q": [ 957 ]
          }
        },
        "storage[6]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 441 ],
            "Q": [ 690 ]
          }
        },
        "storage[6]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 441 ],
            "Q": [ 984 ]
          }
        },
        "storage[6]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 441 ],
            "Q": [ 1011 ]
          }
        },
        "storage[6]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 441 ],
            "Q": [ 1038 ]
          }
        },
        "storage[6]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 441 ],
            "Q": [ 399 ]
          }
        },
        "storage[6]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 441 ],
            "Q": [ 806 ]
          }
        },
        "storage[6]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 441 ],
            "Q": [ 779 ]
          }
        },
        "storage[6]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 441 ],
            "Q": [ 636 ]
          }
        },
        "storage[6]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 441 ],
            "Q": [ 609 ]
          }
        },
        "storage[6]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 441 ],
            "Q": [ 663 ]
          }
        },
        "storage[6]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 441 ],
            "Q": [ 555 ]
          }
        },
        "storage[6]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 441 ],
            "Q": [ 482 ]
          }
        },
        "storage[7]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 440 ],
            "Q": [ 718 ]
          }
        },
        "storage[7]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 440 ],
            "Q": [ 502 ]
          }
        },
        "storage[7]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 440 ],
            "Q": [ 826 ]
          }
        },
        "storage[7]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 440 ],
            "Q": [ 534 ]
          }
        },
        "storage[7]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 440 ],
            "Q": [ 583 ]
          }
        },
        "storage[7]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 440 ],
            "Q": [ 1063 ]
          }
        },
        "storage[7]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 440 ],
            "Q": [ 742 ]
          }
        },
        "storage[7]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 440 ],
            "Q": [ 850 ]
          }
        },
        "storage[7]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 440 ],
            "Q": [ 882 ]
          }
        },
        "storage[7]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 440 ],
            "Q": [ 909 ]
          }
        },
        "storage[7]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 440 ],
            "Q": [ 931 ]
          }
        },
        "storage[7]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 440 ],
            "Q": [ 958 ]
          }
        },
        "storage[7]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 440 ],
            "Q": [ 691 ]
          }
        },
        "storage[7]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 440 ],
            "Q": [ 985 ]
          }
        },
        "storage[7]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 440 ],
            "Q": [ 1012 ]
          }
        },
        "storage[7]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 440 ],
            "Q": [ 1039 ]
          }
        },
        "storage[7]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 440 ],
            "Q": [ 397 ]
          }
        },
        "storage[7]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 440 ],
            "Q": [ 804 ]
          }
        },
        "storage[7]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 440 ],
            "Q": [ 777 ]
          }
        },
        "storage[7]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 440 ],
            "Q": [ 637 ]
          }
        },
        "storage[7]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 440 ],
            "Q": [ 610 ]
          }
        },
        "storage[7]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 440 ],
            "Q": [ 664 ]
          }
        },
        "storage[7]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 440 ],
            "Q": [ 556 ]
          }
        },
        "storage[7]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 440 ],
            "Q": [ 480 ]
          }
        },
        "storage[8]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 433 ],
            "Q": [ 724 ]
          }
        },
        "storage[8]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 433 ],
            "Q": [ 508 ]
          }
        },
        "storage[8]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 433 ],
            "Q": [ 832 ]
          }
        },
        "storage[8]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 433 ],
            "Q": [ 521 ]
          }
        },
        "storage[8]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 433 ],
            "Q": [ 584 ]
          }
        },
        "storage[8]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 433 ],
            "Q": [ 1064 ]
          }
        },
        "storage[8]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 433 ],
            "Q": [ 743 ]
          }
        },
        "storage[8]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 433 ],
            "Q": [ 856 ]
          }
        },
        "storage[8]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 433 ],
            "Q": [ 869 ]
          }
        },
        "storage[8]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 433 ],
            "Q": [ 896 ]
          }
        },
        "storage[8]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 433 ],
            "Q": [ 932 ]
          }
        },
        "storage[8]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 433 ],
            "Q": [ 964 ]
          }
        },
        "storage[8]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 433 ],
            "Q": [ 697 ]
          }
        },
        "storage[8]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 433 ],
            "Q": [ 991 ]
          }
        },
        "storage[8]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 433 ],
            "Q": [ 1018 ]
          }
        },
        "storage[8]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 433 ],
            "Q": [ 1045 ]
          }
        },
        "storage[8]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 433 ],
            "Q": [ 384 ]
          }
        },
        "storage[8]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 433 ],
            "Q": [ 791 ]
          }
        },
        "storage[8]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 433 ],
            "Q": [ 764 ]
          }
        },
        "storage[8]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 433 ],
            "Q": [ 643 ]
          }
        },
        "storage[8]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 433 ],
            "Q": [ 616 ]
          }
        },
        "storage[8]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 433 ],
            "Q": [ 670 ]
          }
        },
        "storage[8]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 433 ],
            "Q": [ 562 ]
          }
        },
        "storage[8]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 433 ],
            "Q": [ 467 ]
          }
        },
        "storage[9]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 432 ],
            "Q": [ 722 ]
          }
        },
        "storage[9]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 432 ],
            "Q": [ 506 ]
          }
        },
        "storage[9]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 432 ],
            "Q": [ 830 ]
          }
        },
        "storage[9]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 432 ],
            "Q": [ 522 ]
          }
        },
        "storage[9]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 432 ],
            "Q": [ 585 ]
          }
        },
        "storage[9]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 432 ],
            "Q": [ 1065 ]
          }
        },
        "storage[9]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 432 ],
            "Q": [ 744 ]
          }
        },
        "storage[9]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 432 ],
            "Q": [ 854 ]
          }
        },
        "storage[9]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 432 ],
            "Q": [ 870 ]
          }
        },
        "storage[9]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 432 ],
            "Q": [ 897 ]
          }
        },
        "storage[9]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 432 ],
            "Q": [ 933 ]
          }
        },
        "storage[9]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 432 ],
            "Q": [ 962 ]
          }
        },
        "storage[9]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 432 ],
            "Q": [ 695 ]
          }
        },
        "storage[9]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 432 ],
            "Q": [ 989 ]
          }
        },
        "storage[9]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 432 ],
            "Q": [ 1016 ]
          }
        },
        "storage[9]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 432 ],
            "Q": [ 1043 ]
          }
        },
        "storage[9]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 432 ],
            "Q": [ 385 ]
          }
        },
        "storage[9]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 432 ],
            "Q": [ 792 ]
          }
        },
        "storage[9]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 432 ],
            "Q": [ 765 ]
          }
        },
        "storage[9]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 432 ],
            "Q": [ 641 ]
          }
        },
        "storage[9]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 432 ],
            "Q": [ 614 ]
          }
        },
        "storage[9]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 432 ],
            "Q": [ 668 ]
          }
        },
        "storage[9]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 432 ],
            "Q": [ 560 ]
          }
        },
        "storage[9]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 432 ],
            "Q": [ 468 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1096 ],
            "Q": [ 1687 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1096 ],
            "Q": [ 1444 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1096 ],
            "Q": [ 1579 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1096 ],
            "Q": [ 1525 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1096 ],
            "Q": [ 1552 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1096 ],
            "Q": [ 1951 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1096 ],
            "Q": [ 1630 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1096 ],
            "Q": [ 1738 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1096 ],
            "Q": [ 1765 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1096 ],
            "Q": [ 1792 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1096 ],
            "Q": [ 1819 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1096 ],
            "Q": [ 1846 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1096 ],
            "Q": [ 1498 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1096 ],
            "Q": [ 1873 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1096 ],
            "Q": [ 1900 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1096 ],
            "Q": [ 1927 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1096 ],
            "Q": [ 1307 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1096 ],
            "Q": [ 1714 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1096 ],
            "Q": [ 1471 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1096 ],
            "Q": [ 1417 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1096 ],
            "Q": [ 1606 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1096 ],
            "Q": [ 1390 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1096 ],
            "Q": [ 1660 ]
          }
        },
        "storage_1[0]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1096 ],
            "Q": [ 1363 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1089 ],
            "Q": [ 1683 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1089 ],
            "Q": [ 1440 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1089 ],
            "Q": [ 1575 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1089 ],
            "Q": [ 1521 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1089 ],
            "Q": [ 1548 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1089 ],
            "Q": [ 1947 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1089 ],
            "Q": [ 1626 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1089 ],
            "Q": [ 1734 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1089 ],
            "Q": [ 1761 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1089 ],
            "Q": [ 1788 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1089 ],
            "Q": [ 1815 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1089 ],
            "Q": [ 1842 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1089 ],
            "Q": [ 1494 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1089 ],
            "Q": [ 1869 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1089 ],
            "Q": [ 1896 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1089 ],
            "Q": [ 1923 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1089 ],
            "Q": [ 1303 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1089 ],
            "Q": [ 1710 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1089 ],
            "Q": [ 1467 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1089 ],
            "Q": [ 1413 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1089 ],
            "Q": [ 1602 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1089 ],
            "Q": [ 1386 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1089 ],
            "Q": [ 1656 ]
          }
        },
        "storage_1[10]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1089 ],
            "Q": [ 1359 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1088 ],
            "Q": [ 1681 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1088 ],
            "Q": [ 1438 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1088 ],
            "Q": [ 1573 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1088 ],
            "Q": [ 1519 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1088 ],
            "Q": [ 1546 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1088 ],
            "Q": [ 1945 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1088 ],
            "Q": [ 1624 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1088 ],
            "Q": [ 1732 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1088 ],
            "Q": [ 1759 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1088 ],
            "Q": [ 1786 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1088 ],
            "Q": [ 1813 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1088 ],
            "Q": [ 1840 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1088 ],
            "Q": [ 1492 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1088 ],
            "Q": [ 1867 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1088 ],
            "Q": [ 1894 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1088 ],
            "Q": [ 1921 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1088 ],
            "Q": [ 1301 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1088 ],
            "Q": [ 1708 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1088 ],
            "Q": [ 1465 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1088 ],
            "Q": [ 1411 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1088 ],
            "Q": [ 1600 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1088 ],
            "Q": [ 1384 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1088 ],
            "Q": [ 1654 ]
          }
        },
        "storage_1[11]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1088 ],
            "Q": [ 1357 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1086 ],
            "Q": [ 1693 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1086 ],
            "Q": [ 1450 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1086 ],
            "Q": [ 1577 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1086 ],
            "Q": [ 1531 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1086 ],
            "Q": [ 1550 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1086 ],
            "Q": [ 1957 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1086 ],
            "Q": [ 1636 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1086 ],
            "Q": [ 1744 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1086 ],
            "Q": [ 1771 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1086 ],
            "Q": [ 1798 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1086 ],
            "Q": [ 1817 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1086 ],
            "Q": [ 1844 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1086 ],
            "Q": [ 1504 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1086 ],
            "Q": [ 1879 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1086 ],
            "Q": [ 1906 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1086 ],
            "Q": [ 1933 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1086 ],
            "Q": [ 1313 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1086 ],
            "Q": [ 1720 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1086 ],
            "Q": [ 1477 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1086 ],
            "Q": [ 1423 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1086 ],
            "Q": [ 1612 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1086 ],
            "Q": [ 1388 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1086 ],
            "Q": [ 1658 ]
          }
        },
        "storage_1[12]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1086 ],
            "Q": [ 1369 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1085 ],
            "Q": [ 1691 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1085 ],
            "Q": [ 1448 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1085 ],
            "Q": [ 1578 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1085 ],
            "Q": [ 1529 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1085 ],
            "Q": [ 1551 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1085 ],
            "Q": [ 1955 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1085 ],
            "Q": [ 1634 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1085 ],
            "Q": [ 1742 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1085 ],
            "Q": [ 1769 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1085 ],
            "Q": [ 1796 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1085 ],
            "Q": [ 1818 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1085 ],
            "Q": [ 1845 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1085 ],
            "Q": [ 1502 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1085 ],
            "Q": [ 1877 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1085 ],
            "Q": [ 1904 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1085 ],
            "Q": [ 1931 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1085 ],
            "Q": [ 1311 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1085 ],
            "Q": [ 1718 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1085 ],
            "Q": [ 1475 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1085 ],
            "Q": [ 1421 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1085 ],
            "Q": [ 1610 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1085 ],
            "Q": [ 1389 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1085 ],
            "Q": [ 1659 ]
          }
        },
        "storage_1[13]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1085 ],
            "Q": [ 1367 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1084 ],
            "Q": [ 1684 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1084 ],
            "Q": [ 1441 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1084 ],
            "Q": [ 1576 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1084 ],
            "Q": [ 1522 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1084 ],
            "Q": [ 1549 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1084 ],
            "Q": [ 1948 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1084 ],
            "Q": [ 1627 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1084 ],
            "Q": [ 1735 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1084 ],
            "Q": [ 1762 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1084 ],
            "Q": [ 1789 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1084 ],
            "Q": [ 1816 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1084 ],
            "Q": [ 1843 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1084 ],
            "Q": [ 1495 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1084 ],
            "Q": [ 1870 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1084 ],
            "Q": [ 1897 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1084 ],
            "Q": [ 1924 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1084 ],
            "Q": [ 1304 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1084 ],
            "Q": [ 1711 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1084 ],
            "Q": [ 1468 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1084 ],
            "Q": [ 1414 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1084 ],
            "Q": [ 1603 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1084 ],
            "Q": [ 1387 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1084 ],
            "Q": [ 1657 ]
          }
        },
        "storage_1[14]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1084 ],
            "Q": [ 1360 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1083 ],
            "Q": [ 1682 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1083 ],
            "Q": [ 1439 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1083 ],
            "Q": [ 1574 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1083 ],
            "Q": [ 1520 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1083 ],
            "Q": [ 1547 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1083 ],
            "Q": [ 1946 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1083 ],
            "Q": [ 1625 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1083 ],
            "Q": [ 1733 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1083 ],
            "Q": [ 1760 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1083 ],
            "Q": [ 1787 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1083 ],
            "Q": [ 1814 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1083 ],
            "Q": [ 1841 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1083 ],
            "Q": [ 1493 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1083 ],
            "Q": [ 1868 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1083 ],
            "Q": [ 1895 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1083 ],
            "Q": [ 1922 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1083 ],
            "Q": [ 1302 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1083 ],
            "Q": [ 1709 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1083 ],
            "Q": [ 1466 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1083 ],
            "Q": [ 1412 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1083 ],
            "Q": [ 1601 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1083 ],
            "Q": [ 1385 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1083 ],
            "Q": [ 1655 ]
          }
        },
        "storage_1[15]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1083 ],
            "Q": [ 1358 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1097 ],
            "Q": [ 1688 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1097 ],
            "Q": [ 1445 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1097 ],
            "Q": [ 1580 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1097 ],
            "Q": [ 1526 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1097 ],
            "Q": [ 1553 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1097 ],
            "Q": [ 1952 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1097 ],
            "Q": [ 1631 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1097 ],
            "Q": [ 1739 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1097 ],
            "Q": [ 1766 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1097 ],
            "Q": [ 1793 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1097 ],
            "Q": [ 1820 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1097 ],
            "Q": [ 1847 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1097 ],
            "Q": [ 1499 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1097 ],
            "Q": [ 1874 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1097 ],
            "Q": [ 1901 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1097 ],
            "Q": [ 1928 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1097 ],
            "Q": [ 1308 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1097 ],
            "Q": [ 1715 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1097 ],
            "Q": [ 1472 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1097 ],
            "Q": [ 1418 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1097 ],
            "Q": [ 1607 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1097 ],
            "Q": [ 1391 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1097 ],
            "Q": [ 1661 ]
          }
        },
        "storage_1[1]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1097 ],
            "Q": [ 1364 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1095 ],
            "Q": [ 1678 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1095 ],
            "Q": [ 1435 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1095 ],
            "Q": [ 1584 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1095 ],
            "Q": [ 1516 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1095 ],
            "Q": [ 1557 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1095 ],
            "Q": [ 1942 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1095 ],
            "Q": [ 1621 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1095 ],
            "Q": [ 1729 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1095 ],
            "Q": [ 1756 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1095 ],
            "Q": [ 1783 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1095 ],
            "Q": [ 1824 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1095 ],
            "Q": [ 1851 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1095 ],
            "Q": [ 1489 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1095 ],
            "Q": [ 1864 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1095 ],
            "Q": [ 1891 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1095 ],
            "Q": [ 1918 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1095 ],
            "Q": [ 1298 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1095 ],
            "Q": [ 1705 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1095 ],
            "Q": [ 1462 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1095 ],
            "Q": [ 1408 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1095 ],
            "Q": [ 1597 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1095 ],
            "Q": [ 1395 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1095 ],
            "Q": [ 1665 ]
          }
        },
        "storage_1[2]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1095 ],
            "Q": [ 1354 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1094 ],
            "Q": [ 1679 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1094 ],
            "Q": [ 1436 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1094 ],
            "Q": [ 1582 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1094 ],
            "Q": [ 1517 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1094 ],
            "Q": [ 1555 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1094 ],
            "Q": [ 1943 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1094 ],
            "Q": [ 1622 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1094 ],
            "Q": [ 1730 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1094 ],
            "Q": [ 1757 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1094 ],
            "Q": [ 1784 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1094 ],
            "Q": [ 1822 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1094 ],
            "Q": [ 1849 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1094 ],
            "Q": [ 1490 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1094 ],
            "Q": [ 1865 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1094 ],
            "Q": [ 1892 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1094 ],
            "Q": [ 1919 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1094 ],
            "Q": [ 1299 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1094 ],
            "Q": [ 1706 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1094 ],
            "Q": [ 1463 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1094 ],
            "Q": [ 1409 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1094 ],
            "Q": [ 1598 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1094 ],
            "Q": [ 1393 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1094 ],
            "Q": [ 1663 ]
          }
        },
        "storage_1[3]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1094 ],
            "Q": [ 1355 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1101 ],
            "Q": [ 1694 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1101 ],
            "Q": [ 1451 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1101 ],
            "Q": [ 1586 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1101 ],
            "Q": [ 1532 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1101 ],
            "Q": [ 1559 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1101 ],
            "Q": [ 1958 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1101 ],
            "Q": [ 1637 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1101 ],
            "Q": [ 1745 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1101 ],
            "Q": [ 1772 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1101 ],
            "Q": [ 1799 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1101 ],
            "Q": [ 1826 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1101 ],
            "Q": [ 1853 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1101 ],
            "Q": [ 1505 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1101 ],
            "Q": [ 1880 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1101 ],
            "Q": [ 1907 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1101 ],
            "Q": [ 1934 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1101 ],
            "Q": [ 1314 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1101 ],
            "Q": [ 1721 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1101 ],
            "Q": [ 1478 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1101 ],
            "Q": [ 1424 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1101 ],
            "Q": [ 1613 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1101 ],
            "Q": [ 1397 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1101 ],
            "Q": [ 1667 ]
          }
        },
        "storage_1[4]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1101 ],
            "Q": [ 1370 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1100 ],
            "Q": [ 1695 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1100 ],
            "Q": [ 1452 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1100 ],
            "Q": [ 1587 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1100 ],
            "Q": [ 1533 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1100 ],
            "Q": [ 1560 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1100 ],
            "Q": [ 1959 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1100 ],
            "Q": [ 1638 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1100 ],
            "Q": [ 1746 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1100 ],
            "Q": [ 1773 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1100 ],
            "Q": [ 1800 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1100 ],
            "Q": [ 1827 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1100 ],
            "Q": [ 1854 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1100 ],
            "Q": [ 1506 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1100 ],
            "Q": [ 1881 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1100 ],
            "Q": [ 1908 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1100 ],
            "Q": [ 1935 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1100 ],
            "Q": [ 1315 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1100 ],
            "Q": [ 1722 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1100 ],
            "Q": [ 1479 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1100 ],
            "Q": [ 1425 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1100 ],
            "Q": [ 1614 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1100 ],
            "Q": [ 1398 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1100 ],
            "Q": [ 1668 ]
          }
        },
        "storage_1[5]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1100 ],
            "Q": [ 1371 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1099 ],
            "Q": [ 1685 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1099 ],
            "Q": [ 1442 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1099 ],
            "Q": [ 1585 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1099 ],
            "Q": [ 1523 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1099 ],
            "Q": [ 1558 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1099 ],
            "Q": [ 1949 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1099 ],
            "Q": [ 1628 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1099 ],
            "Q": [ 1736 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1099 ],
            "Q": [ 1763 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1099 ],
            "Q": [ 1790 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1099 ],
            "Q": [ 1825 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1099 ],
            "Q": [ 1852 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1099 ],
            "Q": [ 1496 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1099 ],
            "Q": [ 1871 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1099 ],
            "Q": [ 1898 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1099 ],
            "Q": [ 1925 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1099 ],
            "Q": [ 1305 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1099 ],
            "Q": [ 1712 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1099 ],
            "Q": [ 1469 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1099 ],
            "Q": [ 1415 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1099 ],
            "Q": [ 1604 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1099 ],
            "Q": [ 1396 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1099 ],
            "Q": [ 1666 ]
          }
        },
        "storage_1[6]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1099 ],
            "Q": [ 1361 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1098 ],
            "Q": [ 1686 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1098 ],
            "Q": [ 1443 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1098 ],
            "Q": [ 1583 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1098 ],
            "Q": [ 1524 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1098 ],
            "Q": [ 1556 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1098 ],
            "Q": [ 1950 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1098 ],
            "Q": [ 1629 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1098 ],
            "Q": [ 1737 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1098 ],
            "Q": [ 1764 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1098 ],
            "Q": [ 1791 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1098 ],
            "Q": [ 1823 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1098 ],
            "Q": [ 1850 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1098 ],
            "Q": [ 1497 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1098 ],
            "Q": [ 1872 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1098 ],
            "Q": [ 1899 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1098 ],
            "Q": [ 1926 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1098 ],
            "Q": [ 1306 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1098 ],
            "Q": [ 1713 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1098 ],
            "Q": [ 1470 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1098 ],
            "Q": [ 1416 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1098 ],
            "Q": [ 1605 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1098 ],
            "Q": [ 1394 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1098 ],
            "Q": [ 1664 ]
          }
        },
        "storage_1[7]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1098 ],
            "Q": [ 1362 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1091 ],
            "Q": [ 1692 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1091 ],
            "Q": [ 1449 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1091 ],
            "Q": [ 1570 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1091 ],
            "Q": [ 1530 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1091 ],
            "Q": [ 1543 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1091 ],
            "Q": [ 1956 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1091 ],
            "Q": [ 1635 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1091 ],
            "Q": [ 1743 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1091 ],
            "Q": [ 1770 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1091 ],
            "Q": [ 1797 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1091 ],
            "Q": [ 1810 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1091 ],
            "Q": [ 1837 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1091 ],
            "Q": [ 1503 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1091 ],
            "Q": [ 1878 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1091 ],
            "Q": [ 1905 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1091 ],
            "Q": [ 1932 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1091 ],
            "Q": [ 1312 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1091 ],
            "Q": [ 1719 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1091 ],
            "Q": [ 1476 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1091 ],
            "Q": [ 1422 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1091 ],
            "Q": [ 1611 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1091 ],
            "Q": [ 1381 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1091 ],
            "Q": [ 1651 ]
          }
        },
        "storage_1[8]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1091 ],
            "Q": [ 1368 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 1090 ],
            "Q": [ 1690 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 1090 ],
            "Q": [ 1447 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 1090 ],
            "Q": [ 1571 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 1090 ],
            "Q": [ 1528 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 1090 ],
            "Q": [ 1544 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 1090 ],
            "Q": [ 1954 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 1090 ],
            "Q": [ 1633 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 1090 ],
            "Q": [ 1741 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 1090 ],
            "Q": [ 1768 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 1090 ],
            "Q": [ 1795 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 1090 ],
            "Q": [ 1811 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 1090 ],
            "Q": [ 1838 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 1090 ],
            "Q": [ 1501 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 1090 ],
            "Q": [ 1876 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 1090 ],
            "Q": [ 1903 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 1090 ],
            "Q": [ 1930 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 1090 ],
            "Q": [ 1310 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 1090 ],
            "Q": [ 1717 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 1090 ],
            "Q": [ 1474 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 1090 ],
            "Q": [ 1420 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 1090 ],
            "Q": [ 1609 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 1090 ],
            "Q": [ 1382 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 1090 ],
            "Q": [ 1652 ]
          }
        },
        "storage_1[9]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 1090 ],
            "Q": [ 1366 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4089 ],
            "Q": [ 2531 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4089 ],
            "Q": [ 2306 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4089 ],
            "Q": [ 2278 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4089 ],
            "Q": [ 2474 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4089 ],
            "Q": [ 2224 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4089 ],
            "Q": [ 2762 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4089 ],
            "Q": [ 2444 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4089 ],
            "Q": [ 2555 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4089 ],
            "Q": [ 2576 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4089 ],
            "Q": [ 2605 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4089 ],
            "Q": [ 2636 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4089 ],
            "Q": [ 2657 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4089 ],
            "Q": [ 2192 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4089 ],
            "Q": [ 2690 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4089 ],
            "Q": [ 2713 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4089 ],
            "Q": [ 2740 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4089 ],
            "Q": [ 2108 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4089 ],
            "Q": [ 2499 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4089 ],
            "Q": [ 2165 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4089 ],
            "Q": [ 2390 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4089 ],
            "Q": [ 2364 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4089 ],
            "Q": [ 2333 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4089 ],
            "Q": [ 2420 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4089 ],
            "Q": [ 2254 ]
          }
        },
        "storage_2[0]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 2142 ],
            "I3": [ 1120 ],
            "O": [ 4089 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4090 ],
            "Q": [ 2527 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4090 ],
            "Q": [ 2313 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4090 ],
            "Q": [ 2271 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4090 ],
            "Q": [ 2464 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4090 ],
            "Q": [ 2215 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4090 ],
            "Q": [ 2771 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4090 ],
            "Q": [ 2440 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4090 ],
            "Q": [ 2551 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4090 ],
            "Q": [ 2585 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4090 ],
            "Q": [ 2612 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4090 ],
            "Q": [ 2632 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4090 ],
            "Q": [ 2666 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4090 ],
            "Q": [ 2201 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4090 ],
            "Q": [ 2686 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4090 ],
            "Q": [ 2720 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4090 ],
            "Q": [ 2747 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4090 ],
            "Q": [ 2115 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4090 ],
            "Q": [ 2492 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4090 ],
            "Q": [ 2174 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4090 ],
            "Q": [ 2381 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4090 ],
            "Q": [ 2360 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4090 ],
            "Q": [ 2340 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4090 ],
            "Q": [ 2416 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4090 ],
            "Q": [ 2250 ]
          }
        },
        "storage_2[10]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 1118 ],
            "I3": [ 2142 ],
            "O": [ 4090 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4091 ],
            "Q": [ 2525 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4091 ],
            "Q": [ 2315 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4091 ],
            "Q": [ 2273 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4091 ],
            "Q": [ 2466 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4091 ],
            "Q": [ 2217 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4091 ],
            "Q": [ 2773 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4091 ],
            "Q": [ 2438 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4091 ],
            "Q": [ 2549 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4091 ],
            "Q": [ 2587 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4091 ],
            "Q": [ 2614 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4091 ],
            "Q": [ 2630 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4091 ],
            "Q": [ 2668 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4091 ],
            "Q": [ 2203 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4091 ],
            "Q": [ 2684 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4091 ],
            "Q": [ 2722 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4091 ],
            "Q": [ 2749 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4091 ],
            "Q": [ 2117 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4091 ],
            "Q": [ 2494 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4091 ],
            "Q": [ 2176 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4091 ],
            "Q": [ 2383 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4091 ],
            "Q": [ 2358 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4091 ],
            "Q": [ 2342 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4091 ],
            "Q": [ 2414 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4091 ],
            "Q": [ 2248 ]
          }
        },
        "storage_2[11]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1118 ],
            "I2": [ 2144 ],
            "I3": [ 2142 ],
            "O": [ 4091 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4092 ],
            "Q": [ 2537 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4092 ],
            "Q": [ 2311 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4092 ],
            "Q": [ 2291 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4092 ],
            "Q": [ 2483 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4092 ],
            "Q": [ 2235 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4092 ],
            "Q": [ 2769 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4092 ],
            "Q": [ 2436 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4092 ],
            "Q": [ 2547 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4092 ],
            "Q": [ 2583 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4092 ],
            "Q": [ 2610 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4092 ],
            "Q": [ 2642 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4092 ],
            "Q": [ 2664 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4092 ],
            "Q": [ 2199 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4092 ],
            "Q": [ 2696 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4092 ],
            "Q": [ 2718 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4092 ],
            "Q": [ 2745 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4092 ],
            "Q": [ 2113 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4092 ],
            "Q": [ 2512 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4092 ],
            "Q": [ 2172 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4092 ],
            "Q": [ 2401 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4092 ],
            "Q": [ 2356 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4092 ],
            "Q": [ 2338 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4092 ],
            "Q": [ 2426 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4092 ],
            "Q": [ 2260 ]
          }
        },
        "storage_2[12]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 2142 ],
            "I3": [ 1113 ],
            "O": [ 4092 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4093 ],
            "Q": [ 2535 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4093 ],
            "Q": [ 2318 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4093 ],
            "Q": [ 2289 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4093 ],
            "Q": [ 2481 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4093 ],
            "Q": [ 2233 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4093 ],
            "Q": [ 2776 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4093 ],
            "Q": [ 2443 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4093 ],
            "Q": [ 2554 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4093 ],
            "Q": [ 2590 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4093 ],
            "Q": [ 2617 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4093 ],
            "Q": [ 2640 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4093 ],
            "Q": [ 2671 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4093 ],
            "Q": [ 2206 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4093 ],
            "Q": [ 2694 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4093 ],
            "Q": [ 2725 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4093 ],
            "Q": [ 2752 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4093 ],
            "Q": [ 2120 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4093 ],
            "Q": [ 2510 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4093 ],
            "Q": [ 2179 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4093 ],
            "Q": [ 2399 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4093 ],
            "Q": [ 2363 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4093 ],
            "Q": [ 2345 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4093 ],
            "Q": [ 2424 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4093 ],
            "Q": [ 2258 ]
          }
        },
        "storage_2[13]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 2144 ],
            "I3": [ 1113 ],
            "O": [ 4093 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4094 ],
            "Q": [ 2528 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4094 ],
            "Q": [ 2314 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4094 ],
            "Q": [ 2272 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4094 ],
            "Q": [ 2465 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4094 ],
            "Q": [ 2216 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4094 ],
            "Q": [ 2772 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4094 ],
            "Q": [ 2441 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4094 ],
            "Q": [ 2552 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4094 ],
            "Q": [ 2586 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4094 ],
            "Q": [ 2613 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4094 ],
            "Q": [ 2633 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4094 ],
            "Q": [ 2667 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4094 ],
            "Q": [ 2202 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4094 ],
            "Q": [ 2687 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4094 ],
            "Q": [ 2721 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4094 ],
            "Q": [ 2748 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4094 ],
            "Q": [ 2116 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4094 ],
            "Q": [ 2493 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4094 ],
            "Q": [ 2175 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4094 ],
            "Q": [ 2382 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4094 ],
            "Q": [ 2361 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4094 ],
            "Q": [ 2341 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4094 ],
            "Q": [ 2417 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4094 ],
            "Q": [ 2251 ]
          }
        },
        "storage_2[14]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 1113 ],
            "I3": [ 2142 ],
            "O": [ 4094 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4095 ],
            "Q": [ 2526 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4095 ],
            "Q": [ 2316 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4095 ],
            "Q": [ 2274 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4095 ],
            "Q": [ 2467 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4095 ],
            "Q": [ 2218 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4095 ],
            "Q": [ 2774 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4095 ],
            "Q": [ 2439 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4095 ],
            "Q": [ 2550 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4095 ],
            "Q": [ 2588 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4095 ],
            "Q": [ 2615 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4095 ],
            "Q": [ 2631 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4095 ],
            "Q": [ 2669 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4095 ],
            "Q": [ 2204 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4095 ],
            "Q": [ 2685 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4095 ],
            "Q": [ 2723 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4095 ],
            "Q": [ 2750 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4095 ],
            "Q": [ 2118 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4095 ],
            "Q": [ 2495 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4095 ],
            "Q": [ 2177 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4095 ],
            "Q": [ 2384 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4095 ],
            "Q": [ 2359 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4095 ],
            "Q": [ 2343 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4095 ],
            "Q": [ 2415 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4095 ],
            "Q": [ 2249 ]
          }
        },
        "storage_2[15]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1113 ],
            "I2": [ 2144 ],
            "I3": [ 2142 ],
            "O": [ 4095 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4096 ],
            "Q": [ 2538 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4096 ],
            "Q": [ 2304 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4096 ],
            "Q": [ 2279 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4096 ],
            "Q": [ 2475 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4096 ],
            "Q": [ 2222 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4096 ],
            "Q": [ 2763 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4096 ],
            "Q": [ 2451 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4096 ],
            "Q": [ 2562 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4096 ],
            "Q": [ 2577 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4096 ],
            "Q": [ 2603 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4096 ],
            "Q": [ 2643 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4096 ],
            "Q": [ 2658 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4096 ],
            "Q": [ 2193 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4096 ],
            "Q": [ 2697 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4096 ],
            "Q": [ 2711 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4096 ],
            "Q": [ 2738 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4096 ],
            "Q": [ 2106 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4096 ],
            "Q": [ 2500 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4096 ],
            "Q": [ 2166 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4096 ],
            "Q": [ 2388 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4096 ],
            "Q": [ 2371 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4096 ],
            "Q": [ 2331 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4096 ],
            "Q": [ 2427 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4096 ],
            "Q": [ 2261 ]
          }
        },
        "storage_2[1]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 2144 ],
            "I3": [ 1120 ],
            "O": [ 4096 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4097 ],
            "Q": [ 2522 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4097 ],
            "Q": [ 2301 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4097 ],
            "Q": [ 2284 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4097 ],
            "Q": [ 2471 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4097 ],
            "Q": [ 2228 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4097 ],
            "Q": [ 2759 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4097 ],
            "Q": [ 2449 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4097 ],
            "Q": [ 2560 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4097 ],
            "Q": [ 2573 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4097 ],
            "Q": [ 2600 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4097 ],
            "Q": [ 2627 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4097 ],
            "Q": [ 2654 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4097 ],
            "Q": [ 2189 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4097 ],
            "Q": [ 2681 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4097 ],
            "Q": [ 2708 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4097 ],
            "Q": [ 2735 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4097 ],
            "Q": [ 2103 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4097 ],
            "Q": [ 2505 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4097 ],
            "Q": [ 2162 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4097 ],
            "Q": [ 2394 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4097 ],
            "Q": [ 2369 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4097 ],
            "Q": [ 2328 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4097 ],
            "Q": [ 2411 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4097 ],
            "Q": [ 2245 ]
          }
        },
        "storage_2[2]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 1120 ],
            "I3": [ 2142 ],
            "O": [ 4097 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4098 ],
            "Q": [ 2529 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4098 ],
            "Q": [ 2308 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4098 ],
            "Q": [ 2285 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4098 ],
            "Q": [ 2478 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4098 ],
            "Q": [ 2229 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4098 ],
            "Q": [ 2766 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4098 ],
            "Q": [ 2447 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4098 ],
            "Q": [ 2558 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4098 ],
            "Q": [ 2580 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4098 ],
            "Q": [ 2607 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4098 ],
            "Q": [ 2634 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4098 ],
            "Q": [ 2661 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4098 ],
            "Q": [ 2196 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4098 ],
            "Q": [ 2688 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4098 ],
            "Q": [ 2715 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4098 ],
            "Q": [ 2742 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4098 ],
            "Q": [ 2110 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4098 ],
            "Q": [ 2506 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4098 ],
            "Q": [ 2169 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4098 ],
            "Q": [ 2395 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4098 ],
            "Q": [ 2367 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4098 ],
            "Q": [ 2335 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4098 ],
            "Q": [ 2418 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4098 ],
            "Q": [ 2252 ]
          }
        },
        "storage_2[3]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1120 ],
            "I2": [ 2144 ],
            "I3": [ 2142 ],
            "O": [ 4098 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4099 ],
            "Q": [ 2532 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4099 ],
            "Q": [ 2307 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4099 ],
            "Q": [ 2280 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4099 ],
            "Q": [ 2476 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4099 ],
            "Q": [ 2225 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4099 ],
            "Q": [ 2764 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4099 ],
            "Q": [ 2445 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4099 ],
            "Q": [ 2556 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4099 ],
            "Q": [ 2578 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4099 ],
            "Q": [ 2606 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4099 ],
            "Q": [ 2637 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4099 ],
            "Q": [ 2659 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4099 ],
            "Q": [ 2194 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4099 ],
            "Q": [ 2691 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4099 ],
            "Q": [ 2714 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4099 ],
            "Q": [ 2741 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4099 ],
            "Q": [ 2109 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4099 ],
            "Q": [ 2501 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4099 ],
            "Q": [ 2167 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4099 ],
            "Q": [ 2391 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4099 ],
            "Q": [ 2365 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4099 ],
            "Q": [ 2334 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4099 ],
            "Q": [ 2421 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4099 ],
            "Q": [ 2255 ]
          }
        },
        "storage_2[4]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 2142 ],
            "I3": [ 1121 ],
            "O": [ 4099 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4100 ],
            "Q": [ 2539 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4100 ],
            "Q": [ 2305 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4100 ],
            "Q": [ 2281 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4100 ],
            "Q": [ 2477 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4100 ],
            "Q": [ 2223 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4100 ],
            "Q": [ 2765 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4100 ],
            "Q": [ 2452 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4100 ],
            "Q": [ 2563 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4100 ],
            "Q": [ 2579 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4100 ],
            "Q": [ 2604 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4100 ],
            "Q": [ 2644 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4100 ],
            "Q": [ 2660 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4100 ],
            "Q": [ 2195 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4100 ],
            "Q": [ 2698 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4100 ],
            "Q": [ 2712 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4100 ],
            "Q": [ 2739 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4100 ],
            "Q": [ 2107 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4100 ],
            "Q": [ 2502 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4100 ],
            "Q": [ 2168 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4100 ],
            "Q": [ 2389 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4100 ],
            "Q": [ 2372 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4100 ],
            "Q": [ 2332 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4100 ],
            "Q": [ 2428 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4100 ],
            "Q": [ 2262 ]
          }
        },
        "storage_2[5]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 2144 ],
            "I3": [ 1121 ],
            "O": [ 4100 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4101 ],
            "Q": [ 2523 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4101 ],
            "Q": [ 2302 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4101 ],
            "Q": [ 2286 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4101 ],
            "Q": [ 2472 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4101 ],
            "Q": [ 2230 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4101 ],
            "Q": [ 2760 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4101 ],
            "Q": [ 2450 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4101 ],
            "Q": [ 2561 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4101 ],
            "Q": [ 2574 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4101 ],
            "Q": [ 2601 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4101 ],
            "Q": [ 2628 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4101 ],
            "Q": [ 2655 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4101 ],
            "Q": [ 2190 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4101 ],
            "Q": [ 2682 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4101 ],
            "Q": [ 2709 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4101 ],
            "Q": [ 2736 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4101 ],
            "Q": [ 2104 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4101 ],
            "Q": [ 2507 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4101 ],
            "Q": [ 2163 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4101 ],
            "Q": [ 2396 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4101 ],
            "Q": [ 2370 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4101 ],
            "Q": [ 2329 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4101 ],
            "Q": [ 2412 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4101 ],
            "Q": [ 2246 ]
          }
        },
        "storage_2[6]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 1121 ],
            "I3": [ 2142 ],
            "O": [ 4101 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4102 ],
            "Q": [ 2530 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4102 ],
            "Q": [ 2309 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4102 ],
            "Q": [ 2287 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4102 ],
            "Q": [ 2479 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4102 ],
            "Q": [ 2231 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4102 ],
            "Q": [ 2767 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4102 ],
            "Q": [ 2448 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4102 ],
            "Q": [ 2559 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4102 ],
            "Q": [ 2581 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4102 ],
            "Q": [ 2608 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4102 ],
            "Q": [ 2635 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4102 ],
            "Q": [ 2662 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4102 ],
            "Q": [ 2197 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4102 ],
            "Q": [ 2689 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4102 ],
            "Q": [ 2716 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4102 ],
            "Q": [ 2743 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4102 ],
            "Q": [ 2111 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4102 ],
            "Q": [ 2508 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4102 ],
            "Q": [ 2170 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4102 ],
            "Q": [ 2397 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4102 ],
            "Q": [ 2368 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4102 ],
            "Q": [ 2336 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4102 ],
            "Q": [ 2419 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4102 ],
            "Q": [ 2253 ]
          }
        },
        "storage_2[7]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1121 ],
            "I2": [ 2144 ],
            "I3": [ 2142 ],
            "O": [ 4102 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4103 ],
            "Q": [ 2536 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4103 ],
            "Q": [ 2310 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4103 ],
            "Q": [ 2290 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4103 ],
            "Q": [ 2482 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4103 ],
            "Q": [ 2234 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4103 ],
            "Q": [ 2768 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4103 ],
            "Q": [ 2435 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4103 ],
            "Q": [ 2546 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4103 ],
            "Q": [ 2582 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4103 ],
            "Q": [ 2609 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4103 ],
            "Q": [ 2641 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4103 ],
            "Q": [ 2663 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4103 ],
            "Q": [ 2198 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4103 ],
            "Q": [ 2695 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4103 ],
            "Q": [ 2717 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4103 ],
            "Q": [ 2744 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4103 ],
            "Q": [ 2112 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4103 ],
            "Q": [ 2511 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4103 ],
            "Q": [ 2171 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4103 ],
            "Q": [ 2400 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4103 ],
            "Q": [ 2355 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4103 ],
            "Q": [ 2337 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4103 ],
            "Q": [ 2425 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4103 ],
            "Q": [ 2259 ]
          }
        },
        "storage_2[8]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 2142 ],
            "I3": [ 1118 ],
            "O": [ 4103 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4104 ],
            "Q": [ 2534 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4104 ],
            "Q": [ 2317 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4104 ],
            "Q": [ 2288 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4104 ],
            "Q": [ 2480 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4104 ],
            "Q": [ 2232 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4104 ],
            "Q": [ 2775 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4104 ],
            "Q": [ 2442 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4104 ],
            "Q": [ 2553 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4104 ],
            "Q": [ 2589 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4104 ],
            "Q": [ 2616 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4104 ],
            "Q": [ 2639 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4104 ],
            "Q": [ 2670 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4104 ],
            "Q": [ 2205 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4104 ],
            "Q": [ 2693 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4104 ],
            "Q": [ 2724 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4104 ],
            "Q": [ 2751 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4104 ],
            "Q": [ 2119 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4104 ],
            "Q": [ 2509 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4104 ],
            "Q": [ 2178 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4104 ],
            "Q": [ 2398 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4104 ],
            "Q": [ 2362 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4104 ],
            "Q": [ 2344 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4104 ],
            "Q": [ 2423 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4104 ],
            "Q": [ 2257 ]
          }
        },
        "storage_2[9]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 2144 ],
            "I3": [ 1118 ],
            "O": [ 4104 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4105 ],
            "Q": [ 3344 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4105 ],
            "Q": [ 3236 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4105 ],
            "Q": [ 3209 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4105 ],
            "Q": [ 3290 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4105 ],
            "Q": [ 3182 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4105 ],
            "Q": [ 3581 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4105 ],
            "Q": [ 3260 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4105 ],
            "Q": [ 3368 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4105 ],
            "Q": [ 3395 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4105 ],
            "Q": [ 3422 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4105 ],
            "Q": [ 3449 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4105 ],
            "Q": [ 3476 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4105 ],
            "Q": [ 3074 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4105 ],
            "Q": [ 3503 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4105 ],
            "Q": [ 3530 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4105 ],
            "Q": [ 3557 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4105 ],
            "Q": [ 2934 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4105 ],
            "Q": [ 3317 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4105 ],
            "Q": [ 3047 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4105 ],
            "Q": [ 3101 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4105 ],
            "Q": [ 3128 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4105 ],
            "Q": [ 3020 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4105 ],
            "Q": [ 3155 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4105 ],
            "Q": [ 2993 ]
          }
        },
        "storage_3[0]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 2964 ],
            "I3": [ 1123 ],
            "O": [ 4105 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4106 ],
            "Q": [ 3340 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4106 ],
            "Q": [ 3232 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4106 ],
            "Q": [ 3205 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4106 ],
            "Q": [ 3286 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4106 ],
            "Q": [ 3178 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4106 ],
            "Q": [ 3577 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4106 ],
            "Q": [ 3256 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4106 ],
            "Q": [ 3364 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4106 ],
            "Q": [ 3391 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4106 ],
            "Q": [ 3418 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4106 ],
            "Q": [ 3445 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4106 ],
            "Q": [ 3472 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4106 ],
            "Q": [ 3070 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4106 ],
            "Q": [ 3499 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4106 ],
            "Q": [ 3526 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4106 ],
            "Q": [ 3553 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4106 ],
            "Q": [ 2930 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4106 ],
            "Q": [ 3313 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4106 ],
            "Q": [ 3043 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4106 ],
            "Q": [ 3097 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4106 ],
            "Q": [ 3124 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4106 ],
            "Q": [ 3016 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4106 ],
            "Q": [ 3151 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4106 ],
            "Q": [ 2989 ]
          }
        },
        "storage_3[10]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 1119 ],
            "I3": [ 2964 ],
            "O": [ 4106 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4107 ],
            "Q": [ 3338 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4107 ],
            "Q": [ 3230 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4107 ],
            "Q": [ 3203 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4107 ],
            "Q": [ 3284 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4107 ],
            "Q": [ 3176 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4107 ],
            "Q": [ 3575 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4107 ],
            "Q": [ 3254 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4107 ],
            "Q": [ 3362 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4107 ],
            "Q": [ 3389 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4107 ],
            "Q": [ 3416 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4107 ],
            "Q": [ 3443 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4107 ],
            "Q": [ 3470 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4107 ],
            "Q": [ 3068 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4107 ],
            "Q": [ 3497 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4107 ],
            "Q": [ 3524 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4107 ],
            "Q": [ 3551 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4107 ],
            "Q": [ 2928 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4107 ],
            "Q": [ 3311 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4107 ],
            "Q": [ 3041 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4107 ],
            "Q": [ 3095 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4107 ],
            "Q": [ 3122 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4107 ],
            "Q": [ 3014 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4107 ],
            "Q": [ 3149 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4107 ],
            "Q": [ 2987 ]
          }
        },
        "storage_3[11]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1119 ],
            "I2": [ 2966 ],
            "I3": [ 2964 ],
            "O": [ 4107 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4108 ],
            "Q": [ 3342 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4108 ],
            "Q": [ 3234 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4108 ],
            "Q": [ 3215 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4108 ],
            "Q": [ 3296 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4108 ],
            "Q": [ 3188 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4108 ],
            "Q": [ 3587 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4108 ],
            "Q": [ 3258 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4108 ],
            "Q": [ 3366 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4108 ],
            "Q": [ 3401 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4108 ],
            "Q": [ 3428 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4108 ],
            "Q": [ 3455 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4108 ],
            "Q": [ 3482 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4108 ],
            "Q": [ 3080 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4108 ],
            "Q": [ 3509 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4108 ],
            "Q": [ 3528 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4108 ],
            "Q": [ 3563 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4108 ],
            "Q": [ 2932 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4108 ],
            "Q": [ 3315 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4108 ],
            "Q": [ 3053 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4108 ],
            "Q": [ 3099 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4108 ],
            "Q": [ 3134 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4108 ],
            "Q": [ 3026 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4108 ],
            "Q": [ 3161 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4108 ],
            "Q": [ 2991 ]
          }
        },
        "storage_3[12]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 2964 ],
            "I3": [ 1117 ],
            "O": [ 4108 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4109 ],
            "Q": [ 3343 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4109 ],
            "Q": [ 3235 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4109 ],
            "Q": [ 3213 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4109 ],
            "Q": [ 3294 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4109 ],
            "Q": [ 3186 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4109 ],
            "Q": [ 3585 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4109 ],
            "Q": [ 3259 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4109 ],
            "Q": [ 3367 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4109 ],
            "Q": [ 3399 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4109 ],
            "Q": [ 3426 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4109 ],
            "Q": [ 3453 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4109 ],
            "Q": [ 3480 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4109 ],
            "Q": [ 3078 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4109 ],
            "Q": [ 3507 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4109 ],
            "Q": [ 3529 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4109 ],
            "Q": [ 3561 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4109 ],
            "Q": [ 2933 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4109 ],
            "Q": [ 3316 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4109 ],
            "Q": [ 3051 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4109 ],
            "Q": [ 3100 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4109 ],
            "Q": [ 3132 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4109 ],
            "Q": [ 3024 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4109 ],
            "Q": [ 3159 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4109 ],
            "Q": [ 2992 ]
          }
        },
        "storage_3[13]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2964 ],
            "I2": [ 2966 ],
            "I3": [ 1117 ],
            "O": [ 4109 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4110 ],
            "Q": [ 3341 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4110 ],
            "Q": [ 3233 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4110 ],
            "Q": [ 3206 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4110 ],
            "Q": [ 3287 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4110 ],
            "Q": [ 3179 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4110 ],
            "Q": [ 3578 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4110 ],
            "Q": [ 3257 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4110 ],
            "Q": [ 3365 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4110 ],
            "Q": [ 3392 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4110 ],
            "Q": [ 3419 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4110 ],
            "Q": [ 3446 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4110 ],
            "Q": [ 3473 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4110 ],
            "Q": [ 3071 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4110 ],
            "Q": [ 3500 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4110 ],
            "Q": [ 3527 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4110 ],
            "Q": [ 3554 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4110 ],
            "Q": [ 2931 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4110 ],
            "Q": [ 3314 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4110 ],
            "Q": [ 3044 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4110 ],
            "Q": [ 3098 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4110 ],
            "Q": [ 3125 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4110 ],
            "Q": [ 3017 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4110 ],
            "Q": [ 3152 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4110 ],
            "Q": [ 2990 ]
          }
        },
        "storage_3[14]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 1117 ],
            "I3": [ 2964 ],
            "O": [ 4110 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4111 ],
            "Q": [ 3339 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4111 ],
            "Q": [ 3231 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4111 ],
            "Q": [ 3204 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4111 ],
            "Q": [ 3285 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4111 ],
            "Q": [ 3177 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4111 ],
            "Q": [ 3576 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4111 ],
            "Q": [ 3255 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4111 ],
            "Q": [ 3363 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4111 ],
            "Q": [ 3390 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4111 ],
            "Q": [ 3417 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4111 ],
            "Q": [ 3444 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4111 ],
            "Q": [ 3471 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4111 ],
            "Q": [ 3069 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4111 ],
            "Q": [ 3498 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4111 ],
            "Q": [ 3525 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4111 ],
            "Q": [ 3552 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4111 ],
            "Q": [ 2929 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4111 ],
            "Q": [ 3312 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4111 ],
            "Q": [ 3042 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4111 ],
            "Q": [ 3096 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4111 ],
            "Q": [ 3123 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4111 ],
            "Q": [ 3015 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4111 ],
            "Q": [ 3150 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4111 ],
            "Q": [ 2988 ]
          }
        },
        "storage_3[15]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1117 ],
            "I2": [ 2966 ],
            "I3": [ 2964 ],
            "O": [ 4111 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4112 ],
            "Q": [ 3345 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4112 ],
            "Q": [ 3237 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4112 ],
            "Q": [ 3210 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4112 ],
            "Q": [ 3291 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4112 ],
            "Q": [ 3183 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4112 ],
            "Q": [ 3582 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4112 ],
            "Q": [ 3261 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4112 ],
            "Q": [ 3369 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4112 ],
            "Q": [ 3396 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4112 ],
            "Q": [ 3423 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4112 ],
            "Q": [ 3450 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4112 ],
            "Q": [ 3477 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4112 ],
            "Q": [ 3075 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4112 ],
            "Q": [ 3504 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4112 ],
            "Q": [ 3531 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4112 ],
            "Q": [ 3558 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4112 ],
            "Q": [ 2935 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4112 ],
            "Q": [ 3318 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4112 ],
            "Q": [ 3048 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4112 ],
            "Q": [ 3102 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4112 ],
            "Q": [ 3129 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4112 ],
            "Q": [ 3021 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4112 ],
            "Q": [ 3156 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4112 ],
            "Q": [ 2994 ]
          }
        },
        "storage_3[1]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2964 ],
            "I2": [ 2966 ],
            "I3": [ 1123 ],
            "O": [ 4112 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4113 ],
            "Q": [ 3349 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4113 ],
            "Q": [ 3241 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4113 ],
            "Q": [ 3200 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4113 ],
            "Q": [ 3281 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4113 ],
            "Q": [ 3173 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4113 ],
            "Q": [ 3572 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4113 ],
            "Q": [ 3265 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4113 ],
            "Q": [ 3373 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4113 ],
            "Q": [ 3386 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4113 ],
            "Q": [ 3413 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4113 ],
            "Q": [ 3440 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4113 ],
            "Q": [ 3467 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4113 ],
            "Q": [ 3065 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4113 ],
            "Q": [ 3494 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4113 ],
            "Q": [ 3535 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4113 ],
            "Q": [ 3548 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4113 ],
            "Q": [ 2939 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4113 ],
            "Q": [ 3322 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4113 ],
            "Q": [ 3038 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4113 ],
            "Q": [ 3106 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4113 ],
            "Q": [ 3119 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4113 ],
            "Q": [ 3011 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4113 ],
            "Q": [ 3146 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4113 ],
            "Q": [ 2998 ]
          }
        },
        "storage_3[2]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 1123 ],
            "I3": [ 2964 ],
            "O": [ 4113 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4114 ],
            "Q": [ 3347 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4114 ],
            "Q": [ 3239 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4114 ],
            "Q": [ 3201 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4114 ],
            "Q": [ 3282 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4114 ],
            "Q": [ 3174 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4114 ],
            "Q": [ 3573 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4114 ],
            "Q": [ 3263 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4114 ],
            "Q": [ 3371 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4114 ],
            "Q": [ 3387 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4114 ],
            "Q": [ 3414 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4114 ],
            "Q": [ 3441 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4114 ],
            "Q": [ 3468 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4114 ],
            "Q": [ 3066 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4114 ],
            "Q": [ 3495 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4114 ],
            "Q": [ 3533 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4114 ],
            "Q": [ 3549 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4114 ],
            "Q": [ 2937 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4114 ],
            "Q": [ 3320 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4114 ],
            "Q": [ 3039 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4114 ],
            "Q": [ 3104 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4114 ],
            "Q": [ 3120 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4114 ],
            "Q": [ 3012 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4114 ],
            "Q": [ 3147 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4114 ],
            "Q": [ 2996 ]
          }
        },
        "storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1123 ],
            "I2": [ 2966 ],
            "I3": [ 2964 ],
            "O": [ 4114 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4115 ],
            "Q": [ 3351 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4115 ],
            "Q": [ 3243 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4115 ],
            "Q": [ 3216 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4115 ],
            "Q": [ 3297 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4115 ],
            "Q": [ 3189 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4115 ],
            "Q": [ 3588 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4115 ],
            "Q": [ 3267 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4115 ],
            "Q": [ 3375 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4115 ],
            "Q": [ 3402 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4115 ],
            "Q": [ 3429 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4115 ],
            "Q": [ 3456 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4115 ],
            "Q": [ 3483 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4115 ],
            "Q": [ 3081 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4115 ],
            "Q": [ 3510 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4115 ],
            "Q": [ 3537 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4115 ],
            "Q": [ 3564 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4115 ],
            "Q": [ 2941 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4115 ],
            "Q": [ 3324 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4115 ],
            "Q": [ 3054 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4115 ],
            "Q": [ 3108 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4115 ],
            "Q": [ 3135 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4115 ],
            "Q": [ 3027 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4115 ],
            "Q": [ 3162 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4115 ],
            "Q": [ 3000 ]
          }
        },
        "storage_3[4]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 2964 ],
            "I3": [ 1122 ],
            "O": [ 4115 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4116 ],
            "Q": [ 3352 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4116 ],
            "Q": [ 3244 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4116 ],
            "Q": [ 3217 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4116 ],
            "Q": [ 3298 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4116 ],
            "Q": [ 3190 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4116 ],
            "Q": [ 3589 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4116 ],
            "Q": [ 3268 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4116 ],
            "Q": [ 3376 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4116 ],
            "Q": [ 3403 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4116 ],
            "Q": [ 3430 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4116 ],
            "Q": [ 3457 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4116 ],
            "Q": [ 3484 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4116 ],
            "Q": [ 3082 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4116 ],
            "Q": [ 3511 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4116 ],
            "Q": [ 3538 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4116 ],
            "Q": [ 3565 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4116 ],
            "Q": [ 2942 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4116 ],
            "Q": [ 3325 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4116 ],
            "Q": [ 3055 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4116 ],
            "Q": [ 3109 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4116 ],
            "Q": [ 3136 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4116 ],
            "Q": [ 3028 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4116 ],
            "Q": [ 3163 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4116 ],
            "Q": [ 3001 ]
          }
        },
        "storage_3[5]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2964 ],
            "I2": [ 2966 ],
            "I3": [ 1122 ],
            "O": [ 4116 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4117 ],
            "Q": [ 3350 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4117 ],
            "Q": [ 3242 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4117 ],
            "Q": [ 3207 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4117 ],
            "Q": [ 3288 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4117 ],
            "Q": [ 3180 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4117 ],
            "Q": [ 3579 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4117 ],
            "Q": [ 3266 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4117 ],
            "Q": [ 3374 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4117 ],
            "Q": [ 3393 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4117 ],
            "Q": [ 3420 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4117 ],
            "Q": [ 3447 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4117 ],
            "Q": [ 3474 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4117 ],
            "Q": [ 3072 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4117 ],
            "Q": [ 3501 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4117 ],
            "Q": [ 3536 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4117 ],
            "Q": [ 3555 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4117 ],
            "Q": [ 2940 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4117 ],
            "Q": [ 3323 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4117 ],
            "Q": [ 3045 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4117 ],
            "Q": [ 3107 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4117 ],
            "Q": [ 3126 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4117 ],
            "Q": [ 3018 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4117 ],
            "Q": [ 3153 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4117 ],
            "Q": [ 2999 ]
          }
        },
        "storage_3[6]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 1122 ],
            "I3": [ 2964 ],
            "O": [ 4117 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4118 ],
            "Q": [ 3348 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4118 ],
            "Q": [ 3240 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4118 ],
            "Q": [ 3208 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4118 ],
            "Q": [ 3289 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4118 ],
            "Q": [ 3181 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4118 ],
            "Q": [ 3580 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4118 ],
            "Q": [ 3264 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4118 ],
            "Q": [ 3372 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4118 ],
            "Q": [ 3394 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4118 ],
            "Q": [ 3421 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4118 ],
            "Q": [ 3448 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4118 ],
            "Q": [ 3475 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4118 ],
            "Q": [ 3073 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4118 ],
            "Q": [ 3502 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4118 ],
            "Q": [ 3534 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4118 ],
            "Q": [ 3556 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4118 ],
            "Q": [ 2938 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4118 ],
            "Q": [ 3321 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4118 ],
            "Q": [ 3046 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4118 ],
            "Q": [ 3105 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4118 ],
            "Q": [ 3127 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4118 ],
            "Q": [ 3019 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4118 ],
            "Q": [ 3154 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4118 ],
            "Q": [ 2997 ]
          }
        },
        "storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1122 ],
            "I2": [ 2966 ],
            "I3": [ 2964 ],
            "O": [ 4118 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4119 ],
            "Q": [ 3335 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4119 ],
            "Q": [ 3227 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4119 ],
            "Q": [ 3214 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4119 ],
            "Q": [ 3295 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4119 ],
            "Q": [ 3187 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4119 ],
            "Q": [ 3586 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4119 ],
            "Q": [ 3251 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4119 ],
            "Q": [ 3359 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4119 ],
            "Q": [ 3400 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4119 ],
            "Q": [ 3427 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4119 ],
            "Q": [ 3454 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4119 ],
            "Q": [ 3481 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4119 ],
            "Q": [ 3079 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4119 ],
            "Q": [ 3508 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4119 ],
            "Q": [ 3521 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4119 ],
            "Q": [ 3562 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4119 ],
            "Q": [ 2925 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4119 ],
            "Q": [ 3308 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4119 ],
            "Q": [ 3052 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4119 ],
            "Q": [ 3092 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4119 ],
            "Q": [ 3133 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4119 ],
            "Q": [ 3025 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4119 ],
            "Q": [ 3160 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4119 ],
            "Q": [ 2984 ]
          }
        },
        "storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2966 ],
            "I2": [ 2964 ],
            "I3": [ 1119 ],
            "O": [ 4119 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4021 ],
            "E": [ 4120 ],
            "Q": [ 3336 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4022 ],
            "E": [ 4120 ],
            "Q": [ 3228 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4023 ],
            "E": [ 4120 ],
            "Q": [ 3212 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4024 ],
            "E": [ 4120 ],
            "Q": [ 3293 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4025 ],
            "E": [ 4120 ],
            "Q": [ 3185 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4026 ],
            "E": [ 4120 ],
            "Q": [ 3584 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4027 ],
            "E": [ 4120 ],
            "Q": [ 3252 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4028 ],
            "E": [ 4120 ],
            "Q": [ 3360 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4029 ],
            "E": [ 4120 ],
            "Q": [ 3398 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4030 ],
            "E": [ 4120 ],
            "Q": [ 3425 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4031 ],
            "E": [ 4120 ],
            "Q": [ 3452 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4032 ],
            "E": [ 4120 ],
            "Q": [ 3479 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4033 ],
            "E": [ 4120 ],
            "Q": [ 3077 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4034 ],
            "E": [ 4120 ],
            "Q": [ 3506 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4035 ],
            "E": [ 4120 ],
            "Q": [ 3522 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4017 ],
            "E": [ 4120 ],
            "Q": [ 3560 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 374 ],
            "E": [ 4120 ],
            "Q": [ 2926 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4036 ],
            "E": [ 4120 ],
            "Q": [ 3309 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4037 ],
            "E": [ 4120 ],
            "Q": [ 3050 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4038 ],
            "E": [ 4120 ],
            "Q": [ 3093 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4039 ],
            "E": [ 4120 ],
            "Q": [ 3131 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4040 ],
            "E": [ 4120 ],
            "Q": [ 3023 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4041 ],
            "E": [ 4120 ],
            "Q": [ 3158 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4042 ],
            "E": [ 4120 ],
            "Q": [ 2985 ]
          }
        },
        "storage_3[9]_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2964 ],
            "I2": [ 2966 ],
            "I3": [ 1119 ],
            "O": [ 4120 ]
          }
        },
        "user_port_wishbone_0_ack_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 228 ],
            "I3": [ 220 ],
            "O": [ 179 ]
          }
        },
        "user_port_wishbone_0_cyc_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 223 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 3909 ]
          }
        },
        "user_port_wishbone_0_cyc_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 444 ],
            "I1": [ 1077 ],
            "I2": [ 1110 ],
            "I3": [ 1114 ],
            "O": [ 285 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4070 ],
            "O": [ 174 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4071 ],
            "O": [ 173 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4064 ],
            "O": [ 164 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4065 ],
            "O": [ 163 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4066 ],
            "O": [ 162 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4067 ],
            "O": [ 161 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4068 ],
            "O": [ 160 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4069 ],
            "O": [ 159 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4058 ],
            "O": [ 172 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4059 ],
            "O": [ 171 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4060 ],
            "O": [ 170 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4061 ],
            "O": [ 169 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4062 ],
            "O": [ 168 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4063 ],
            "O": [ 167 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4056 ],
            "O": [ 166 ]
          }
        },
        "user_port_wishbone_0_dat_r_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 226 ],
            "I3": [ 4057 ],
            "O": [ 165 ]
          }
        },
        "user_port_wishbone_0_sel_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 175 ],
            "I1": [ 176 ],
            "I2": [ 230 ],
            "I3": [ 3907 ],
            "O": [ 3849 ]
          }
        },
        "user_port_wishbone_0_stb_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 180 ],
            "I2": [ 3907 ],
            "I3": [ 178 ],
            "O": [ 4121 ]
          }
        },
        "user_port_wishbone_0_stb_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 4121 ],
            "I3": [ 225 ],
            "O": [ 229 ]
          }
        },
        "wb_ctrl_ack_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 4020 ],
            "I3": [ 4019 ],
            "O": [ 111 ]
          }
        },
        "wb_ctrl_cyc_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 109 ],
            "I3": [ 110 ],
            "O": [ 345 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 322 ],
            "O": [ 104 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 320 ],
            "O": [ 103 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 318 ],
            "O": [ 102 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 316 ],
            "O": [ 101 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 314 ],
            "O": [ 100 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 312 ],
            "O": [ 99 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 310 ],
            "O": [ 98 ]
          }
        },
        "wb_ctrl_dat_r_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 302 ],
            "I3": [ 111 ],
            "O": [ 97 ]
          }
        },
        "wb_ctrl_sel_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 105 ],
            "I1": [ 106 ],
            "I2": [ 107 ],
            "I3": [ 108 ],
            "O": [ 4013 ]
          }
        },
        "wb_ctrl_stb_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 109 ],
            "I2": [ 118 ],
            "I3": [ 287 ],
            "O": [ 4088 ]
          }
        },
        "wdata_converter_converter_mux_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5900.1-6716.4|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4122 ],
            "E": [ 4123 ],
            "Q": [ 230 ],
            "R": [ 118 ]
          }
        },
        "wdata_converter_converter_mux_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 230 ],
            "O": [ 4122 ]
          }
        },
        "wdata_converter_converter_mux_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 229 ],
            "I3": [ 118 ],
            "O": [ 4123 ]
          }
        }
      },
      "netnames": {
        "SB_IO_28_D_OUT_0": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7101.12-7101.63"
          }
        },
        "aborted": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:718.5-718.12"
          }
        },
        "aborted_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "aborted_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 223, 177, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "aborted_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 228, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "aborted_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 225, 224, 226, 227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "aborted_litedramwishbone2native_next_value_ce": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:760.5-760.50"
          }
        },
        "array_muxed1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 235, "x", "x" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:865.12-865.24"
          }
        },
        "array_muxed2": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:866.5-866.17"
          }
        },
        "array_muxed2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 238, 239, 240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "array_muxed3": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:867.5-867.17"
          }
        },
        "array_muxed3_SB_DFFSR_D_Q": {
          "hide_name": 0,
          "bits": [ 254, 3816, 245, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "array_muxed3_SB_DFFSR_D_Q_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "array_muxed3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 258, 259, 260, 256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 266, 261, 2054, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 262, 263, 264, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 270, 271, 262, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "array_muxed3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1160, 274, 276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "array_muxed4": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:868.5-868.17"
          }
        },
        "array_muxed4_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 238, 279, 266, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5.13-5.16"
          }
        },
        "count": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:648.5-648.10"
          }
        },
        "count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
          }
        },
        "count_litedramcore_next_value": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:734.5-734.34"
          }
        },
        "csr_interconnect_adr": {
          "hide_name": 0,
          "bits": [ 250, 252, 348, 347, 355, 354, 353, 352, 351, 304, 350, 349, 346, 344 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:822.13-822.33"
          }
        },
        "csr_interconnect_dat_r": {
          "hide_name": 0,
          "bits": [ 4124, 310, 312, 314, 316, 318, 320, 322 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:825.12-825.34",
            "unused_bits": "0 "
          }
        },
        "csr_interconnect_dat_w": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339, 337, 335 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:824.12-824.34"
          }
        },
        "csr_interconnect_we": {
          "hide_name": 0,
          "bits": [ 4007 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:823.6-823.25"
          }
        },
        "csrbank0_init_done0_r": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:781.6-781.27"
          }
        },
        "csrbank0_init_done0_w": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:783.6-783.27"
          }
        },
        "csrbank0_init_error0_r": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:785.6-785.28"
          }
        },
        "csrbank0_init_error0_w": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:787.6-787.28"
          }
        },
        "csrbank1_dfii_control0_r": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:794.12-794.36"
          }
        },
        "csrbank1_dfii_control0_w": {
          "hide_name": 0,
          "bits": [ 4125, 3721, 3850, 3885 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:796.12-796.36",
            "unused_bits": "0 "
          }
        },
        "csrbank1_dfii_pi0_address0_r": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339, 337, 335 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:806.12-806.40"
          }
        },
        "csrbank1_dfii_pi0_address0_re": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:805.5-805.34"
          }
        },
        "csrbank1_dfii_pi0_address0_w": {
          "hide_name": 0,
          "bits": [ 331, 330, 328, 342, 341, 340, 338, 336 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:808.12-808.40"
          }
        },
        "csrbank1_dfii_pi0_address1_r": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:802.12-802.40"
          }
        },
        "csrbank1_dfii_pi0_address1_re": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:801.5-801.34"
          }
        },
        "csrbank1_dfii_pi0_address1_w": {
          "hide_name": 0,
          "bits": [ 334, 333, 332, 326, 324 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:804.12-804.40"
          }
        },
        "csrbank1_dfii_pi0_baddress0_r": {
          "hide_name": 0,
          "bits": [ 249, 329 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:810.12-810.41"
          }
        },
        "csrbank1_dfii_pi0_baddress0_re": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:809.5-809.35"
          }
        },
        "csrbank1_dfii_pi0_baddress0_w": {
          "hide_name": 0,
          "bits": [ 358, 357 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:812.12-812.41"
          }
        },
        "csrbank1_dfii_pi0_command0_r": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:798.12-798.40"
          }
        },
        "csrbank1_dfii_pi0_command0_w": {
          "hide_name": 0,
          "bits": [ 3818, 3724, 3817, 3816, 3815, 3814 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:800.12-800.40"
          }
        },
        "csrbank1_dfii_pi0_rddata_r": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339, 337, 335 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:818.12-818.38"
          }
        },
        "csrbank1_dfii_pi0_rddata_w": {
          "hide_name": 0,
          "bits": [ 361, 3722, 3853, 3869, 3867, 3862, 3858, 3856 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:820.12-820.38"
          }
        },
        "csrbank1_dfii_pi0_wrdata0_r": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339, 337, 335 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:814.12-814.39"
          }
        },
        "csrbank1_dfii_pi0_wrdata0_re": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:813.5-813.33"
          }
        },
        "csrbank1_dfii_pi0_wrdata0_w": {
          "hide_name": 0,
          "bits": [ 4012, 3873, 3855, 3887, 3868, 3864, 3860, 3876 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:816.12-816.39"
          }
        },
        "init_done": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:16.14-16.23"
          }
        },
        "init_done_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:602.5-602.17"
          }
        },
        "init_done_storage": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:601.5-601.22"
          }
        },
        "init_done_storage_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
          }
        },
        "init_error": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:17.14-17.24"
          }
        },
        "init_error_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:604.5-604.18"
          }
        },
        "init_error_storage": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:603.5-603.23"
          }
        },
        "init_error_storage_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "interface0_bank_bus_adr": {
          "hide_name": 0,
          "bits": [ 250, 252, 348, 347, 355, 354, 353, 352, 351, 304, 350, 349, 346, 344 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:776.13-776.36"
          }
        },
        "interface0_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 302, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:779.11-779.36"
          }
        },
        "interface0_bank_bus_dat_r_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:0.0-0.0|/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6522.3-6529.10|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "interface0_bank_bus_dat_r_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "interface0_bank_bus_dat_w": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339, 337, 335 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:778.12-778.37"
          }
        },
        "interface0_bank_bus_we": {
          "hide_name": 0,
          "bits": [ 4007 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:777.6-777.28"
          }
        },
        "interface1_bank_bus_adr": {
          "hide_name": 0,
          "bits": [ 250, 252, 348, 347, 355, 354, 353, 352, 351, 304, 350, 349, 346, 344 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:789.13-789.36"
          }
        },
        "interface1_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 307, 310, 312, 314, 316, 318, 320, 322 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:792.11-792.36"
          }
        },
        "interface1_bank_bus_dat_w": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339, 337, 335 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:791.12-791.37"
          }
        },
        "interface1_bank_bus_we": {
          "hide_name": 0,
          "bits": [ 4007 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:790.6-790.28"
          }
        },
        "litedramcore_address_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:122.5-122.28"
          }
        },
        "litedramcore_address_storage": {
          "hide_name": 0,
          "bits": [ 331, 330, 328, 342, 341, 340, 338, 336, 334, 333, 332, 326, 324 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:121.12-121.40"
          }
        },
        "litedramcore_adr": {
          "hide_name": 0,
          "bits": [ 250, 252, 348, 347, 355, 354, 353, 352, 351, 304, 350, 349, 346, 344 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:761.12-761.28"
          }
        },
        "litedramcore_adr_next_value_ce1": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:831.5-831.36"
          }
        },
        "litedramcore_baddress_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:124.5-124.29"
          }
        },
        "litedramcore_baddress_storage": {
          "hide_name": 0,
          "bits": [ 358, 357 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:123.11-123.40"
          }
        },
        "litedramcore_baddress_storage_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3818, 299, 359, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume": {
          "hide_name": 0,
          "bits": [ 371, 369, 367, 365 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:243.11-243.65"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 370, 368, 366, 363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5980.62-5980.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 371, 373, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5980.62-5980.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:253.6-253.66"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:254.6-254.65"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:252.13-252.80"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:251.6-251.71"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:257.6-257.67"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:258.6-258.66"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr": {
          "hide_name": 0,
          "bits": [ 1024, 997, 970, 943, 916, 889, 862, 754, 457, 454, 568, 514, 811, 460, 541, 649, 595, 622, 757, 784, 676, 487, 703 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:256.13-256.81"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:255.6-255.72"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 375, 376, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 381, 382, 383, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 384, 385, 367, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 378, 379, 380, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 393, 394, 367, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level": {
          "hide_name": 0,
          "bits": [ 416, 415, 411, 406, 404 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:240.11-240.63"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 417, 4126, 4127, 4128, 4129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 420, 407, 421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 423, 422, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 423, 424, 429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 435, 423, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 424, 423, 434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 416, 412, 408, 418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5988.61-5988.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 416, 413, 409, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5984.61-5984.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce": {
          "hide_name": 0,
          "bits": [ 423, 424, 420, 421 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:242.11-242.65"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 449, 424, 420, 421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 449, 448, 447, 445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 423, 451, 450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5977.62-5977.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_adr": {
          "hide_name": 0,
          "bits": [ 371, 369, 367, 365 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:249.12-249.69"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 377, 1024, 997, 970, 943, 916, 889, 862, 754, 457, 454, 568, 514, 811, 460, 541, 649, 595, 622, 757, 784, 676, 487, 703, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:250.13-250.72"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 458, 459, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 464, 465, 466, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 467, 468, 367, 469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 476, 477, 367, 478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 485, 486, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 491, 492, 493, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 494, 495, 367, 496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 488, 489, 490, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 503, 504, 367, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ 512, 513, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 518, 519, 520, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 521, 522, 367, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 515, 516, 517, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 530, 531, 367, 532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 539, 540, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 545, 546, 547, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 548, 549, 367, 550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 542, 543, 544, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 558, 367, 559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ 566, 567, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 572, 573, 574, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 575, 576, 367, 577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 569, 570, 571, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 584, 585, 367, 586 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 593, 594, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 599, 600, 601, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 602, 603, 367, 604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 596, 597, 598, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 611, 612, 367, 613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 620, 621, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 626, 627, 628, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 629, 630, 367, 631 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 623, 624, 625, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 638, 639, 367, 640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 647, 648, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 653, 654, 655, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 656, 657, 367, 658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 650, 651, 652, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 665, 666, 367, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 674, 675, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 680, 681, 682, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 683, 684, 367, 685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 677, 678, 679, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 692, 693, 367, 694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 701, 702, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 707, 708, 709, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 710, 711, 367, 712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 704, 705, 706, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 719, 720, 367, 721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 455, 456, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 731, 732, 733, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 734, 735, 367, 736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 728, 729, 730, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 743, 744, 367, 745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 755, 756, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 761, 762, 763, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 764, 765, 367, 766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 758, 759, 760, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 773, 774, 367, 775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 782, 783, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 788, 789, 790, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 791, 792, 367, 793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 785, 786, 787, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 800, 801, 367, 802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 809, 810, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 815, 816, 817, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 818, 819, 367, 820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 812, 813, 814, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 827, 828, 367, 829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 752, 753, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 839, 840, 841, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 842, 843, 367, 844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 836, 837, 838, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 851, 852, 367, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 860, 861, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 866, 867, 868, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 869, 870, 367, 871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 863, 864, 865, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 878, 879, 367, 880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 887, 888, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 893, 894, 895, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 896, 897, 367, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 890, 891, 892, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 905, 906, 367, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 914, 915, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 920, 921, 922, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 923, 924, 367, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 932, 933, 367, 934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 941, 942, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 947, 948, 949, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 950, 951, 367, 952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 944, 945, 946, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 959, 960, 367, 961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 968, 969, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 974, 975, 976, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 977, 978, 367, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 971, 972, 973, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 986, 987, 367, 988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 995, 996, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1001, 1002, 1003, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1004, 1005, 367, 1006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 998, 999, 1000, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1013, 1014, 367, 1015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 1022, 1023, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1028, 1029, 1030, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1031, 1032, 367, 1033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1025, 1026, 1027, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1040, 1041, 367, 1042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 452, 453, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1052, 1053, 1054, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1055, 1056, 367, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1049, 1050, 1051, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1064, 1065, 367, 1066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:241.5-241.59"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:224.5-224.62"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:225.5-225.61"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:227.13-227.77"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:226.6-226.68"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:230.6-230.65"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:231.6-231.64"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 1024, 997, 970, 943, 916, 889, 862, 754, 457, 454, 568, 514, 811, 460, 541, 649, 595, 622, 757, 784, 676, 487, 703 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:233.13-233.79"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_payload_we": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:232.6-232.70"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:228.6-228.65"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 118, 1077, 1288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1081, 1082, 1080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1081, 1087, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1082, 1081, 1093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1081, 1092, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 404, 1102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1073, 1074, 1075, 1076 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 404, 1102, 1076, 1103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1107, 1108, 1109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 444, 1077, 1110, 1114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 2966, 1117, 2964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2144, 2142, 1113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 2964, 2966, 1119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2142, 2144, 1118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2144, 1121, 2142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 1122, 2966, 2964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_3_O": {
          "hide_name": 0,
          "bits": [ 2964, 2966, 1123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1120, 2144, 2142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_din": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout": {
          "hide_name": 0,
          "bits": [ 377, 1024, 997, 970, 943, 916, 889, 862, 754, 457, 454, 568, 514, 811, 460, 541, 649, 595, 622, 757, 784, 676, 487, 703, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:239.13-239.74"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:237.6-237.71"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_adr": {
          "hide_name": 0,
          "bits": [ 423, 424, 420, 421 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:244.11-244.68"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_lookahead_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:261.6-261.53"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:262.6-262.52"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 1024, 997, 970, 943, 916, 889, 862, 754, 457, 454, 568, 514, 811, 460, 541, 649, 595, 622, 757, 784, 676, 487, 703 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:264.13-264.67"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:263.6-263.58"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_sink_valid": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:259.6-259.53"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:267.5-267.54"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:268.5-268.53"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 1147, 1146, 1145, 1143, 1142, 1141, 1140, 1139, 1138, 1137, 1136, 1135, 1134, 1154, 1153, 1152, 1151, 1150, 1149, 1148, 1144, 1133, 1132 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:270.12-270.68"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:269.5-269.59"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1163, 1158, 1164, 1159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1177, 1167, 1166, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1169, 1171, 1176, 1172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_cmd_buffer_source_valid": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:265.5-265.54"
          }
        },
        "litedramcore_bankmachine0_cmd_payload_ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:214.12-214.52"
          }
        },
        "litedramcore_bankmachine0_next_state": {
          "hide_name": 0,
          "bits": [ 1189, 1187, 1182 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:723.11-723.47"
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1188, 1185, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1190, 1159, 1191, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_next_state_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1162, 1186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_req_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:205.13-205.47"
          }
        },
        "litedramcore_bankmachine0_req_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:204.6-204.38"
          }
        },
        "litedramcore_bankmachine0_row": {
          "hide_name": 0,
          "bits": [ 1199, 1198, 1197, 1207, 1206, 1205, 1204, 1203, 1202, 1201, 1200, 1196, 1195 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:271.12-271.41"
          }
        },
        "litedramcore_bankmachine0_row_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1194, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:272.5-272.41"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 118, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1212, 1213, 1214, 1211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1150, 622, 1220, 1221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1226, 1227, 514, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1222, 1223, 1224, 1225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 541, 1153, 1228, 1229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1151, 595, 1230, 1231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1216, 1217, 1218, 1219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1160, 1161, 1162, 270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1183, 1185, 1184, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1232, 1233, 1234, 1235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1236, 1237, 1238, 1239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_row_opened_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1156, 270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_state": {
          "hide_name": 0,
          "bits": [ 1180, 1179, 1181 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:722.11-722.42"
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1243, 1244, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1074, 1185, 1246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1162, 280, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1186, 1240, 1248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1190, 1245, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 118, 1250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trascon_count": {
          "hide_name": 0,
          "bits": [ 1253, 1256 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:285.11-285.50"
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1251, 4130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6037.48-6037.94|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27",
            "unused_bits": "1 "
          }
        },
        "litedramcore_bankmachine0_trascon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trascon_ready": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:284.5-284.44"
          }
        },
        "litedramcore_bankmachine0_trascon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trascon_ready_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1240, 1241, 1161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_trccon_count": {
          "hide_name": 0,
          "bits": [ 1265, 1263 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:282.11-282.49"
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trccon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trccon_ready": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:281.5-281.43"
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1266 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1254, 1249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2793, 1269, 1257, 1144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine0_twtpcon_count": {
          "hide_name": 0,
          "bits": [ 1274, 1272 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:279.11-279.50"
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_twtpcon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_twtpcon_ready": {
          "hide_name": 0,
          "bits": [ 1260 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:278.5-278.44"
          }
        },
        "litedramcore_bankmachine0_twtpcon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine0_twtpcon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1275, 1260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume": {
          "hide_name": 0,
          "bits": [ 1285, 1283, 1281, 1279 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:327.11-327.65"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1284, 1282, 1280, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6056.62-6056.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1285, 1287, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6056.62-6056.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_consume_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:337.6-337.66"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:338.6-338.65"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:336.13-336.80"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:335.6-335.71"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:341.6-341.67"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:342.6-342.66"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr": {
          "hide_name": 0,
          "bits": [ 1911, 1884, 1857, 1830, 1803, 1776, 1749, 1641, 1344, 1341, 1536, 1509, 1563, 1347, 1644, 1374, 1590, 1401, 1455, 1698, 1482, 1428, 1671 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:340.13-340.81"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:339.6-339.72"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1289, 1290, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1295, 1296, 1297, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1298, 1299, 1281, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1292, 1293, 1294, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1307, 1308, 1281, 1309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level": {
          "hide_name": 0,
          "bits": [ 1328, 1327, 1323, 1319, 1104 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:324.11-324.63"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1322 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1329, 4131, 4132, 4133, 4134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1316 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 1328, 1324, 1320, 1330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6064.61-6064.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1328, 1325, 1321, 1331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6060.61-6060.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_level_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1317 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce": {
          "hide_name": 0,
          "bits": [ 1081, 1082, 1078, 1079 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:326.11-326.65"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1336, 1082, 1078, 1079 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1336, 1335, 1334, 1332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 1081, 1338, 1337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6053.62-6053.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_adr": {
          "hide_name": 0,
          "bits": [ 1285, 1283, 1281, 1279 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:333.12-333.69"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 1291, 1911, 1884, 1857, 1830, 1803, 1776, 1749, 1641, 1344, 1341, 1536, 1509, 1563, 1347, 1644, 1374, 1590, 1401, 1455, 1698, 1482, 1428, 1671, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:334.13-334.72"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 1345, 1346, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1351, 1352, 1353, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1354, 1355, 1281, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1348, 1349, 1350, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1363, 1364, 1281, 1365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 1372, 1373, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1378, 1379, 1380, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1381, 1382, 1281, 1383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1375, 1376, 1377, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1390, 1391, 1281, 1392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ 1399, 1400, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1405, 1406, 1407, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1408, 1409, 1281, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1402, 1403, 1404, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1417, 1418, 1281, 1419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 1426, 1427, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1432, 1433, 1434, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1435, 1436, 1281, 1437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1429, 1430, 1431, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1444, 1445, 1281, 1446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ 1453, 1454, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1459, 1460, 1461, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1462, 1463, 1281, 1464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1456, 1457, 1458, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1471, 1472, 1281, 1473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 1480, 1481, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1486, 1487, 1488, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1489, 1490, 1281, 1491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1483, 1484, 1485, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1498, 1499, 1281, 1500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 1507, 1508, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1513, 1514, 1515, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1516, 1517, 1281, 1518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1510, 1511, 1512, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1525, 1526, 1281, 1527 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 1534, 1535, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1540, 1541, 1542, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1543, 1544, 1281, 1545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1537, 1538, 1539, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1552, 1553, 1281, 1554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 1561, 1562, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1567, 1568, 1569, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1570, 1571, 1281, 1572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1564, 1565, 1566, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1579, 1580, 1281, 1581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1589, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1594, 1595, 1596, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1597, 1598, 1281, 1599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1591, 1592, 1593, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1606, 1607, 1281, 1608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1342, 1343, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1618, 1619, 1620, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1621, 1622, 1281, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1615, 1616, 1617, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1630, 1631, 1281, 1632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 1642, 1643, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1648, 1649, 1650, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1651, 1652, 1281, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1645, 1646, 1647, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1660, 1661, 1281, 1662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 1669, 1670, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1675, 1676, 1677, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1678, 1679, 1281, 1680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1672, 1673, 1674, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1687, 1688, 1281, 1689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 1696, 1697, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1702, 1703, 1704, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1705, 1706, 1281, 1707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1699, 1700, 1701, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1714, 1715, 1281, 1716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1639, 1640, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1726, 1727, 1728, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1729, 1730, 1281, 1731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1723, 1724, 1725, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1738, 1739, 1281, 1740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 1747, 1748, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1753, 1754, 1755, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1756, 1757, 1281, 1758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1750, 1751, 1752, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1765, 1766, 1281, 1767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 1774, 1775, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1780, 1781, 1782, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1783, 1784, 1281, 1785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1777, 1778, 1779, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1792, 1793, 1281, 1794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 1801, 1802, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1807, 1808, 1809, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1810, 1811, 1281, 1812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1804, 1805, 1806, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1819, 1820, 1281, 1821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 1828, 1829, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1834, 1835, 1836, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1837, 1838, 1281, 1839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1831, 1832, 1833, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1846, 1847, 1281, 1848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 1855, 1856, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1861, 1862, 1863, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1864, 1865, 1281, 1866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1858, 1859, 1860, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1873, 1874, 1281, 1875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 1882, 1883, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1888, 1889, 1890, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1891, 1892, 1281, 1893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1885, 1886, 1887, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1900, 1901, 1281, 1902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 1909, 1910, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1915, 1916, 1917, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1918, 1919, 1281, 1920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1912, 1913, 1914, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1927, 1928, 1281, 1929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1339, 1340, 1283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1939, 1940, 1941, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1942, 1943, 1281, 1944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1936, 1937, 1938, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1951, 1952, 1281, 1953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:325.5-325.59"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:308.5-308.62"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:309.5-309.61"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:311.13-311.77"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:310.6-310.68"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:314.6-314.65"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:315.6-315.64"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 1911, 1884, 1857, 1830, 1803, 1776, 1749, 1641, 1344, 1341, 1536, 1509, 1563, 1347, 1644, 1374, 1590, 1401, 1455, 1698, 1482, 1428, 1671 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:317.13-317.79"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_payload_we": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:316.6-316.70"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:312.6-312.65"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1966, 1979, 1961, 1963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1964, 1965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1970, 1971, 1428, 1972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1347, 1967, 1968, 1969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1977, 1978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1563, 1984, 1985, 1986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1980, 1981, 1982, 1983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1104, 1105, 1106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_din": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout": {
          "hide_name": 0,
          "bits": [ 1291, 1911, 1884, 1857, 1830, 1803, 1776, 1749, 1641, 1344, 1341, 1536, 1509, 1563, 1347, 1644, 1374, 1590, 1401, 1455, 1698, 1482, 1428, 1671, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:323.13-323.74"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:321.6-321.71"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_adr": {
          "hide_name": 0,
          "bits": [ 1081, 1082, 1078, 1079 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:328.11-328.68"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_lookahead_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:345.6-345.53"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:346.6-346.52"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 1911, 1884, 1857, 1830, 1803, 1776, 1749, 1641, 1344, 1341, 1536, 1509, 1563, 1347, 1644, 1374, 1590, 1401, 1455, 1698, 1482, 1428, 1671 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:348.13-348.67"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:347.6-347.58"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_sink_valid": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:343.6-343.53"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:351.5-351.54"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:352.5-352.53"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 2004, 2003, 2002, 2001, 2000, 1999, 1998, 1997, 1996, 1995, 1992, 1991, 1984, 1967, 1987, 1975, 1988, 1976, 1989, 1973, 1990, 1972, 1974 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:354.12-354.68"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:353.5-353.59"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2008, 2007, 2009 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2012, 1168, 1241, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_payload_we_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1178, 2902, 2014, 3627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:349.5-349.54"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1108, 2015, 2016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1192, 1993, 1108, 1107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_cmd_buffer_source_valid_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_cmd_payload_ba": {
          "hide_name": 0,
          "bits": [ "1", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:298.12-298.52"
          }
        },
        "litedramcore_bankmachine1_next_state": {
          "hide_name": 0,
          "bits": [ 2025, 2024, 2021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:725.11-725.47"
          }
        },
        "litedramcore_bankmachine1_next_state_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2015, 1108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_next_state_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2068, 2023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_req_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:289.13-289.47"
          }
        },
        "litedramcore_bankmachine1_req_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:288.6-288.38"
          }
        },
        "litedramcore_bankmachine1_row": {
          "hide_name": 0,
          "bits": [ 2031, 2030, 2029, 2039, 2038, 2037, 2036, 2035, 2034, 2033, 2032, 2028, 2027 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:355.12-355.41"
          }
        },
        "litedramcore_bankmachine1_row_opened": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:356.5-356.41"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 2022, 2042, 2043, 2044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1990, 2032, 2049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2045, 2046, 2047, 2048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2006, 2013, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1962, 1160, 2012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2050, 2051, 2052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 262, 1962, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 2026, 1960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_row_opened_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 257, 2053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_state": {
          "hide_name": 0,
          "bits": [ 2018, 2019, 2020 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:724.11-724.42"
          }
        },
        "litedramcore_bankmachine1_state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2055 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_state_SB_DFFESR_Q_E_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2056, 2011, 2017, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_trascon_count": {
          "hide_name": 0,
          "bits": [ 2062, 2059 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:369.11-369.50"
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2060, 4135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6113.48-6113.94|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27",
            "unused_bits": "1 "
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_1_E": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trascon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trascon_ready": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:368.5-368.44"
          }
        },
        "litedramcore_bankmachine1_trascon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trascon_ready_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2068, 280, 2067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_trccon_count": {
          "hide_name": 0,
          "bits": [ 2073, 2071 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:366.11-366.49"
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2069 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2064, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_trccon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trccon_ready": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:365.5-365.43"
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2075 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2063, 2051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_trccon_ready_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2051, 2052, 2023, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine1_twtpcon_count": {
          "hide_name": 0,
          "bits": [ 2080, 2078 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:363.11-363.50"
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2079 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_twtpcon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_twtpcon_ready": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:362.5-362.44"
          }
        },
        "litedramcore_bankmachine1_twtpcon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine1_twtpcon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2081, 2052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume": {
          "hide_name": 0,
          "bits": [ 2091, 2089, 2087, 2085 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:411.11-411.65"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2090, 2088, 2086, 2083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6132.62-6132.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2091, 2093, 2092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6132.62-6132.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_consume_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:421.6-421.66"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:422.6-422.65"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:420.13-420.80"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:419.6-419.71"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:425.6-425.67"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:426.6-426.66"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr": {
          "hide_name": 0,
          "bits": [ 2728, 2701, 2674, 2647, 2620, 2593, 2566, 2455, 2152, 2149, 2210, 2459, 2266, 2238, 2404, 2321, 2348, 2376, 2155, 2487, 2182, 2294, 2515 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:424.13-424.81"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:423.6-423.72"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2094, 2095, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2100, 2101, 2102, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2103, 2104, 2091, 2105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2097, 2098, 2099, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2112, 2113, 2091, 2114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level": {
          "hide_name": 0,
          "bits": [ 2134, 2133, 2129, 2125, 2123 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:408.11-408.63"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2124 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2128 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2132 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2135, 4136, 4137, 4138, 4139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2121 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 2134, 2130, 2126, 2136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6140.61-6140.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2134, 2131, 2127, 2137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6136.61-6136.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_level_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2122 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce": {
          "hide_name": 0,
          "bits": [ 2144, 2142, 1111, 1112 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:410.11-410.65"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2143, 2142, 1111, 1112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2143, 2141, 2140, 2138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2144, 2146, 2145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6129.62-6129.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_adr": {
          "hide_name": 0,
          "bits": [ 2091, 2089, 2087, 2085 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:417.12-417.69"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 2096, 2728, 2701, 2674, 2647, 2620, 2593, 2566, 2455, 2152, 2149, 2210, 2459, 2266, 2238, 2404, 2321, 2348, 2376, 2155, 2487, 2182, 2294, 2515, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:418.13-418.72"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 2153, 2154, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2159, 2160, 2161, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2162, 2163, 2091, 2164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2156, 2157, 2158, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2171, 2172, 2091, 2173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 2180, 2181, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2186, 2187, 2188, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2189, 2190, 2091, 2191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2183, 2184, 2185, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2198, 2199, 2091, 2200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0": {
          "hide_name": 0,
          "bits": [ 2207, 2208, 2209, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2213, 2214, 2091, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2089, 2219, 2220, 2221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2226, 2227, 2087, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2211, 2212, 2089, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 2236, 2237, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2242, 2243, 2244, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2245, 2246, 2091, 2247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2239, 2240, 2241, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2254, 2255, 2091, 2256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0": {
          "hide_name": 0,
          "bits": [ 2263, 2264, 2265, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2269, 2270, 2091, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2275, 2276, 2089, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2282, 2283, 2087, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2267, 2268, 2089, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 2292, 2293, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2298, 2299, 2300, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2301, 2302, 2091, 2303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2295, 2296, 2297, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2310, 2311, 2091, 2312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 2319, 2320, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2325, 2326, 2327, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2328, 2329, 2091, 2330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2322, 2323, 2324, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2337, 2338, 2091, 2339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 2346, 2347, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2352, 2353, 2354, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2355, 2356, 2091, 2357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2349, 2350, 2351, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2364, 2365, 2091, 2366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0": {
          "hide_name": 0,
          "bits": [ 2373, 2374, 2375, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2379, 2380, 2091, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2089, 2385, 2386, 2387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2392, 2393, 2087, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2377, 2378, 2089, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 2402, 2403, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2408, 2409, 2410, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2411, 2412, 2091, 2413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2405, 2406, 2407, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2420, 2421, 2091, 2422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2150, 2151, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2432, 2433, 2434, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2435, 2436, 2091, 2437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2429, 2430, 2431, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2444, 2445, 2091, 2446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0": {
          "hide_name": 0,
          "bits": [ 2456, 2457, 2458, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2462, 2463, 2091, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2468, 2469, 2470, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2471, 2472, 2091, 2473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2460, 2461, 2089, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0": {
          "hide_name": 0,
          "bits": [ 2484, 2485, 2486, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2490, 2491, 2091, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2496, 2497, 2089, 2498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2503, 2504, 2087, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2488, 2489, 2089, 2091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 2513, 2514, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2519, 2520, 2521, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2522, 2523, 2091, 2524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2516, 2517, 2518, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2531, 2532, 2091, 2533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 2453, 2454, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2543, 2544, 2545, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2546, 2547, 2091, 2548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2540, 2541, 2542, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2555, 2556, 2091, 2557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 2564, 2565, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2570, 2571, 2572, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2573, 2574, 2091, 2575 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2567, 2568, 2569, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2582, 2583, 2091, 2584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 2591, 2592, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2597, 2598, 2599, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2600, 2601, 2091, 2602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2594, 2595, 2596, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2609, 2610, 2091, 2611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 2618, 2619, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2624, 2625, 2626, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2627, 2628, 2091, 2629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2621, 2622, 2623, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2636, 2637, 2091, 2638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 2645, 2646, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2651, 2652, 2653, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2654, 2655, 2091, 2656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2648, 2649, 2650, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2663, 2664, 2091, 2665 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 2672, 2673, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2678, 2679, 2680, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2681, 2682, 2091, 2683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2675, 2676, 2677, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2091, 2692 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 2699, 2700, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2705, 2706, 2707, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2708, 2709, 2091, 2710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2717, 2718, 2091, 2719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 2726, 2727, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2732, 2733, 2734, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2735, 2736, 2091, 2737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2729, 2730, 2731, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2744, 2745, 2091, 2746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2147, 2148, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2756, 2757, 2758, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2759, 2760, 2091, 2761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2753, 2754, 2755, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2768, 2769, 2091, 2770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:409.5-409.59"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:392.5-392.62"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:393.5-393.61"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:395.13-395.77"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:394.6-394.68"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:398.6-398.65"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:399.6-399.64"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 2728, 2701, 2674, 2647, 2620, 2593, 2566, 2455, 2152, 2149, 2210, 2459, 2266, 2238, 2404, 2321, 2348, 2376, 2155, 2487, 2182, 2294, 2515 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:401.13-401.79"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_payload_we": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:400.6-400.70"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:396.6-396.65"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2123, 2778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2123, 2778, 2779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1128, 1129, 1130, 1127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_din": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout": {
          "hide_name": 0,
          "bits": [ 2096, 2728, 2701, 2674, 2647, 2620, 2593, 2566, 2455, 2152, 2149, 2210, 2459, 2266, 2238, 2404, 2321, 2348, 2376, 2155, 2487, 2182, 2294, 2515, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:407.13-407.74"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:405.6-405.71"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_adr": {
          "hide_name": 0,
          "bits": [ 2144, 2142, 1111, 1112 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:412.11-412.68"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_lookahead_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:429.6-429.53"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:430.6-430.52"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 2728, 2701, 2674, 2647, 2620, 2593, 2566, 2455, 2152, 2149, 2210, 2459, 2266, 2238, 2404, 2321, 2348, 2376, 2155, 2487, 2182, 2294, 2515 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:432.13-432.67"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:431.6-431.58"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_sink_valid": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:427.6-427.53"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:435.5-435.54"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:436.5-436.53"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 2796, 2795, 2794, 2792, 2791, 2790, 2789, 2788, 2787, 2786, 2785, 2784, 2783, 2803, 2802, 2801, 2800, 2799, 2798, 2797, 2793, 2782, 2781 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:438.12-438.68"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:437.5-437.59"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2807, 2806, 2808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2010, 2809, 262, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1159, 2010, 2811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1193, 2804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1173, 1165, 1174, 1175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_payload_we_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 257, 1167, 1267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:433.5-433.54"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 2814, 1268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2777, 1124, 118, 1110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2780 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_3_O": {
          "hide_name": 0,
          "bits": [ 2804, 233, 1157, 2805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2834, 2829, 2822, 1193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2830, 2831, 2832, 2833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 2835, 2836, 2182, 2793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2826, 2827, 2828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_buffer_source_valid_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2837, 2838, 2839, 2840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_cmd_payload_ba": {
          "hide_name": 0,
          "bits": [ "0", "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:382.12-382.52"
          }
        },
        "litedramcore_bankmachine2_next_state": {
          "hide_name": 0,
          "bits": [ 2848, 2847, 2844 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:727.11-727.47"
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2817, 1125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2849, 2846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_next_state_SB_LUT4_O_2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2850, 2821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_req_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:373.13-373.47"
          }
        },
        "litedramcore_bankmachine2_req_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:372.6-372.38"
          }
        },
        "litedramcore_bankmachine2_row": {
          "hide_name": 0,
          "bits": [ 2855, 2854, 2853, 2863, 2862, 2861, 2860, 2859, 2858, 2857, 2856, 2852, 2851 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:439.12-439.41"
          }
        },
        "litedramcore_bankmachine2_row_opened": {
          "hide_name": 0,
          "bits": [ 2845 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:440.5-440.41"
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2864 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 2865 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 2866, 2867, 2868, 2845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2784, 2854, 2869, 2870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2805, 2816, 273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_row_opened_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2871, 2872, 2873, 2874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_state": {
          "hide_name": 0,
          "bits": [ 2842, 2841, 2843 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:726.11-726.42"
          }
        },
        "litedramcore_bankmachine2_state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2875 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_state_SB_DFFESR_Q_E_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2876, 2815, 2820, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_trascon_count": {
          "hide_name": 0,
          "bits": [ 2882, 2879 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:453.11-453.50"
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2880, 4140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6189.48-6189.94|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27",
            "unused_bits": "1 "
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_1_E": {
          "hide_name": 0,
          "bits": [ 2881 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2877 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trascon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2878 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trascon_ready": {
          "hide_name": 0,
          "bits": [ 2885 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:452.5-452.44"
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2886 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1125, 2817, 2818, 2819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_trascon_ready_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 2889, 2885, 2887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_trccon_count": {
          "hide_name": 0,
          "bits": [ 2894, 2892 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:450.11-450.49"
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2893 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2890 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trccon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2891 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trccon_ready": {
          "hide_name": 0,
          "bits": [ 2895 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:449.5-449.43"
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2883 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2884, 118, 2895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2885, 2887, 2846, 2888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_trccon_ready_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1268, 1160, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine2_twtpcon_count": {
          "hide_name": 0,
          "bits": [ 2901, 2899 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:447.11-447.50"
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2900 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2897 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_twtpcon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2898 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_twtpcon_ready": {
          "hide_name": 0,
          "bits": [ 2887 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:446.5-446.44"
          }
        },
        "litedramcore_bankmachine2_twtpcon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2904 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine2_twtpcon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2903, 2887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume": {
          "hide_name": 0,
          "bits": [ 2913, 2911, 2909, 2907 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:495.11-495.65"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2912, 2910, 2908, 2905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6208.62-6208.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2913, 2915, 2914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6208.62-6208.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:505.6-505.66"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:506.6-506.65"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:504.13-504.80"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:503.6-503.71"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:509.6-509.67"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:510.6-510.66"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr": {
          "hide_name": 0,
          "bits": [ 3541, 3514, 3487, 3460, 3433, 3406, 3379, 3271, 2974, 2971, 3166, 3274, 3193, 2977, 3139, 3004, 3112, 3085, 3031, 3301, 3058, 3220, 3328 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:508.13-508.81"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we": {
          "hide_name": 0,
          "bits": [ 2918 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:507.6-507.72"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2916, 2917, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2922, 2923, 2924, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2925, 2926, 2909, 2927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2919, 2920, 2921, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2934, 2935, 2909, 2936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level": {
          "hide_name": 0,
          "bits": [ 2956, 2955, 2951, 2947, 2945 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:492.11-492.63"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2946 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2950 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2954 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2957, 4141, 4142, 4143, 4144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2943 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "1", 2956, 2952, 2948, 2958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6216.61-6216.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_level_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2956, 2953, 2949, 2959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6212.61-6212.120|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce": {
          "hide_name": 0,
          "bits": [ 2966, 2964, 1115, 1116 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:494.11-494.65"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2965, 2964, 1115, 1116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2965, 2963, 2962, 2960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 2966, 2968, 2967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6205.62-6205.123|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_produce_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 2961 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_adr": {
          "hide_name": 0,
          "bits": [ 2913, 2911, 2909, 2907 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:501.12-501.69"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 2918, 3541, 3514, 3487, 3460, 3433, 3406, 3379, 3271, 2974, 2971, 3166, 3274, 3193, 2977, 3139, 3004, 3112, 3085, 3031, 3301, 3058, 3220, 3328, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:502.13-502.72"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 2975, 2976, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2981, 2982, 2983, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2984, 2985, 2909, 2986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2978, 2979, 2980, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2993, 2994, 2909, 2995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1": {
          "hide_name": 0,
          "bits": [ 3002, 3003, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3008, 3009, 3010, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3011, 3012, 2909, 3013 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3005, 3006, 3007, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3020, 3021, 2909, 3022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1": {
          "hide_name": 0,
          "bits": [ 3029, 3030, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3035, 3036, 3037, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3038, 3039, 2909, 3040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3032, 3033, 3034, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_12_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3047, 3048, 2909, 3049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1": {
          "hide_name": 0,
          "bits": [ 3056, 3057, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3062, 3063, 3064, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3065, 3066, 2909, 3067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3059, 3060, 3061, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3074, 3075, 2909, 3076 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1": {
          "hide_name": 0,
          "bits": [ 3083, 3084, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3089, 3090, 3091, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3092, 3093, 2909, 3094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3086, 3087, 3088, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3101, 3102, 2909, 3103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1": {
          "hide_name": 0,
          "bits": [ 3110, 3111, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3116, 3117, 3118, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3119, 3120, 2909, 3121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3113, 3114, 3115, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_15_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3128, 3129, 2909, 3130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1": {
          "hide_name": 0,
          "bits": [ 3137, 3138, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3143, 3144, 3145, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3146, 3147, 2909, 3148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3140, 3141, 3142, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3155, 3156, 2909, 3157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1": {
          "hide_name": 0,
          "bits": [ 3164, 3165, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3170, 3171, 3172, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3173, 3174, 2909, 3175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3167, 3168, 3169, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3182, 3183, 2909, 3184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1": {
          "hide_name": 0,
          "bits": [ 3191, 3192, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3197, 3198, 3199, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3200, 3201, 2909, 3202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3194, 3195, 3196, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_18_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3209, 3210, 2909, 3211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1": {
          "hide_name": 0,
          "bits": [ 3218, 3219, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3224, 3225, 3226, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3227, 3228, 2909, 3229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3221, 3222, 3223, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3236, 3237, 2909, 3238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2972, 2973, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3248, 3249, 3250, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3251, 3252, 2909, 3253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3245, 3246, 3247, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3260, 3261, 2909, 3262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1": {
          "hide_name": 0,
          "bits": [ 3272, 3273, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3278, 3279, 3280, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3281, 3282, 2909, 3283 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3275, 3276, 3277, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3290, 3291, 2909, 3292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1": {
          "hide_name": 0,
          "bits": [ 3299, 3300, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3305, 3306, 3307, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3308, 3309, 2909, 3310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3302, 3303, 3304, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3317, 3318, 2909, 3319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1": {
          "hide_name": 0,
          "bits": [ 3326, 3327, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3332, 3333, 3334, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3335, 3336, 2909, 3337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3329, 3330, 3331, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3344, 3345, 2909, 3346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3269, 3270, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3356, 3357, 3358, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3359, 3360, 2909, 3361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3353, 3354, 3355, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3368, 3369, 2909, 3370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3377, 3378, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3383, 3384, 3385, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3386, 3387, 2909, 3388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3380, 3381, 3382, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3395, 3396, 2909, 3397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 3404, 3405, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3410, 3411, 3412, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3413, 3414, 2909, 3415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3407, 3408, 3409, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3422, 3423, 2909, 3424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 3431, 3432, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3437, 3438, 3439, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3440, 3441, 2909, 3442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3434, 3435, 3436, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3449, 3450, 2909, 3451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1": {
          "hide_name": 0,
          "bits": [ 3458, 3459, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3464, 3465, 3466, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3467, 3468, 2909, 3469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3461, 3462, 3463, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3476, 3477, 2909, 3478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1": {
          "hide_name": 0,
          "bits": [ 3485, 3486, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3491, 3492, 3493, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3494, 3495, 2909, 3496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3503, 3504, 2909, 3505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 3512, 3513, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3518, 3519, 3520, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3521, 3522, 2909, 3523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3515, 3516, 3517, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3530, 3531, 2909, 3532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1": {
          "hide_name": 0,
          "bits": [ 3539, 3540, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3545, 3546, 3547, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3548, 3549, 2909, 3550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3542, 3543, 3544, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3557, 3558, 2909, 3559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2969, 2970, 2911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3569, 3570, 3571, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3572, 3573, 2909, 3574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3566, 3567, 3568, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_rdport_dat_r_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3581, 3582, 2909, 3583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:493.5-493.59"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:476.5-476.62"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:477.5-477.61"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:479.13-479.77"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:478.6-478.68"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:482.6-482.65"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:483.6-483.64"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 3541, 3514, 3487, 3460, 3433, 3406, 3379, 3271, 2974, 2971, 3166, 3274, 3193, 2977, 3139, 3004, 3112, 3085, 3031, 3301, 3058, 3220, 3328 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:485.13-485.79"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_payload_we": {
          "hide_name": 0,
          "bits": [ 2918 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:484.6-484.70"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:480.6-480.65"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2945, 3590 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2945, 3590, 3591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_source_valid_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1124, 1125, 1126, 1127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_din": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout": {
          "hide_name": 0,
          "bits": [ 2918, 3541, 3514, 3487, 3460, 3433, 3406, 3379, 3271, 2974, 2971, 3166, 3274, 3193, 2977, 3139, 3004, 3112, 3085, 3031, 3301, 3058, 3220, 3328, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:491.13-491.74"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:489.6-489.71"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_adr": {
          "hide_name": 0,
          "bits": [ 2966, 2964, 1115, 1116 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:496.11-496.68"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_lookahead_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ 374, 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:513.6-513.53"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:514.6-514.52"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_sink_payload_addr": {
          "hide_name": 0,
          "bits": [ 3541, 3514, 3487, 3460, 3433, 3406, 3379, 3271, 2974, 2971, 3166, 3274, 3193, 2977, 3139, 3004, 3112, 3085, 3031, 3301, 3058, 3220, 3328 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:516.13-516.67"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 2918 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:515.6-515.58"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_sink_valid": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:511.6-511.53"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:519.5-519.54"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:520.5-520.53"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_addr": {
          "hide_name": 0,
          "bits": [ 3608, 3607, 3606, 3604, 3603, 3602, 3601, 3600, 3599, 3598, 3597, 3596, 3595, 3615, 3614, 3613, 3612, 3611, 3610, 3609, 3605, 3594, 3593 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:522.12-522.68"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we": {
          "hide_name": 0,
          "bits": [ 3616 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:521.5-521.59"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_I1": {
          "hide_name": 0,
          "bits": [ 3618, 3616, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 3621, 3619, 3622, 3623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2813, 3624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 3617, 3616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 118, 3626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2944 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3592 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_payload_we_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 267, 268, 269, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_cmd_buffer_source_valid": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:517.5-517.54"
          }
        },
        "litedramcore_bankmachine3_cmd_payload_ba": {
          "hide_name": 0,
          "bits": [ "1", "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:466.12-466.52"
          }
        },
        "litedramcore_bankmachine3_next_state": {
          "hide_name": 0,
          "bits": [ 3635, 3634, 3631 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:729.11-729.47"
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1157, 3620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_next_state_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3636, 3633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_req_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:457.13-457.47"
          }
        },
        "litedramcore_bankmachine3_req_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:456.6-456.38"
          }
        },
        "litedramcore_bankmachine3_row": {
          "hide_name": 0,
          "bits": [ 3642, 3641, 3640, 3650, 3649, 3648, 3647, 3646, 3645, 3644, 3643, 3639, 3638 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:523.12-523.41"
          }
        },
        "litedramcore_bankmachine3_row_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3637, 3653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened": {
          "hide_name": 0,
          "bits": [ 3632 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:524.5-524.41"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3651 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 3652 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3653, 1128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3661, 3658, 1129, 3654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2977, 3615, 3659, 3660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3664, 3665, 3058, 3605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3662, 3004, 3613, 3663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3655, 3656, 3657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3666, 3667, 3274, 3596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3668, 3669, 3670, 3671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 3632, 3672, 3673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3597, 3642, 3678, 3679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3674, 3675, 3676, 3677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3618, 3625, 274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_row_opened_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 241, 242, 243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_state": {
          "hide_name": 0,
          "bits": [ 3629, 3628, 3630 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:728.11-728.42"
          }
        },
        "litedramcore_bankmachine3_state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3680 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trascon_count": {
          "hide_name": 0,
          "bits": [ 3689, 3686 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:537.11-537.50"
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3687, 4145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6265.48-6265.94|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27",
            "unused_bits": "1 "
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_1_E": {
          "hide_name": 0,
          "bits": [ 3688 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3684 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trascon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3685 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trascon_ready": {
          "hide_name": 0,
          "bits": [ 3691 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:536.5-536.44"
          }
        },
        "litedramcore_bankmachine3_trascon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3692 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trccon_count": {
          "hide_name": 0,
          "bits": [ 3698, 3696 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:534.11-534.49"
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3697 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3694 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trccon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3695 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trccon_ready": {
          "hide_name": 0,
          "bits": [ 3699 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:533.5-533.43"
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3700 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 3690, 3691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_trccon_ready_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 275, 267, 276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_twtpcon_count": {
          "hide_name": 0,
          "bits": [ 3705, 3703 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:531.11-531.50"
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3704 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3701 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_twtpcon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3702 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready": {
          "hide_name": 0,
          "bits": [ 3693 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:530.5-530.44"
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3707 ],
          "attributes": {
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 3706, 3693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 3709, 2849, 3636, 3708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_bankmachine3_twtpcon_ready_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1162, 2068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cas_allowed": {
          "hide_name": 0,
          "bits": [ 3946 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:539.6-539.30"
          }
        },
        "litedramcore_choose_cmd_cmd_ready": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:545.5-545.38"
          }
        },
        "litedramcore_choose_cmd_grant": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:556.11-556.40"
          }
        },
        "litedramcore_choose_cmd_want_activates": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:543.5-543.43"
          }
        },
        "litedramcore_choose_cmd_want_cmds": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:542.5-542.38"
          }
        },
        "litedramcore_choose_cmd_want_reads": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:540.5-540.39"
          }
        },
        "litedramcore_choose_cmd_want_writes": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:541.5-541.40"
          }
        },
        "litedramcore_choose_req_cmd_payload_ba": {
          "hide_name": 0,
          "bits": [ 263, 262 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:565.12-565.50"
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3712, 3710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:0.0-0.0|/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6343.3-6396.10|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3714, 3713, 2810, 2812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3713, 3714, 3715, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3711 ],
          "attributes": {
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 118, 3717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3716, 3718, 262, 3719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_choose_req_cmd_payload_ba_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3713, 2010, 262, 3720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_choose_req_grant": {
          "hide_name": 0,
          "bits": [ 263, 262 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:574.11-574.40"
          }
        },
        "litedramcore_choose_req_want_activates": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:561.5-561.43"
          }
        },
        "litedramcore_choose_req_want_cmds": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:560.6-560.39"
          }
        },
        "litedramcore_cke": {
          "hide_name": 0,
          "bits": [ 3721 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:110.6-110.22"
          }
        },
        "litedramcore_cke_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "litedramcore_cke_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3724, 299, 3725, 3723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_a": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 255, "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:180.12-180.38"
          }
        },
        "litedramcore_cmd_payload_ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:181.11-181.38"
          }
        },
        "litedramcore_cmd_payload_cas": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:182.5-182.33"
          }
        },
        "litedramcore_cmd_payload_is_read": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:185.5-185.37"
          }
        },
        "litedramcore_cmd_payload_is_write": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:186.5-186.38"
          }
        },
        "litedramcore_cmd_payload_ras": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:183.5-183.33"
          }
        },
        "litedramcore_cmd_payload_ras_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3729 ],
          "attributes": {
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 231, 232, 233, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3734, 3625, 1129, 3620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 3681, 3682, 3683, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3633, 275, 3736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3636, 280, 3737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 276, 3734, 3624, 3735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1990, 2053, 3738, 3739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3731, 1215, 3732, 3733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1138, 3731, 3740, 3741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3742, 3743, 3744, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 3752, 3801, 3796, 3789, 3783, 3778, 3772, 3766, 3745, 3760, 4146, 3749, 3747, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:0.0-0.0|/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5761.2-5774.9|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:583.28-583.35",
            "unused_bits": "10 "
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1": {
          "hide_name": 0,
          "bits": [ 3750, 3751, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3753, 3754, 3755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2053, 1972, 3748, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1133, 1257, 3756, 3757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3758, 3759, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3761, 3762, 3763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3764, 3765, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3767, 3768, 3769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1": {
          "hide_name": 0,
          "bits": [ 3770, 3771, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3773, 3774, 3775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1": {
          "hide_name": 0,
          "bits": [ 3776, 3777, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3779, 3780, 3781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6_I2": {
          "hide_name": 0,
          "bits": [ 3782, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3784, 3785, 3786, 3787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7_I2": {
          "hide_name": 0,
          "bits": [ 3788, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3790, 3791, 3792, 3793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1": {
          "hide_name": 0,
          "bits": [ 3794, 3795, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_8_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3797, 3798, 3799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9_I2": {
          "hide_name": 0,
          "bits": [ 3800, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3802, 3803, 3804, 3805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3746, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1974, 2053, 3806, 3807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_ras_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2834, 2829, 2822, 3808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_we": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:184.5-184.32"
          }
        },
        "litedramcore_cmd_payload_we_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3730, 3727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_cmd_payload_we_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 3809 ],
          "attributes": {
          }
        },
        "litedramcore_command_issue_r": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:118.6-118.34"
          }
        },
        "litedramcore_command_issue_w": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:120.5-120.33"
          }
        },
        "litedramcore_command_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:116.5-116.28"
          }
        },
        "litedramcore_command_storage": {
          "hide_name": 0,
          "bits": [ 3818, 3724, 3817, 3816, 3815, 3814 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:115.11-115.39"
          }
        },
        "litedramcore_command_storage_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3813 ],
          "attributes": {
          }
        },
        "litedramcore_dat_r": {
          "hide_name": 0,
          "bits": [ 4124, 310, 312, 314, 316, 318, 320, 322 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:764.12-764.30",
            "unused_bits": "0 "
          }
        },
        "litedramcore_dat_w": {
          "hide_name": 0,
          "bits": [ 249, 329, 327, 325, 323, 339, 337, 335 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:763.11-763.29"
          }
        },
        "litedramcore_dat_w_next_value0": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:828.11-828.41"
          }
        },
        "litedramcore_dfi_p0_act_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:170.5-170.30"
          }
        },
        "litedramcore_dfi_p0_address": {
          "hide_name": 0,
          "bits": [ 3820, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3822, 3819, 3823, 3824 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:161.12-161.39"
          }
        },
        "litedramcore_dfi_p0_bank": {
          "hide_name": 0,
          "bits": [ 3835, 3833 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:162.11-162.35"
          }
        },
        "litedramcore_dfi_p0_bank_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 3834, 1157, 3839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_dfi_p0_bank_SB_DFFSR_Q_R_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3836, 3837, 3838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_dfi_p0_cke": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:167.6-167.29"
          }
        },
        "litedramcore_dfi_p0_odt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:168.6-168.29"
          }
        },
        "litedramcore_dfi_p0_rddata": {
          "hide_name": 0,
          "bits": [ 4055, 4054, 4053, 4052, 4051, 4050, 4049, 4048 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:175.12-175.38"
          }
        },
        "litedramcore_dfi_p0_rddata_en": {
          "hide_name": 0,
          "bits": [ 3844 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:174.5-174.34"
          }
        },
        "litedramcore_dfi_p0_rddata_en_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3843 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5862.21-5862.138"
          }
        },
        "litedramcore_dfi_p0_rddata_en_SB_DFFSR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1175, 3624, 3845, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_dfi_p0_rddata_en_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 262, 1174, 263, 3846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_dfi_p0_reset_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:169.6-169.33"
          }
        },
        "litedramcore_dfi_p0_wrdata_en": {
          "hide_name": 0,
          "bits": [ 3848 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:172.5-172.34"
          }
        },
        "litedramcore_interface_bank0_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:133.13-133.46"
          }
        },
        "litedramcore_interface_bank0_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:132.6-132.37"
          }
        },
        "litedramcore_interface_bank1_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:140.13-140.46"
          }
        },
        "litedramcore_interface_bank1_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:139.6-139.37"
          }
        },
        "litedramcore_interface_bank2_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:147.13-147.46"
          }
        },
        "litedramcore_interface_bank2_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:146.6-146.37"
          }
        },
        "litedramcore_interface_bank3_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:154.13-154.46"
          }
        },
        "litedramcore_interface_bank3_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:153.6-153.37"
          }
        },
        "litedramcore_interface_rdata": {
          "hide_name": 0,
          "bits": [ 4055, 4054, 4053, 4052, 4051, 4050, 4049, 4048 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:160.12-160.40"
          }
        },
        "litedramcore_inti_p0_act_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:70.5-70.31"
          }
        },
        "litedramcore_inti_p0_address": {
          "hide_name": 0,
          "bits": [ 331, 330, 328, 342, 341, 340, 338, 336, 334, 333, 332, 326, 324 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:61.13-61.41"
          }
        },
        "litedramcore_inti_p0_bank": {
          "hide_name": 0,
          "bits": [ 358, 357 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:62.12-62.37"
          }
        },
        "litedramcore_inti_p0_cke": {
          "hide_name": 0,
          "bits": [ 3721 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:67.6-67.30"
          }
        },
        "litedramcore_inti_p0_odt": {
          "hide_name": 0,
          "bits": [ 3850 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:68.6-68.30"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 3850, 298, 3851, 3852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 328, 288, 3854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 306, 309, 311, 313, 315, 317, 319, 321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:0.0-0.0|/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6541.3-6566.10|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:578.19-578.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 360, 3858, 3859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 299, 3814, 3861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3862, 360, 3863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_3_I2": {
          "hide_name": 0,
          "bits": [ 324, 290, 3865, 3866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_5_I2": {
          "hide_name": 0,
          "bits": [ 330, 288, 3726, 3872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_odt_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 360, 3856, 3857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_rddata": {
          "hide_name": 0,
          "bits": [ 3884, 3883, 3882, 3881, 3880, 3879, 3878, 3877 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:75.11-75.38"
          }
        },
        "litedramcore_inti_p0_reset_n": {
          "hide_name": 0,
          "bits": [ 3885 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:69.6-69.34"
          }
        },
        "litedramcore_inti_p0_reset_n_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3869, 360, 3870, 3871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_reset_n_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 326, 290, 3886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_inti_p0_wrdata": {
          "hide_name": 0,
          "bits": [ 4012, 3873, 3855, 3887, 3868, 3864, 3860, 3876 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:71.12-71.39"
          }
        },
        "litedramcore_inti_p0_wrdata_mask": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:73.6-73.38"
          }
        },
        "litedramcore_locked0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:748.5-748.25"
          }
        },
        "litedramcore_locked1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:749.5-749.25"
          }
        },
        "litedramcore_locked2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:750.5-750.25"
          }
        },
        "litedramcore_locked3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:751.5-751.25"
          }
        },
        "litedramcore_master_p0_act_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:102.5-102.33"
          }
        },
        "litedramcore_master_p0_address": {
          "hide_name": 0,
          "bits": [ 183, 194, 213, 214, 215, 216, 217, 218, 219, 184, 185, 186, 187 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:93.12-93.42"
          }
        },
        "litedramcore_master_p0_bank": {
          "hide_name": 0,
          "bits": [ 188, 189 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:94.11-94.38"
          }
        },
        "litedramcore_master_p0_cas_n": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:95.5-95.33"
          }
        },
        "litedramcore_master_p0_cke": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:99.5-99.31"
          }
        },
        "litedramcore_master_p0_cs_n": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:96.5-96.32"
          }
        },
        "litedramcore_master_p0_ras_n": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:97.5-97.33"
          }
        },
        "litedramcore_master_p0_rddata": {
          "hide_name": 0,
          "bits": [ 195, 198, 200, 202, 204, 206, 208, 210 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:107.12-107.41"
          }
        },
        "litedramcore_master_p0_rddata_en": {
          "hide_name": 0,
          "bits": [ 4075 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:106.5-106.37"
          }
        },
        "litedramcore_master_p0_rddata_valid": {
          "hide_name": 0,
          "bits": [ 4077 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:108.6-108.41"
          }
        },
        "litedramcore_master_p0_we_n": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:98.5-98.32"
          }
        },
        "litedramcore_master_p0_wrdata": {
          "hide_name": 0,
          "bits": [ 196, 199, 201, 203, 205, 207, 209, 211 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:103.11-103.40"
          }
        },
        "litedramcore_master_p0_wrdata_en": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:104.5-104.37"
          }
        },
        "litedramcore_multiplexer_next_state": {
          "hide_name": 0,
          "bits": [ 3890, 3889, 3888 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:731.11-731.46"
          }
        },
        "litedramcore_multiplexer_next_state_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1170, 1157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_multiplexer_state": {
          "hide_name": 0,
          "bits": [ 2825, 2823, 2824 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:730.11-730.41"
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3891 ],
          "attributes": {
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3892, 3893, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3895, 2824, 2823, 3896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1176, 1169, 3894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 118, 3897, 1157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_multiplexer_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3898 ],
          "attributes": {
          }
        },
        "litedramcore_multiplexer_state_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 233, 3946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_new_master_rdata_valid0": {
          "hide_name": 0,
          "bits": [ 3903 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:753.5-753.41"
          }
        },
        "litedramcore_new_master_rdata_valid1": {
          "hide_name": 0,
          "bits": [ 3904 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:754.5-754.41"
          }
        },
        "litedramcore_new_master_rdata_valid2": {
          "hide_name": 0,
          "bits": [ 3905 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:755.5-755.41"
          }
        },
        "litedramcore_new_master_rdata_valid3": {
          "hide_name": 0,
          "bits": [ 3906 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:756.5-756.41"
          }
        },
        "litedramcore_new_master_wdata_ready": {
          "hide_name": 0,
          "bits": [ 3907 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:752.5-752.40"
          }
        },
        "litedramcore_new_master_wdata_ready_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 149, 157, 230, 3908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_next_state": {
          "hide_name": 0,
          "bits": [ 3910 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:733.5-733.28"
          }
        },
        "litedramcore_nop_a": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:576.12-576.30"
          }
        },
        "litedramcore_nop_ba": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:577.11-577.30"
          }
        },
        "litedramcore_odt": {
          "hide_name": 0,
          "bits": [ 3850 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:111.6-111.22"
          }
        },
        "litedramcore_postponer_count": {
          "hide_name": 0,
          "bits": [ 3912 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:195.5-195.33"
          }
        },
        "litedramcore_postponer_req_o": {
          "hide_name": 0,
          "bits": [ 3914 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:194.5-194.33"
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3913 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5913.36-5913.71|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 3915 ],
          "attributes": {
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 118, 3916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_postponer_req_o_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3911 ],
          "attributes": {
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 3921, 3914, 3922, 3923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3926, 3925, 2825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 281, 3929, 3924, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_postponer_req_o_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3821 ],
          "attributes": {
          }
        },
        "litedramcore_ras_allowed": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:538.6-538.30"
          }
        },
        "litedramcore_rddata_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:129.5-129.27"
          }
        },
        "litedramcore_rddata_status": {
          "hide_name": 0,
          "bits": [ 361, 3722, 3853, 3869, 3867, 3862, 3858, 3856 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:127.11-127.37"
          }
        },
        "litedramcore_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:114.5-114.20"
          }
        },
        "litedramcore_refresher_next_state": {
          "hide_name": 0,
          "bits": [ 3928, 3929 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:721.11-721.44"
          }
        },
        "litedramcore_refresher_state": {
          "hide_name": 0,
          "bits": [ 3922, 3923 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:720.11-720.39"
          }
        },
        "litedramcore_refresher_state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3930 ],
          "attributes": {
          }
        },
        "litedramcore_reset_n": {
          "hide_name": 0,
          "bits": [ 3885 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:112.6-112.26"
          }
        },
        "litedramcore_roundrobin0_grant": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:737.6-737.36"
          }
        },
        "litedramcore_roundrobin1_grant": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:740.6-740.36"
          }
        },
        "litedramcore_roundrobin2_grant": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:743.6-743.36"
          }
        },
        "litedramcore_roundrobin3_grant": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:746.6-746.36"
          }
        },
        "litedramcore_sel": {
          "hide_name": 0,
          "bits": [ 4125 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:109.6-109.22",
            "unused_bits": "0 "
          }
        },
        "litedramcore_sequencer_count": {
          "hide_name": 0,
          "bits": [ 3932 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:201.5-201.33"
          }
        },
        "litedramcore_sequencer_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3931 ],
          "attributes": {
          }
        },
        "litedramcore_sequencer_count_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 3933, 3934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_sequencer_counter": {
          "hide_name": 0,
          "bits": [ 3812, 3811, 3810 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:200.11-200.41"
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3938 ],
          "attributes": {
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3939 ],
          "attributes": {
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3936 ],
          "attributes": {
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 3812, 3940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5960.39-5960.76|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3937 ],
          "attributes": {
          }
        },
        "litedramcore_sequencer_counter_SB_DFFESR_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3933, 3932, 3935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_sequencer_done1": {
          "hide_name": 0,
          "bits": [ 3934 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:199.5-199.33"
          }
        },
        "litedramcore_sequencer_done1_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3941, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_sequencer_done1_SB_DFFSR_Q_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3728 ],
          "attributes": {
          }
        },
        "litedramcore_sequencer_done1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2841, 2842, 2843, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_slave_p0_act_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:86.6-86.33"
          }
        },
        "litedramcore_slave_p0_address": {
          "hide_name": 0,
          "bits": [ 3820, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3822, 3819, 3823, 3824 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:77.13-77.42"
          }
        },
        "litedramcore_slave_p0_bank": {
          "hide_name": 0,
          "bits": [ 3835, 3833 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:78.12-78.38"
          }
        },
        "litedramcore_slave_p0_cke": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:83.6-83.31"
          }
        },
        "litedramcore_slave_p0_odt": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:84.6-84.31"
          }
        },
        "litedramcore_slave_p0_rddata": {
          "hide_name": 0,
          "bits": [ 4055, 4054, 4053, 4052, 4051, 4050, 4049, 4048 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:91.11-91.39"
          }
        },
        "litedramcore_slave_p0_rddata_en": {
          "hide_name": 0,
          "bits": [ 3844 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:90.6-90.37"
          }
        },
        "litedramcore_slave_p0_reset_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:85.6-85.35"
          }
        },
        "litedramcore_slave_p0_wrdata_en": {
          "hide_name": 0,
          "bits": [ 3848 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:88.6-88.37"
          }
        },
        "litedramcore_state": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:732.5-732.23"
          }
        },
        "litedramcore_steerer0": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:579.5-579.26"
          }
        },
        "litedramcore_steerer1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:580.5-580.26"
          }
        },
        "litedramcore_storage": {
          "hide_name": 0,
          "bits": [ 4125, 3721, 3850, 3885 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:113.11-113.31",
            "unused_bits": "0 "
          }
        },
        "litedramcore_tccdcon_count": {
          "hide_name": 0,
          "bits": [ 3944 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:588.5-588.31"
          }
        },
        "litedramcore_tccdcon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6430.35-6430.68|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "litedramcore_tccdcon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3943 ],
          "attributes": {
          }
        },
        "litedramcore_tccdcon_count_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 3945, 3946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_tccdcon_ready": {
          "hide_name": 0,
          "bits": [ 3946 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:587.5-587.31"
          }
        },
        "litedramcore_tccdcon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3947 ],
          "attributes": {
          }
        },
        "litedramcore_tccdcon_ready_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 258, 259, 260, 2054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_tfawcon_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:585.5-585.31"
          }
        },
        "litedramcore_time0": {
          "hide_name": 0,
          "bits": [ 3836, 3837, 3840, 3841, 3842 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:596.11-596.29"
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3950 ],
          "attributes": {
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3952 ],
          "attributes": {
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3954 ],
          "attributes": {
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3955 ],
          "attributes": {
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3948 ],
          "attributes": {
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3836, 3953, 3951, 3956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6276.27-6276.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_time0_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3949 ],
          "attributes": {
          }
        },
        "litedramcore_time1": {
          "hide_name": 0,
          "bits": [ 3899, 3900, 3901, 3902 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:599.11-599.29"
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3958 ],
          "attributes": {
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3960 ],
          "attributes": {
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3961 ],
          "attributes": {
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3957 ],
          "attributes": {
          }
        },
        "litedramcore_time1_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3899, 3959, 3962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6283.27-6283.52|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_timer_count0": {
          "hide_name": 0,
          "bits": [ 3972, 3982, 3981, 3970, 3968, 3966, 3964, 3979, 4147 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:190.12-190.37",
            "unused_bits": "8"
          }
        },
        "litedramcore_timer_count1": {
          "hide_name": 0,
          "bits": [ 3972, 3982, 3981, 3970, 3968, 3966, 3964, 3979, 4147 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:192.11-192.36",
            "unused_bits": "8"
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3971, 4148, 4149, 3969, 3967, 3965, 3963, 4150, 4151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 7 8"
          }
        },
        "litedramcore_timer_count1_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 3972, 3980, 3976, 3975, 3974, 3973, 3977, 3978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:5907.33-5907.65|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 3917, 3918, 3919, 3920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3985 ],
          "attributes": {
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_2_I3_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3972, 3970, 3983, 3986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_I3_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
          }
        },
        "litedramcore_timer_count1_SB_LUT4_O_I3_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3987 ],
          "attributes": {
          }
        },
        "litedramcore_trrdcon_count": {
          "hide_name": 0,
          "bits": [ 3991 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:583.5-583.31"
          }
        },
        "litedramcore_trrdcon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6415.35-6415.68|/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "litedramcore_trrdcon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
          }
        },
        "litedramcore_trrdcon_count_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 3992, 1160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_trrdcon_ready": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:582.5-582.31"
          }
        },
        "litedramcore_trrdcon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3993 ],
          "attributes": {
          }
        },
        "litedramcore_twtrcon_count": {
          "hide_name": 0,
          "bits": [ 4002, 3999, 3996 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:591.11-591.37"
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 4001, 3997, 4152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6445.35-6445.68|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "2"
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_2_E": {
          "hide_name": 0,
          "bits": [ 3998 ],
          "attributes": {
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 3994 ],
          "attributes": {
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 4002, 4003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6445.35-6445.68|/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "litedramcore_twtrcon_count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 3995 ],
          "attributes": {
          }
        },
        "litedramcore_twtrcon_ready": {
          "hide_name": 0,
          "bits": [ 3926 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:590.5-590.31"
          }
        },
        "litedramcore_twtrcon_ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 4004 ],
          "attributes": {
          }
        },
        "litedramcore_twtrcon_ready_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 4000 ],
          "attributes": {
          }
        },
        "litedramcore_twtrcon_valid": {
          "hide_name": 0,
          "bits": [ 3847 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:589.6-589.32"
          }
        },
        "litedramcore_twtrcon_valid_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2902, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_twtrcon_valid_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3627, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_wants_refresh": {
          "hide_name": 0,
          "bits": [ 3914 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:187.6-187.32"
          }
        },
        "litedramcore_we": {
          "hide_name": 0,
          "bits": [ 4007 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:762.5-762.20"
          }
        },
        "litedramcore_we_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 4006 ],
          "attributes": {
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 4008, 4007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 351, 347, 4009, 4011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 250, 251, 252, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 348, 351, 347, 4011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 250, 252, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 360, 361, 248, 298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 3855, 294, 290, 332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 331, 288, 3874, 3875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
          }
        },
        "litedramcore_we_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 304, 252, 251, 305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 344, 304, 4010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 297, 298, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_next_value2": {
          "hide_name": 0,
          "bits": [ 4005 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:832.5-832.32"
          }
        },
        "litedramcore_we_next_value2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 345, 4013, 112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramcore_we_next_value_ce2": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:833.5-833.35"
          }
        },
        "litedramcore_wishbone_ack": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:771.5-771.30"
          }
        },
        "litedramcore_wishbone_adr": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:765.13-765.38",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29"
          }
        },
        "litedramcore_wishbone_bte": {
          "hide_name": 0,
          "bits": [ 116, 117 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:774.12-774.37",
            "unused_bits": "0 1"
          }
        },
        "litedramcore_wishbone_cti": {
          "hide_name": 0,
          "bits": [ 113, 114, 115 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:773.12-773.37",
            "unused_bits": "0 1 2"
          }
        },
        "litedramcore_wishbone_cyc": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:769.6-769.31"
          }
        },
        "litedramcore_wishbone_dat_r": {
          "hide_name": 0,
          "bits": [ 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
          }
        },
        "litedramcore_wishbone_dat_w": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:766.13-766.40",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "litedramcore_wishbone_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:775.5-775.30"
          }
        },
        "litedramcore_wishbone_sel": {
          "hide_name": 0,
          "bits": [ 105, 106, 107, 108 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:768.12-768.37"
          }
        },
        "litedramcore_wishbone_stb": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:770.6-770.31"
          }
        },
        "litedramcore_wishbone_we": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:772.6-772.30"
          }
        },
        "litedramcore_wrdata_re": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:126.5-126.27"
          }
        },
        "litedramcore_wrdata_storage": {
          "hide_name": 0,
          "bits": [ 4012, 3873, 3855, 3887, 3868, 3864, 3860, 3876 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:125.11-125.38"
          }
        },
        "litedramwishbone2native_next_state": {
          "hide_name": 0,
          "bits": [ 4016, 4015 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:758.11-758.45"
          }
        },
        "litedramwishbone2native_next_state_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 4014, 118, 228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "litedramwishbone2native_state": {
          "hide_name": 0,
          "bits": [ 225, 224 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:757.11-757.40"
          }
        },
        "litedramwishbone2native_state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 4018 ],
          "attributes": {
          }
        },
        "new_port_cmd_payload_addr": {
          "hide_name": 0,
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:636.13-636.38"
          }
        },
        "new_port_cmd_payload_we": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:635.6-635.29"
          }
        },
        "new_port_rdata_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:645.6-645.26"
          }
        },
        "new_port_rdata_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:646.6-646.25"
          }
        },
        "new_port_rdata_payload_data": {
          "hide_name": 0,
          "bits": [ 4069, 4068, 4067, 4066, 4065, 4064, 4057, 4056, 4063, 4062, 4061, 4060, 4059, 4058, 4071, 4070 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:647.13-647.40"
          }
        },
        "new_port_rdata_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:644.6-644.26"
          }
        },
        "new_port_rdata_valid": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:643.6-643.26"
          }
        },
        "new_port_wdata_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:639.5-639.25"
          }
        },
        "new_port_wdata_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:640.5-640.24"
          }
        },
        "new_port_wdata_payload_data": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:641.13-641.40"
          }
        },
        "new_port_wdata_payload_we": {
          "hide_name": 0,
          "bits": [ 175, 176 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:642.12-642.37"
          }
        },
        "next_state": {
          "hide_name": 0,
          "bits": [ 287, 356 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:827.11-827.21"
          }
        },
        "port_cmd_payload_addr": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4153, 4154, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:619.12-619.33",
            "unused_bits": "10 11"
          }
        },
        "port_cmd_payload_we": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:618.5-618.24"
          }
        },
        "port_cmd_valid": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:616.5-616.19"
          }
        },
        "port_rdata_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:628.5-628.21"
          }
        },
        "port_rdata_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:629.5-629.20"
          }
        },
        "port_rdata_payload_data": {
          "hide_name": 0,
          "bits": [ 4055, 4054, 4053, 4052, 4051, 4050, 4049, 4048 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:630.12-630.35"
          }
        },
        "port_rdata_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:627.6-627.22"
          }
        },
        "port_rdata_valid": {
          "hide_name": 0,
          "bits": [ 3906 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:626.6-626.22"
          }
        },
        "port_wdata_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:622.6-622.22"
          }
        },
        "port_wdata_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:623.6-623.21"
          }
        },
        "port_wdata_ready": {
          "hide_name": 0,
          "bits": [ 3907 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:621.6-621.22"
          }
        },
        "rdata_converter_converter_demux": {
          "hide_name": 0,
          "bits": [ 4045 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:701.5-701.36"
          }
        },
        "rdata_converter_converter_demux_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4043 ],
          "attributes": {
          }
        },
        "rdata_converter_converter_demux_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 4044 ],
          "attributes": {
          }
        },
        "rdata_converter_converter_load_part": {
          "hide_name": 0,
          "bits": [ 3906 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:702.6-702.41"
          }
        },
        "rdata_converter_converter_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:692.6-692.42"
          }
        },
        "rdata_converter_converter_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:693.6-693.41"
          }
        },
        "rdata_converter_converter_sink_payload_data": {
          "hide_name": 0,
          "bits": [ 4055, 4054, 4053, 4052, 4051, 4050, 4049, 4048 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:694.12-694.55"
          }
        },
        "rdata_converter_converter_sink_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:691.6-691.42"
          }
        },
        "rdata_converter_converter_sink_valid": {
          "hide_name": 0,
          "bits": [ 3906 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:690.6-690.42"
          }
        },
        "rdata_converter_converter_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:697.5-697.43"
          }
        },
        "rdata_converter_converter_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:698.5-698.42"
          }
        },
        "rdata_converter_converter_source_payload_data": {
          "hide_name": 0,
          "bits": [ 4069, 4068, 4067, 4066, 4065, 4064, 4057, 4056, 4063, 4062, 4061, 4060, 4059, 4058, 4071, 4070 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:699.12-699.57"
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_9_E": {
          "hide_name": 0,
          "bits": [ 4047 ],
          "attributes": {
          }
        },
        "rdata_converter_converter_source_payload_data_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 4046 ],
          "attributes": {
          }
        },
        "rdata_converter_converter_source_payload_valid_token_count": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:700.11-700.69"
          }
        },
        "rdata_converter_converter_source_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:696.6-696.44"
          }
        },
        "rdata_converter_converter_source_valid": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:695.6-695.44"
          }
        },
        "rdata_converter_converter_strobe_all": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:703.5-703.41"
          }
        },
        "rdata_converter_converter_strobe_all_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 4072 ],
          "attributes": {
          }
        },
        "rdata_converter_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:682.6-682.32"
          }
        },
        "rdata_converter_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:683.6-683.31"
          }
        },
        "rdata_converter_sink_payload_data": {
          "hide_name": 0,
          "bits": [ 4055, 4054, 4053, 4052, 4051, 4050, 4049, 4048 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:684.12-684.45"
          }
        },
        "rdata_converter_sink_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:681.6-681.32"
          }
        },
        "rdata_converter_sink_valid": {
          "hide_name": 0,
          "bits": [ 3906 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:680.6-680.32"
          }
        },
        "rdata_converter_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:687.6-687.34"
          }
        },
        "rdata_converter_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:688.6-688.33"
          }
        },
        "rdata_converter_source_payload_data": {
          "hide_name": 0,
          "bits": [ 4069, 4068, 4067, 4066, 4065, 4064, 4057, 4056, 4063, 4062, 4061, 4060, 4059, 4058, 4071, 4070 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:689.12-689.47"
          }
        },
        "rdata_converter_source_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:686.6-686.34"
          }
        },
        "rdata_converter_source_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:706.6-706.41"
          }
        },
        "rdata_converter_source_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:707.6-707.40"
          }
        },
        "rdata_converter_source_source_payload_data": {
          "hide_name": 0,
          "bits": [ 4069, 4068, 4067, 4066, 4065, 4064, 4057, 4056, 4063, 4062, 4061, 4060, 4059, 4058, 4071, 4070 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:708.13-708.55"
          }
        },
        "rdata_converter_source_source_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:705.6-705.41"
          }
        },
        "rdata_converter_source_source_valid": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:704.6-704.41"
          }
        },
        "rdata_converter_source_valid": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:685.6-685.34"
          }
        },
        "rhs_array_muxed12": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:852.12-852.29"
          }
        },
        "rhs_array_muxed13": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:853.5-853.22"
          }
        },
        "rhs_array_muxed15": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:855.12-855.29"
          }
        },
        "rhs_array_muxed16": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:856.5-856.22"
          }
        },
        "rhs_array_muxed18": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:858.12-858.29"
          }
        },
        "rhs_array_muxed19": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:859.5-859.22"
          }
        },
        "rhs_array_muxed21": {
          "hide_name": 0,
          "bits": [ 4017, 4035, 4034, 4032, 4031, 4030, 4029, 4028, 4027, 4026, 4025, 4024, 4023, 4042, 4041, 4040, 4039, 4038, 4037, 4036, 4033, 4022, 4021 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:861.12-861.29"
          }
        },
        "rhs_array_muxed22": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:862.5-862.22"
          }
        },
        "rhs_array_muxed8": {
          "hide_name": 0,
          "bits": [ 263, 262 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:845.11-845.27"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:6.13-6.16"
          }
        },
        "rst1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:871.6-871.10"
          }
        },
        "sdram_a": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:7.20-7.27"
          }
        },
        "sdram_ba": {
          "hide_name": 0,
          "bits": [ 17, 18 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:8.19-8.27"
          }
        },
        "sdram_cas_n": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:10.13-10.24"
          }
        },
        "sdram_cke": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:15.13-15.22"
          }
        },
        "sdram_cs_n": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:12.13-12.23"
          }
        },
        "sdram_dm": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:13.13-13.21"
          }
        },
        "sdram_dq": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:14.19-14.27"
          }
        },
        "sdram_ras_n": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:9.13-9.24"
          }
        },
        "sdram_we_n": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:11.13-11.23"
          }
        },
        "sdrphy_dfi_p0_act_n": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:53.6-53.25"
          }
        },
        "sdrphy_dfi_p0_address": {
          "hide_name": 0,
          "bits": [ 183, 194, 213, 214, 215, 216, 217, 218, 219, 184, 185, 186, 187 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:44.13-44.34"
          }
        },
        "sdrphy_dfi_p0_bank": {
          "hide_name": 0,
          "bits": [ 188, 189 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:45.12-45.30"
          }
        },
        "sdrphy_dfi_p0_cas_n": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:46.6-46.25"
          }
        },
        "sdrphy_dfi_p0_cas_n_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 254, 3817, 237, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_cke": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:50.6-50.23"
          }
        },
        "sdrphy_dfi_p0_cs_n": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:47.6-47.24"
          }
        },
        "sdrphy_dfi_p0_cs_n_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 254, 3818, 4073, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_cs_n_SB_LUT4_O_I2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 4074 ],
          "attributes": {
          }
        },
        "sdrphy_dfi_p0_ras_n": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:48.6-48.25"
          }
        },
        "sdrphy_dfi_p0_rddata": {
          "hide_name": 0,
          "bits": [ 195, 198, 200, 202, 204, 206, 208, 210 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:58.12-58.32"
          }
        },
        "sdrphy_dfi_p0_rddata_en": {
          "hide_name": 0,
          "bits": [ 4075 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:57.6-57.29"
          }
        },
        "sdrphy_dfi_p0_rddata_valid": {
          "hide_name": 0,
          "bits": [ 4077 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:59.5-59.31"
          }
        },
        "sdrphy_dfi_p0_rddata_valid_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3927 ],
          "attributes": {
          }
        },
        "sdrphy_dfi_p0_we_n": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:49.6-49.24"
          }
        },
        "sdrphy_dfi_p0_we_n_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 254, 3724, 278, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata": {
          "hide_name": 0,
          "bits": [ 196, 199, 201, 203, 205, 207, 209, 211 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:54.12-54.32"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 248, 3860, 4079 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 248, 3864, 4080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 248, 3868, 4081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 248, 3887, 4082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 248, 3855, 4083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 248, 3873, 4084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 248, 4012, 4085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 248, 3876, 4078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sdrphy_dfi_p0_wrdata_en": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:55.6-55.29"
          }
        },
        "sdrphy_rddata_en": {
          "hide_name": 0,
          "bits": [ 4087, 4086, 4076 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:60.11-60.27"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 4020, 4019 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:826.11-826.16"
          }
        },
        "state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 4088 ],
          "attributes": {
          }
        },
        "storage[0]": {
          "hide_name": 0,
          "bits": [ 393, 1040, 1013, 986, 959, 937, 905, 878, 851, 748, 1069, 587, 530, 827, 476, 557, 665, 611, 638, 773, 800, 692, 503, 719, "0", "0" ],
          "attributes": {
          }
        },
        "storage[10]": {
          "hide_name": 0,
          "bits": [ 389, 1036, 1009, 982, 955, 928, 901, 874, 847, 739, 1060, 580, 526, 823, 472, 553, 661, 607, 634, 769, 796, 688, 499, 715, "0", "0" ],
          "attributes": {
          }
        },
        "storage[11]": {
          "hide_name": 0,
          "bits": [ 387, 1034, 1007, 980, 953, 926, 899, 872, 845, 737, 1058, 578, 524, 821, 470, 551, 659, 605, 632, 767, 794, 686, 497, 713, "0", "0" ],
          "attributes": {
          }
        },
        "storage[12]": {
          "hide_name": 0,
          "bits": [ 391, 1046, 1019, 992, 965, 939, 903, 876, 857, 750, 1071, 591, 528, 833, 474, 563, 671, 617, 644, 771, 798, 698, 509, 725, "0", "0" ],
          "attributes": {
          }
        },
        "storage[13]": {
          "hide_name": 0,
          "bits": [ 392, 1044, 1017, 990, 963, 940, 904, 877, 855, 751, 1072, 592, 529, 831, 475, 561, 669, 615, 642, 772, 799, 696, 507, 723, "0", "0" ],
          "attributes": {
          }
        },
        "storage[14]": {
          "hide_name": 0,
          "bits": [ 390, 1037, 1010, 983, 956, 929, 902, 875, 848, 740, 1061, 581, 527, 824, 473, 554, 662, 608, 635, 770, 797, 689, 500, 716, "0", "0" ],
          "attributes": {
          }
        },
        "storage[15]": {
          "hide_name": 0,
          "bits": [ 388, 1035, 1008, 981, 954, 927, 900, 873, 846, 738, 1059, 579, 525, 822, 471, 552, 660, 606, 633, 768, 795, 687, 498, 714, "0", "0" ],
          "attributes": {
          }
        },
        "storage[1]": {
          "hide_name": 0,
          "bits": [ 394, 1041, 1014, 987, 960, 935, 906, 879, 852, 746, 1067, 589, 531, 828, 477, 558, 666, 612, 639, 774, 801, 693, 504, 720, "0", "0" ],
          "attributes": {
          }
        },
        "storage[2]": {
          "hide_name": 0,
          "bits": [ 398, 1031, 1004, 977, 950, 923, 910, 883, 842, 734, 1055, 575, 535, 818, 481, 548, 656, 602, 629, 778, 805, 683, 494, 710, "0", "0" ],
          "attributes": {
          }
        },
        "storage[3]": {
          "hide_name": 0,
          "bits": [ 396, 1032, 1005, 978, 951, 924, 908, 881, 843, 735, 1056, 576, 533, 819, 479, 549, 657, 603, 630, 776, 803, 684, 495, 711, "0", "0" ],
          "attributes": {
          }
        },
        "storage[4]": {
          "hide_name": 0,
          "bits": [ 400, 1047, 1020, 993, 966, 938, 912, 885, 858, 749, 1070, 588, 537, 834, 483, 564, 672, 618, 645, 780, 807, 699, 510, 726, "0", "0" ],
          "attributes": {
          }
        },
        "storage[5]": {
          "hide_name": 0,
          "bits": [ 401, 1048, 1021, 994, 967, 936, 913, 886, 859, 747, 1068, 590, 538, 835, 484, 565, 673, 619, 646, 781, 808, 700, 511, 727, "0", "0" ],
          "attributes": {
          }
        },
        "storage[6]": {
          "hide_name": 0,
          "bits": [ 399, 1038, 1011, 984, 957, 930, 911, 884, 849, 741, 1062, 582, 536, 825, 482, 555, 663, 609, 636, 779, 806, 690, 501, 717, "0", "0" ],
          "attributes": {
          }
        },
        "storage[7]": {
          "hide_name": 0,
          "bits": [ 397, 1039, 1012, 985, 958, 931, 909, 882, 850, 742, 1063, 583, 534, 826, 480, 556, 664, 610, 637, 777, 804, 691, 502, 718, "0", "0" ],
          "attributes": {
          }
        },
        "storage[8]": {
          "hide_name": 0,
          "bits": [ 384, 1045, 1018, 991, 964, 932, 896, 869, 856, 743, 1064, 584, 521, 832, 467, 562, 670, 616, 643, 764, 791, 697, 508, 724, "0", "0" ],
          "attributes": {
          }
        },
        "storage[9]": {
          "hide_name": 0,
          "bits": [ 385, 1043, 1016, 989, 962, 933, 897, 870, 854, 744, 1065, 585, 522, 830, 468, 560, 668, 614, 641, 765, 792, 695, 506, 722, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[0]": {
          "hide_name": 0,
          "bits": [ 1307, 1927, 1900, 1873, 1846, 1819, 1792, 1765, 1738, 1630, 1951, 1552, 1525, 1579, 1363, 1660, 1390, 1606, 1417, 1471, 1714, 1498, 1444, 1687, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[10]": {
          "hide_name": 0,
          "bits": [ 1303, 1923, 1896, 1869, 1842, 1815, 1788, 1761, 1734, 1626, 1947, 1548, 1521, 1575, 1359, 1656, 1386, 1602, 1413, 1467, 1710, 1494, 1440, 1683, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[11]": {
          "hide_name": 0,
          "bits": [ 1301, 1921, 1894, 1867, 1840, 1813, 1786, 1759, 1732, 1624, 1945, 1546, 1519, 1573, 1357, 1654, 1384, 1600, 1411, 1465, 1708, 1492, 1438, 1681, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[12]": {
          "hide_name": 0,
          "bits": [ 1313, 1933, 1906, 1879, 1844, 1817, 1798, 1771, 1744, 1636, 1957, 1550, 1531, 1577, 1369, 1658, 1388, 1612, 1423, 1477, 1720, 1504, 1450, 1693, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[13]": {
          "hide_name": 0,
          "bits": [ 1311, 1931, 1904, 1877, 1845, 1818, 1796, 1769, 1742, 1634, 1955, 1551, 1529, 1578, 1367, 1659, 1389, 1610, 1421, 1475, 1718, 1502, 1448, 1691, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[14]": {
          "hide_name": 0,
          "bits": [ 1304, 1924, 1897, 1870, 1843, 1816, 1789, 1762, 1735, 1627, 1948, 1549, 1522, 1576, 1360, 1657, 1387, 1603, 1414, 1468, 1711, 1495, 1441, 1684, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[15]": {
          "hide_name": 0,
          "bits": [ 1302, 1922, 1895, 1868, 1841, 1814, 1787, 1760, 1733, 1625, 1946, 1547, 1520, 1574, 1358, 1655, 1385, 1601, 1412, 1466, 1709, 1493, 1439, 1682, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[1]": {
          "hide_name": 0,
          "bits": [ 1308, 1928, 1901, 1874, 1847, 1820, 1793, 1766, 1739, 1631, 1952, 1553, 1526, 1580, 1364, 1661, 1391, 1607, 1418, 1472, 1715, 1499, 1445, 1688, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[2]": {
          "hide_name": 0,
          "bits": [ 1298, 1918, 1891, 1864, 1851, 1824, 1783, 1756, 1729, 1621, 1942, 1557, 1516, 1584, 1354, 1665, 1395, 1597, 1408, 1462, 1705, 1489, 1435, 1678, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[3]": {
          "hide_name": 0,
          "bits": [ 1299, 1919, 1892, 1865, 1849, 1822, 1784, 1757, 1730, 1622, 1943, 1555, 1517, 1582, 1355, 1663, 1393, 1598, 1409, 1463, 1706, 1490, 1436, 1679, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[4]": {
          "hide_name": 0,
          "bits": [ 1314, 1934, 1907, 1880, 1853, 1826, 1799, 1772, 1745, 1637, 1958, 1559, 1532, 1586, 1370, 1667, 1397, 1613, 1424, 1478, 1721, 1505, 1451, 1694, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[5]": {
          "hide_name": 0,
          "bits": [ 1315, 1935, 1908, 1881, 1854, 1827, 1800, 1773, 1746, 1638, 1959, 1560, 1533, 1587, 1371, 1668, 1398, 1614, 1425, 1479, 1722, 1506, 1452, 1695, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[6]": {
          "hide_name": 0,
          "bits": [ 1305, 1925, 1898, 1871, 1852, 1825, 1790, 1763, 1736, 1628, 1949, 1558, 1523, 1585, 1361, 1666, 1396, 1604, 1415, 1469, 1712, 1496, 1442, 1685, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[7]": {
          "hide_name": 0,
          "bits": [ 1306, 1926, 1899, 1872, 1850, 1823, 1791, 1764, 1737, 1629, 1950, 1556, 1524, 1583, 1362, 1664, 1394, 1605, 1416, 1470, 1713, 1497, 1443, 1686, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[8]": {
          "hide_name": 0,
          "bits": [ 1312, 1932, 1905, 1878, 1837, 1810, 1797, 1770, 1743, 1635, 1956, 1543, 1530, 1570, 1368, 1651, 1381, 1611, 1422, 1476, 1719, 1503, 1449, 1692, "0", "0" ],
          "attributes": {
          }
        },
        "storage_1[9]": {
          "hide_name": 0,
          "bits": [ 1310, 1930, 1903, 1876, 1838, 1811, 1795, 1768, 1741, 1633, 1954, 1544, 1528, 1571, 1366, 1652, 1382, 1609, 1420, 1474, 1717, 1501, 1447, 1690, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[0]": {
          "hide_name": 0,
          "bits": [ 2108, 2740, 2713, 2690, 2657, 2636, 2605, 2576, 2555, 2444, 2762, 2224, 2474, 2278, 2254, 2420, 2333, 2364, 2390, 2165, 2499, 2192, 2306, 2531, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[0]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4089 ],
          "attributes": {
          }
        },
        "storage_2[10]": {
          "hide_name": 0,
          "bits": [ 2115, 2747, 2720, 2686, 2666, 2632, 2612, 2585, 2551, 2440, 2771, 2215, 2464, 2271, 2250, 2416, 2340, 2360, 2381, 2174, 2492, 2201, 2313, 2527, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[10]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4090 ],
          "attributes": {
          }
        },
        "storage_2[11]": {
          "hide_name": 0,
          "bits": [ 2117, 2749, 2722, 2684, 2668, 2630, 2614, 2587, 2549, 2438, 2773, 2217, 2466, 2273, 2248, 2414, 2342, 2358, 2383, 2176, 2494, 2203, 2315, 2525, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[11]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4091 ],
          "attributes": {
          }
        },
        "storage_2[12]": {
          "hide_name": 0,
          "bits": [ 2113, 2745, 2718, 2696, 2664, 2642, 2610, 2583, 2547, 2436, 2769, 2235, 2483, 2291, 2260, 2426, 2338, 2356, 2401, 2172, 2512, 2199, 2311, 2537, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[12]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
          }
        },
        "storage_2[13]": {
          "hide_name": 0,
          "bits": [ 2120, 2752, 2725, 2694, 2671, 2640, 2617, 2590, 2554, 2443, 2776, 2233, 2481, 2289, 2258, 2424, 2345, 2363, 2399, 2179, 2510, 2206, 2318, 2535, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[13]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4093 ],
          "attributes": {
          }
        },
        "storage_2[14]": {
          "hide_name": 0,
          "bits": [ 2116, 2748, 2721, 2687, 2667, 2633, 2613, 2586, 2552, 2441, 2772, 2216, 2465, 2272, 2251, 2417, 2341, 2361, 2382, 2175, 2493, 2202, 2314, 2528, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[14]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4094 ],
          "attributes": {
          }
        },
        "storage_2[15]": {
          "hide_name": 0,
          "bits": [ 2118, 2750, 2723, 2685, 2669, 2631, 2615, 2588, 2550, 2439, 2774, 2218, 2467, 2274, 2249, 2415, 2343, 2359, 2384, 2177, 2495, 2204, 2316, 2526, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[15]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4095 ],
          "attributes": {
          }
        },
        "storage_2[1]": {
          "hide_name": 0,
          "bits": [ 2106, 2738, 2711, 2697, 2658, 2643, 2603, 2577, 2562, 2451, 2763, 2222, 2475, 2279, 2261, 2427, 2331, 2371, 2388, 2166, 2500, 2193, 2304, 2538, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[1]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4096 ],
          "attributes": {
          }
        },
        "storage_2[2]": {
          "hide_name": 0,
          "bits": [ 2103, 2735, 2708, 2681, 2654, 2627, 2600, 2573, 2560, 2449, 2759, 2228, 2471, 2284, 2245, 2411, 2328, 2369, 2394, 2162, 2505, 2189, 2301, 2522, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[2]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4097 ],
          "attributes": {
          }
        },
        "storage_2[3]": {
          "hide_name": 0,
          "bits": [ 2110, 2742, 2715, 2688, 2661, 2634, 2607, 2580, 2558, 2447, 2766, 2229, 2478, 2285, 2252, 2418, 2335, 2367, 2395, 2169, 2506, 2196, 2308, 2529, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[3]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4098 ],
          "attributes": {
          }
        },
        "storage_2[4]": {
          "hide_name": 0,
          "bits": [ 2109, 2741, 2714, 2691, 2659, 2637, 2606, 2578, 2556, 2445, 2764, 2225, 2476, 2280, 2255, 2421, 2334, 2365, 2391, 2167, 2501, 2194, 2307, 2532, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[4]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4099 ],
          "attributes": {
          }
        },
        "storage_2[5]": {
          "hide_name": 0,
          "bits": [ 2107, 2739, 2712, 2698, 2660, 2644, 2604, 2579, 2563, 2452, 2765, 2223, 2477, 2281, 2262, 2428, 2332, 2372, 2389, 2168, 2502, 2195, 2305, 2539, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[5]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4100 ],
          "attributes": {
          }
        },
        "storage_2[6]": {
          "hide_name": 0,
          "bits": [ 2104, 2736, 2709, 2682, 2655, 2628, 2601, 2574, 2561, 2450, 2760, 2230, 2472, 2286, 2246, 2412, 2329, 2370, 2396, 2163, 2507, 2190, 2302, 2523, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[6]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4101 ],
          "attributes": {
          }
        },
        "storage_2[7]": {
          "hide_name": 0,
          "bits": [ 2111, 2743, 2716, 2689, 2662, 2635, 2608, 2581, 2559, 2448, 2767, 2231, 2479, 2287, 2253, 2419, 2336, 2368, 2397, 2170, 2508, 2197, 2309, 2530, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[7]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4102 ],
          "attributes": {
          }
        },
        "storage_2[8]": {
          "hide_name": 0,
          "bits": [ 2112, 2744, 2717, 2695, 2663, 2641, 2609, 2582, 2546, 2435, 2768, 2234, 2482, 2290, 2259, 2425, 2337, 2355, 2400, 2171, 2511, 2198, 2310, 2536, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[8]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4103 ],
          "attributes": {
          }
        },
        "storage_2[9]": {
          "hide_name": 0,
          "bits": [ 2119, 2751, 2724, 2693, 2670, 2639, 2616, 2589, 2553, 2442, 2775, 2232, 2480, 2288, 2257, 2423, 2344, 2362, 2398, 2178, 2509, 2205, 2317, 2534, "0", "0" ],
          "attributes": {
          }
        },
        "storage_2[9]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4104 ],
          "attributes": {
          }
        },
        "storage_3[0]": {
          "hide_name": 0,
          "bits": [ 2934, 3557, 3530, 3503, 3476, 3449, 3422, 3395, 3368, 3260, 3581, 3182, 3290, 3209, 2993, 3155, 3020, 3128, 3101, 3047, 3317, 3074, 3236, 3344, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[0]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4105 ],
          "attributes": {
          }
        },
        "storage_3[10]": {
          "hide_name": 0,
          "bits": [ 2930, 3553, 3526, 3499, 3472, 3445, 3418, 3391, 3364, 3256, 3577, 3178, 3286, 3205, 2989, 3151, 3016, 3124, 3097, 3043, 3313, 3070, 3232, 3340, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[10]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4106 ],
          "attributes": {
          }
        },
        "storage_3[11]": {
          "hide_name": 0,
          "bits": [ 2928, 3551, 3524, 3497, 3470, 3443, 3416, 3389, 3362, 3254, 3575, 3176, 3284, 3203, 2987, 3149, 3014, 3122, 3095, 3041, 3311, 3068, 3230, 3338, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[11]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4107 ],
          "attributes": {
          }
        },
        "storage_3[12]": {
          "hide_name": 0,
          "bits": [ 2932, 3563, 3528, 3509, 3482, 3455, 3428, 3401, 3366, 3258, 3587, 3188, 3296, 3215, 2991, 3161, 3026, 3134, 3099, 3053, 3315, 3080, 3234, 3342, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[12]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4108 ],
          "attributes": {
          }
        },
        "storage_3[13]": {
          "hide_name": 0,
          "bits": [ 2933, 3561, 3529, 3507, 3480, 3453, 3426, 3399, 3367, 3259, 3585, 3186, 3294, 3213, 2992, 3159, 3024, 3132, 3100, 3051, 3316, 3078, 3235, 3343, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[13]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4109 ],
          "attributes": {
          }
        },
        "storage_3[14]": {
          "hide_name": 0,
          "bits": [ 2931, 3554, 3527, 3500, 3473, 3446, 3419, 3392, 3365, 3257, 3578, 3179, 3287, 3206, 2990, 3152, 3017, 3125, 3098, 3044, 3314, 3071, 3233, 3341, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[14]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4110 ],
          "attributes": {
          }
        },
        "storage_3[15]": {
          "hide_name": 0,
          "bits": [ 2929, 3552, 3525, 3498, 3471, 3444, 3417, 3390, 3363, 3255, 3576, 3177, 3285, 3204, 2988, 3150, 3015, 3123, 3096, 3042, 3312, 3069, 3231, 3339, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[15]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4111 ],
          "attributes": {
          }
        },
        "storage_3[1]": {
          "hide_name": 0,
          "bits": [ 2935, 3558, 3531, 3504, 3477, 3450, 3423, 3396, 3369, 3261, 3582, 3183, 3291, 3210, 2994, 3156, 3021, 3129, 3102, 3048, 3318, 3075, 3237, 3345, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[1]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4112 ],
          "attributes": {
          }
        },
        "storage_3[2]": {
          "hide_name": 0,
          "bits": [ 2939, 3548, 3535, 3494, 3467, 3440, 3413, 3386, 3373, 3265, 3572, 3173, 3281, 3200, 2998, 3146, 3011, 3119, 3106, 3038, 3322, 3065, 3241, 3349, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[2]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4113 ],
          "attributes": {
          }
        },
        "storage_3[3]": {
          "hide_name": 0,
          "bits": [ 2937, 3549, 3533, 3495, 3468, 3441, 3414, 3387, 3371, 3263, 3573, 3174, 3282, 3201, 2996, 3147, 3012, 3120, 3104, 3039, 3320, 3066, 3239, 3347, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[3]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4114 ],
          "attributes": {
          }
        },
        "storage_3[4]": {
          "hide_name": 0,
          "bits": [ 2941, 3564, 3537, 3510, 3483, 3456, 3429, 3402, 3375, 3267, 3588, 3189, 3297, 3216, 3000, 3162, 3027, 3135, 3108, 3054, 3324, 3081, 3243, 3351, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[4]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4115 ],
          "attributes": {
          }
        },
        "storage_3[5]": {
          "hide_name": 0,
          "bits": [ 2942, 3565, 3538, 3511, 3484, 3457, 3430, 3403, 3376, 3268, 3589, 3190, 3298, 3217, 3001, 3163, 3028, 3136, 3109, 3055, 3325, 3082, 3244, 3352, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[5]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4116 ],
          "attributes": {
          }
        },
        "storage_3[6]": {
          "hide_name": 0,
          "bits": [ 2940, 3555, 3536, 3501, 3474, 3447, 3420, 3393, 3374, 3266, 3579, 3180, 3288, 3207, 2999, 3153, 3018, 3126, 3107, 3045, 3323, 3072, 3242, 3350, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[6]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4117 ],
          "attributes": {
          }
        },
        "storage_3[7]": {
          "hide_name": 0,
          "bits": [ 2938, 3556, 3534, 3502, 3475, 3448, 3421, 3394, 3372, 3264, 3580, 3181, 3289, 3208, 2997, 3154, 3019, 3127, 3105, 3046, 3321, 3073, 3240, 3348, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[7]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4118 ],
          "attributes": {
          }
        },
        "storage_3[8]": {
          "hide_name": 0,
          "bits": [ 2925, 3562, 3521, 3508, 3481, 3454, 3427, 3400, 3359, 3251, 3586, 3187, 3295, 3214, 2984, 3160, 3025, 3133, 3092, 3052, 3308, 3079, 3227, 3335, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[8]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4119 ],
          "attributes": {
          }
        },
        "storage_3[9]": {
          "hide_name": 0,
          "bits": [ 2926, 3560, 3522, 3506, 3479, 3452, 3425, 3398, 3360, 3252, 3584, 3185, 3293, 3212, 2985, 3158, 3023, 3131, 3093, 3050, 3309, 3077, 3228, 3336, "0", "0" ],
          "attributes": {
          }
        },
        "storage_3[9]_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 4120 ],
          "attributes": {
          }
        },
        "sys_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:42.6-42.13"
          }
        },
        "sys_rst": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:43.6-43.13"
          }
        },
        "user_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:29.14-29.22"
          }
        },
        "user_port_wishbone_0_ack": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:37.14-37.38"
          }
        },
        "user_port_wishbone_0_adr": {
          "hide_name": 0,
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:31.20-31.44"
          }
        },
        "user_port_wishbone_0_cyc": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:35.13-35.37"
          }
        },
        "user_port_wishbone_0_cyc_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 285, 3909, 4017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "user_port_wishbone_0_dat_r": {
          "hide_name": 0,
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:33.21-33.47"
          }
        },
        "user_port_wishbone_0_dat_w": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:32.20-32.46"
          }
        },
        "user_port_wishbone_0_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:39.14-39.38"
          }
        },
        "user_port_wishbone_0_sel": {
          "hide_name": 0,
          "bits": [ 175, 176 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:34.19-34.43"
          }
        },
        "user_port_wishbone_0_sel_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 3849, 248, 3848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "user_port_wishbone_0_stb": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:36.13-36.37"
          }
        },
        "user_port_wishbone_0_stb_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 224, 4121, 225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "user_port_wishbone_0_we": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:38.13-38.36"
          }
        },
        "user_rst": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:30.14-30.22"
          }
        },
        "wb_bus_ack": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:611.6-611.16"
          }
        },
        "wb_bus_adr": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:605.13-605.23",
            "unused_bits": "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29"
          }
        },
        "wb_bus_bte": {
          "hide_name": 0,
          "bits": [ 116, 117 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:614.12-614.22",
            "unused_bits": "0 1"
          }
        },
        "wb_bus_cti": {
          "hide_name": 0,
          "bits": [ 113, 114, 115 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:613.12-613.22",
            "unused_bits": "0 1 2"
          }
        },
        "wb_bus_cyc": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:609.6-609.16"
          }
        },
        "wb_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
          }
        },
        "wb_bus_dat_w": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:606.13-606.25",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "wb_bus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:615.6-615.16"
          }
        },
        "wb_bus_sel": {
          "hide_name": 0,
          "bits": [ 105, 106, 107, 108 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:608.12-608.22"
          }
        },
        "wb_bus_stb": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:610.6-610.16"
          }
        },
        "wb_bus_we": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:612.6-612.15"
          }
        },
        "wb_ctrl_ack": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:24.14-24.25"
          }
        },
        "wb_ctrl_adr": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:18.20-18.31"
          }
        },
        "wb_ctrl_bte": {
          "hide_name": 0,
          "bits": [ 116, 117 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:27.19-27.30"
          }
        },
        "wb_ctrl_cti": {
          "hide_name": 0,
          "bits": [ 113, 114, 115 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:26.19-26.30"
          }
        },
        "wb_ctrl_cyc": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:22.13-22.24"
          }
        },
        "wb_ctrl_cyc_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 356, 345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wb_ctrl_dat_r": {
          "hide_name": 0,
          "bits": [ 97, 98, 99, 100, 101, 102, 103, 104, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:20.21-20.34"
          }
        },
        "wb_ctrl_dat_w": {
          "hide_name": 0,
          "bits": [ 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:19.20-19.33"
          }
        },
        "wb_ctrl_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:28.14-28.25"
          }
        },
        "wb_ctrl_sel": {
          "hide_name": 0,
          "bits": [ 105, 106, 107, 108 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:21.19-21.30"
          }
        },
        "wb_ctrl_stb": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:23.13-23.24"
          }
        },
        "wb_ctrl_we": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:25.13-25.23"
          }
        },
        "wb_port_ack": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:715.5-715.16"
          }
        },
        "wb_port_adr": {
          "hide_name": 0,
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:709.13-709.24"
          }
        },
        "wb_port_cyc": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:713.6-713.17"
          }
        },
        "wb_port_dat_r": {
          "hide_name": 0,
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:711.12-711.25"
          }
        },
        "wb_port_dat_w": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:710.13-710.26"
          }
        },
        "wb_port_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:717.5-717.16"
          }
        },
        "wb_port_sel": {
          "hide_name": 0,
          "bits": [ 175, 176 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:712.12-712.23"
          }
        },
        "wb_port_stb": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:714.6-714.17"
          }
        },
        "wb_port_we": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:716.6-716.16"
          }
        },
        "wdata_converter_converter_last": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:674.6-674.36"
          }
        },
        "wdata_converter_converter_mux": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:672.5-672.34"
          }
        },
        "wdata_converter_converter_mux_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 4122 ],
          "attributes": {
          }
        },
        "wdata_converter_converter_mux_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 4123 ],
          "attributes": {
          }
        },
        "wdata_converter_converter_mux_SB_DFFESR_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 229, 230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "wdata_converter_converter_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:663.6-663.42"
          }
        },
        "wdata_converter_converter_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:664.6-664.41"
          }
        },
        "wdata_converter_converter_sink_payload_data": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 175, 151, 152, 153, 154, 155, 156, 157, 158, 176 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:665.12-665.55"
          }
        },
        "wdata_converter_converter_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:668.6-668.44"
          }
        },
        "wdata_converter_converter_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:669.6-669.43"
          }
        },
        "wdata_converter_converter_source_payload_valid_token_count": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:671.6-671.64"
          }
        },
        "wdata_converter_converter_source_ready": {
          "hide_name": 0,
          "bits": [ 3907 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:667.6-667.44"
          }
        },
        "wdata_converter_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:651.6-651.32"
          }
        },
        "wdata_converter_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:652.6-652.31"
          }
        },
        "wdata_converter_sink_payload_data": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:653.13-653.46"
          }
        },
        "wdata_converter_sink_payload_we": {
          "hide_name": 0,
          "bits": [ 175, 176 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:654.12-654.43"
          }
        },
        "wdata_converter_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:657.6-657.34"
          }
        },
        "wdata_converter_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:658.6-658.33"
          }
        },
        "wdata_converter_source_ready": {
          "hide_name": 0,
          "bits": [ 3907 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:656.6-656.34"
          }
        },
        "wdata_converter_source_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:677.6-677.41"
          }
        },
        "wdata_converter_source_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:678.6-678.40"
          }
        },
        "wdata_converter_source_source_ready": {
          "hide_name": 0,
          "bits": [ 3907 ],
          "attributes": {
            "src": "/home/omkar/Desktop/beaglewire-litedram/build/gateware/litedram_core.v:676.6-676.41"
          }
        }
      }
    }
  }
}
