#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 07:07:14 2024
# Process ID: 141965
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 4679.095 MHz, CPU Physical cores: 4, Host memory: 16483 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 142061
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.395 ; gain = 406.652 ; free physical = 178 ; free virtual = 1739
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'face_detect' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_IMG1_data_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_IMG1_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_IMG1_data_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_IMG1_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_mul_9ns_28s_32_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_9ns_28s_32_4_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_mul_9ns_28s_32_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_9ns_28s_32_4_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'face_detect_mul_8ns_24s_24_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_8ns_24s_24_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_mul_8ns_24s_24_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_8ns_24s_24_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'face_detect_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_processImage' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_processImage_SQSUM1_data_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage_SQSUM1_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_processImage_SQSUM1_data_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage_SQSUM1_data_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'face_detect_mac_muladd_8ns_8ns_32ns_32_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'face_detect_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_mac_muladd_8ns_8ns_32ns_32_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_stages_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_stages_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_VITIS_LOOP_379_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_VITIS_LOOP_379_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_VITIS_LOOP_379_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_VITIS_LOOP_379_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'face_detect_mul_13s_32s_32_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_13s_32s_32_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_mul_13s_32s_32_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_13s_32s_32_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'face_detect_mul_14ns_32s_32_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_14ns_32s_32_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_mul_14ns_32s_32_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_14ns_32s_32_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier_Pipeline_Filters' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_Filters.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_dmul_64ns_64ns_64_14_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_dmul_64ns_64ns_64_14_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_dmul_64ns_64ns_64_14_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_dmul_64ns_64ns_64_14_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_dcmp_64ns_64ns_1_4_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_dcmp_64ns_64ns_1_4_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sitodp_64s_64_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sitodp_64s_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sitodp_64s_64_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_sitodp_64s_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sitodp_64s_64_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_sitodp_64s_64_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sitodp_64s_64_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sitodp_64s_64_7_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_cascadeClassifier' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sitofp_32ns_32_7_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sitofp_32ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sitofp_32ns_32_7_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_sitofp_32ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sitofp_32ns_32_7_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_sitofp_32ns_32_7_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sitofp_32ns_32_7_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sitofp_32ns_32_7_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_mul_32s_32s_64_5_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_32s_32s_64_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_mul_32s_32s_64_5_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_32s_32s_64_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'face_detect_lshr_137ns_32ns_137_7_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_lshr_137ns_32ns_137_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_lshr_137ns_32ns_137_7_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_lshr_137ns_32ns_137_7_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'face_detect_shl_137ns_32ns_137_7_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_shl_137ns_32ns_137_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_shl_137ns_32ns_137_7_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_shl_137ns_32ns_137_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_processImage' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fmul_32ns_32ns_32_8_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fmul_32ns_32ns_32_8_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fpext_32ns_64_4_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fpext_32ns_64_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fpext_32ns_64_4_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fpext_32ns_64_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fpext_32ns_64_4_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fpext_32ns_64_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fpext_32ns_64_4_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fpext_32ns_64_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_dadd_64ns_64ns_64_16_full_dsp_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_dadd_64ns_64ns_64_16_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_dadd_64ns_64ns_64_16_full_dsp_1_ip' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_dadd_64ns_64ns_64_16_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_dadd_64ns_64ns_64_16_full_dsp_1_ip' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/ip/face_detect_dadd_64ns_64ns_64_16_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_dadd_64ns_64ns_64_16_full_dsp_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_dadd_64ns_64ns_64_16_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'face_detect_lshr_79ns_32ns_79_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_lshr_79ns_32ns_79_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_lshr_79ns_32ns_79_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_lshr_79ns_32ns_79_2_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'face_detect_shl_79ns_32ns_79_2_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_shl_79ns_32ns_79_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_shl_79ns_32ns_79_2_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_shl_79ns_32ns_79_2_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sdiv_27ns_32ns_27_31_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sdiv_27ns_32ns_27_31_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sdiv_27ns_32ns_27_31_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sdiv_27ns_32ns_27_31_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sdiv_26ns_32ns_24_30_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'face_detect_sdiv_26ns_32ns_24_30_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sdiv_26ns_32ns_24_30_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'face_detect_sdiv_26ns_32ns_24_30_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'face_detect' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[26].divisor_tmp_reg[27] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element loop[25].divisor_tmp_reg[26] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:146]
WARNING: [Synth 8-7129] Port din1[136] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[135] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[134] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[133] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[132] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[131] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[130] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[129] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[128] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[127] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[126] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[125] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[124] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[123] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[122] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[121] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[120] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[119] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[118] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[117] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[116] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[115] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[114] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[113] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[112] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[111] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[110] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[109] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[108] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[107] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[106] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[105] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[104] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[103] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[102] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[101] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[100] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[99] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[98] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[97] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[96] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[95] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[94] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[93] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[92] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[91] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[90] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[89] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[88] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[87] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[86] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[85] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[84] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[83] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[82] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[81] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[80] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[79] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[78] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[77] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[76] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[75] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[74] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[73] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[72] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[71] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[70] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[69] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[68] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[67] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[66] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[65] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[64] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[63] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[62] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[61] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[60] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[59] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[58] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[57] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[56] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[55] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[54] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[53] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[52] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[51] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[50] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[49] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[48] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[47] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[46] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[45] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[44] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[43] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[42] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[41] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[40] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[39] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[38] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[37] in module face_detect_shl_137ns_32ns_137_7_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 2393.082 ; gain = 715.340 ; free physical = 261 ; free virtual = 1930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2393.082 ; gain = 715.340 ; free physical = 241 ; free virtual = 1963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2393.082 ; gain = 715.340 ; free physical = 245 ; free virtual = 1968
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2393.082 ; gain = 0.000 ; free physical = 1258 ; free virtual = 3115
INFO: [Netlist 29-17] Analyzing 3807 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/face_detect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/face_detect_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2499.926 ; gain = 0.000 ; free physical = 1046 ; free virtual = 3021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 93 instances were transformed.
  FDE => FDRE: 93 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2499.961 ; gain = 0.000 ; free physical = 1024 ; free virtual = 3013
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.961 ; gain = 822.219 ; free physical = 937 ; free virtual = 3016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.961 ; gain = 822.219 ; free physical = 937 ; free virtual = 3016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2499.961 ; gain = 822.219 ; free physical = 937 ; free virtual = 3016
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln141_reg_1077_reg' and it is trimmed from '32' to '7' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage.v:804]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_1_reg_913_reg' and it is trimmed from '64' to '63' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_processImage.v:822]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '27' to '26' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_27ns_32ns_27_31_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '26' to '24' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].dividend_tmp_reg[26]' and it is trimmed from '26' to '24' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '26' to '25' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_sdiv_26ns_32ns_24_30_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2499.961 ; gain = 822.219 ; free physical = 851 ; free virtual = 2981
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dmul_64ns_64ns_64_14_full_dsp_1_U50/face_detect_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/dcmp_64ns_64ns_1_4_no_dsp_1_U51/face_detect_dcmp_64ns_64ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized42) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized42) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/grp_cascadeClassifier_fu_269/sitodp_64s_64_7_no_dsp_1_U52/face_detect_sitodp_64s_64_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/grp_processImage_fu_213/sitofp_32ns_32_7_no_dsp_1_U64/face_detect_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1:/face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1:/face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1:/face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'face_detect_fmul_32ns_32ns_32_8_max_dsp_1:/face_detect_fmul_32ns_32ns_32_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1:/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1:/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1:/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1:/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1:/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'face_detect_fdiv_32ns_32ns_32_30_no_dsp_1:/face_detect_fdiv_32ns_32ns_32_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_4_no_dsp_1_U93/face_detect_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fpext_32ns_64_4_no_dsp_1_U93/face_detect_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_4_no_dsp_1_U93/face_detect_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fpext_32ns_64_4_no_dsp_1_U93/face_detect_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_4_no_dsp_1_U93/face_detect_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/fpext_32ns_64_4_no_dsp_1_U93/face_detect_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'face_detect_fcmp_32ns_32ns_1_4_no_dsp_1:/face_detect_fcmp_32ns_32ns_1_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_32ns_32_4_1_U11/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_32ns_32_4_1_U11/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_load_reg_289_reg' and it is trimmed from '32' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_cascadeClassifier_Pipeline_VITIS_LOOP_379_1.v:198]
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register haar_counter_fu_120_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element mul_14ns_32s_32_5_1_U21/buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_14ns_32s_32_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_32s_32s_64_5_1.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_9ns_28s_32_4_1_U1/buff1_reg' and it is trimmed from '48' to '15' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_9ns_28s_32_4_1.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_9ns_28s_32_4_1_U1/buff1_reg' and it is trimmed from '48' to '17' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_9ns_28s_32_4_1.v:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln357_1_cast_reg_406_reg' and it is trimmed from '32' to '28' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1.v:332]
WARNING: [Synth 8-6014] Unused sequential element mul_9ns_28s_32_4_1_U1/buff1_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d7d8/hdl/verilog/face_detect_mul_9ns_28s_32_4_1.v:41]
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__0) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__2) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__3) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__4) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__5) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__6) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__7) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__8) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__9) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__10) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__11) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__12) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__13) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__14) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__15) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__16) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__17) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__18) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__19) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__20) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__21) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__22) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__23) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__24) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__25) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__26) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__27) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__28) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__29) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram1_reg_mux_sel_a_pos_1__30) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__0) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__2) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__3) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__4) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__5) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__6) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__7) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__8) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__9) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__10) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__11) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__12) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__13) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__14) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__15) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__16) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__17) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__18) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__19) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__20) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__21) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__22) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__23) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__24) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__25) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__26) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__27) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__28) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__29) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram2_reg_mux_sel_a_pos_1__30) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__0) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__2) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__3) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__4) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__5) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__6) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__7) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__8) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__9) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__10) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__11) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__12) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__13) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__14) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__15) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__16) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__17) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__18) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__19) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__20) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__21) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__22) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__23) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__24) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__25) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__26) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__27) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__28) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__29) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram3_reg_mux_sel_a_pos_1__30) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram4_reg_mux_sel_a_pos_1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram4_reg_mux_sel_a_pos_1__0) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram4_reg_mux_sel_a_pos_1__1) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
WARNING: [Synth 8-3332] Sequential element (ram4_reg_mux_sel_a_pos_1__2) is unused and will be removed from module face_detect_processImage_SUM1_data_RAM_1WNR_AUTO_1R1W.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:31 . Memory (MB): peak = 2499.961 ; gain = 822.219 ; free physical = 857 ; free virtual = 3088
---------------------------------------------------------------------------------
 Sort Area is face_detect_processImage__GB0 buff0_reg_8 : 0 0 : 3185 11723 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 buff0_reg_8 : 0 1 : 2892 11723 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 buff0_reg_8 : 0 2 : 2859 11723 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 buff0_reg_8 : 0 3 : 2787 11723 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 mul_14ns_32s_32_5_1_U21/buff1_reg_2 : 0 0 : 2763 5404 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 mul_14ns_32s_32_5_1_U21/buff1_reg_2 : 0 1 : 2641 5404 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 mul_13s_32s_32_5_1_U20/buff1_reg_5 : 0 0 : 1930 3631 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 mul_13s_32s_32_5_1_U20/buff1_reg_5 : 0 1 : 1701 3631 : Used 1 time 100
 Sort Area is face_detect_processImage__GB0 mac_muladd_8ns_8ns_32ns_32_4_1_U11/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 3468 3468 : Used 1 time 100
 Sort Area is face_detect__GCB0 mul_9ns_28s_32_4_1_U1/buff0_reg_f : 0 0 : 1427 2317 : Used 1 time 100
 Sort Area is face_detect__GCB0 mul_9ns_28s_32_4_1_U1/buff0_reg_f : 0 1 : 890 2317 : Used 1 time 100
 Sort Area is face_detect__GCB0 mul_8ns_24s_24_5_1_U2/buff2_reg_d : 0 0 : 1492 1492 : Used 1 time 0
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 1237, Available = 280. Will try to implement using LUT-RAM. 
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 1200, Available = 280. 
 DSP resource Status: mac_muladd_8ns_8ns_32ns_32_4_1_U11/face_detect_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0_U/p_reg_reg_0 0 3468 3468: Used 1 time : Accepted (9 < 201) uniquify 0 
 DSP resource Status: mul_13s_32s_32_5_1_U20/buff1_reg_5 0 3631 1930: Used 1 time : Accepted (7 < 201) uniquify 0 
 DSP resource Status: mul_13s_32s_32_5_1_U20/buff1_reg_5 1 3631 1701: Used 1 time : Accepted (8 < 201) uniquify 0 
 DSP resource Status: mul_14ns_32s_32_5_1_U21/buff1_reg_2 0 5404 2763: Used 1 time : Accepted (5 < 201) uniquify 0 
 DSP resource Status: mul_14ns_32s_32_5_1_U21/buff1_reg_2 1 5404 2641: Used 1 time : Accepted (6 < 201) uniquify 0 
 DSP resource Status: buff0_reg_8 0 11723 3185: Used 1 time : Accepted (1 < 201) uniquify 0 
 DSP resource Status: buff0_reg_8 1 11723 2892: Used 1 time : Accepted (2 < 201) uniquify 0 
 DSP resource Status: buff0_reg_8 2 11723 2859: Used 1 time : Accepted (3 < 201) uniquify 0 
 DSP resource Status: buff0_reg_8 3 11723 2787: Used 1 time : Accepted (4 < 201) uniquify 0 
 DSP resource Status: mul_9ns_28s_32_4_1_U1/buff0_reg_f 0 2317 1427: Used 1 time : Accepted (10 < 201) uniquify 0 
 DSP resource Status: mul_9ns_28s_32_4_1_U1/buff0_reg_f 1 2317 890: Used 1 time : Accepted (11 < 201) uniquify 0 
 DSP resource Status: mul_8ns_24s_24_5_1_U2/buff2_reg_d 0 1492 1492: Used 1 time : Accepted (12 < 201) uniquify 0 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:47 ; elapsed = 00:04:04 . Memory (MB): peak = 2575.910 ; gain = 898.168 ; free physical = 156 ; free virtual = 2745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:17 . Memory (MB): peak = 2709.051 ; gain = 1031.309 ; free physical = 211 ; free virtual = 2712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_16__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_16__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_17__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_processImage_fu_213/SQSUM1_data_U/ram_reg_1_17__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 180 ; free virtual = 2672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:17 ; elapsed = 00:04:34 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 282 ; free virtual = 2675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:17 ; elapsed = 00:04:34 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 279 ; free virtual = 2673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:20 ; elapsed = 00:04:37 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 248 ; free virtual = 2644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:20 ; elapsed = 00:04:37 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 248 ; free virtual = 2644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:21 ; elapsed = 00:04:38 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 248 ; free virtual = 2644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:21 ; elapsed = 00:04:38 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 248 ; free virtual = 2644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized13                                       | Dynamic                | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized12                                       | (A'':B'')'             | 29     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized14                                       | (C+A:B)'               | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9_143                                    | ((A'*B')')'            | 24     | 17     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized10_144                                   | (PCIN>>17+(A'*B'')')'  | 0      | 7      | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized11_132                                   | (PCIN+A:B+C')'         | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9                                        | ((A'*B')')'            | 24     | 17     | -      | -      | 41     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized10                                       | (PCIN>>17+(A'*B'')')'  | 0      | 7      | -      | -      | 31     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized11                                       | (PCIN+A:B+C')'         | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1 | ((A''*B'')')'          | 30     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1 | (A''*B')'              | 17     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|face_detect_face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1 | (PCIN>>17+(A''*B')')'  | 30     | 9      | -      | -      | 15     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper                                                        | (A'*B')'               | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                                        | (PCIN>>17+(A'*B)')'    | 17     | 0      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized1                                        | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized2                                        | (PCIN>>17+(A''*B')')'  | 17     | 0      | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized3                                        | (PCIN+(A''*B'')')'     | 19     | 17     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4                                        | (PCIN+(A''*B'')')'     | 19     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized5                                        | (PCIN>>17+(A'*B'')')'  | 0      | 17     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized6                                        | (PCIN+(A''*B'')')'     | 19     | 16     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized7                                        | PCIN>>17+(A'*B'')'     | 0      | 15     | -      | -      | 38     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8                                        | (PCIN>>17+A'*B'')'     | 0      | 2      | -      | -      | 21     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|face_detect_cascadeClassifier_Pipeline_Filters                         | ((A'*B')')'            | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|face_detect_cascadeClassifier_Pipeline_Filters                         | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|face_detect_cascadeClassifier_Pipeline_Filters                         | ((A'*B')')'            | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|face_detect_cascadeClassifier_Pipeline_Filters                         | (PCIN>>17+(A''*B'')')' | 14     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|face_detect_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2    | (C+(A''*B'')')'        | 8      | 8      | 32     | -      | 32     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|face_detect_mul_32s_32s_64_5_1                                         | (A'*B')'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|face_detect_mul_32s_32s_64_5_1                                         | (PCIN>>17+(A*B')')'    | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|face_detect_mul_32s_32s_64_5_1                                         | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|face_detect_mul_32s_32s_64_5_1                                         | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1024|
|2     |DSP48E1  |    31|
|24    |LUT1     |   736|
|25    |LUT2     |  3907|
|26    |LUT3     |  4268|
|27    |LUT4     |  1453|
|28    |LUT5     |  1190|
|29    |LUT6     |  6908|
|30    |MUXCY    |  1957|
|31    |MUXF7    |  2004|
|32    |MUXF8    |   733|
|33    |RAMB36E1 |   600|
|39    |SRL16E   |   499|
|40    |SRLC32E  |    62|
|41    |XORCY    |  1678|
|42    |FDE      |    92|
|43    |FDRE     | 15872|
|44    |FDSE     |    69|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:21 ; elapsed = 00:04:38 . Memory (MB): peak = 2745.496 ; gain = 1067.754 ; free physical = 248 ; free virtual = 2644
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:13 ; elapsed = 00:04:31 . Memory (MB): peak = 2745.496 ; gain = 960.875 ; free physical = 247 ; free virtual = 2644
Synthesis Optimization Complete : Time (s): cpu = 00:04:21 ; elapsed = 00:04:38 . Memory (MB): peak = 2745.504 ; gain = 1067.754 ; free physical = 247 ; free virtual = 2644
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2745.504 ; gain = 0.000 ; free physical = 449 ; free virtual = 2923
INFO: [Netlist 29-17] Analyzing 8119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.512 ; gain = 0.000 ; free physical = 424 ; free virtual = 2913
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 650 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 558 instances
  FDE => FDRE: 92 instances

Synth Design complete | Checksum: fbb99636
INFO: [Common 17-83] Releasing license: Synthesis
321 Infos, 283 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:32 ; elapsed = 00:04:46 . Memory (MB): peak = 2777.547 ; gain = 1448.305 ; free physical = 424 ; free virtual = 2913
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2187.430; main = 1923.979; forked = 271.918
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3721.848; main = 2777.516; forked = 976.348
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2801.523 ; gain = 0.000 ; free physical = 417 ; free virtual = 2913
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 1115 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2801.523 ; gain = 0.000 ; free physical = 353 ; free virtual = 2911
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/face_detect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 07:12:19 2024...
