Analysis & Synthesis report for CPU
Thu May 29 16:55:58 2014
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: microc:microc0|mux2:mux0
 13. Parameter Settings for User Entity Instance: microc:microc0|registro:PC
 14. Parameter Settings for User Entity Instance: microc:microc0|mux2:mux1
 15. Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd1
 16. Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd2
 17. Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd3
 18. Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd4
 19. Parameter Settings for User Entity Instance: microc:microc0|registro:wp1
 20. Parameter Settings for User Entity Instance: microc:microc0|registro:wp2
 21. Parameter Settings for User Entity Instance: microc:microc0|registro:wp3
 22. Parameter Settings for User Entity Instance: microc:microc0|registro:wp4
 23. Parameter Settings for User Entity Instance: microc:microc0|mux4:mux3
 24. Parameter Settings for User Entity Instance: microc:microc0|mux2:mux2
 25. Parameter Settings for User Entity Instance: microc:microc0|mux2:mux4
 26. Port Connectivity Checks: "microc:microc0|mux2:mux4"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 29 16:55:58 2014         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPU                                           ;
; Top-level Entity Name              ; cpu                                           ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 710                                           ;
;     Total combinational functions  ; 572                                           ;
;     Dedicated logic registers      ; 188                                           ;
; Total registers                    ; 188                                           ;
; Total pins                         ; 76                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; cpu                ; CPU                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; uc.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/uc.v          ;         ;
; microc.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/microc.v      ;         ;
; memprog.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/memprog.v     ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/cpu.v         ;         ;
; componentes.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/componentes.v ;         ;
; alu.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/alu.v         ;         ;
; progfile.dat                     ; yes             ; Auto-Found Unspecified File  ; C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/progfile.dat  ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 710   ;
;                                             ;       ;
; Total combinational functions               ; 572   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 484   ;
;     -- 3 input functions                    ; 46    ;
;     -- <=2 input functions                  ; 42    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 555   ;
;     -- arithmetic mode                      ; 17    ;
;                                             ;       ;
; Total registers                             ; 188   ;
;     -- Dedicated logic registers            ; 188   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 76    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 188   ;
; Total fan-out                               ; 2816  ;
; Average fan-out                             ; 3.37  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                          ; Library Name ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
; |cpu                             ; 572 (0)           ; 188 (0)      ; 0           ; 0            ; 0       ; 0         ; 76   ; 0            ; |cpu                                         ;              ;
;    |microc:microc0|              ; 557 (0)           ; 188 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0                          ;              ;
;       |alu:alu0|                 ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|alu:alu0                 ;              ;
;       |decoder:decod0|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|decoder:decod0           ;              ;
;       |memprog:meminstrucciones| ; 190 (190)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|memprog:meminstrucciones ;              ;
;       |mux2:mux2|                ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|mux2:mux2                ;              ;
;       |mux2:mux4|                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|mux2:mux4                ;              ;
;       |read_reg:rd1|             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|read_reg:rd1             ;              ;
;       |read_reg:rd2|             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|read_reg:rd2             ;              ;
;       |read_reg:rd3|             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|read_reg:rd3             ;              ;
;       |read_reg:rd4|             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|read_reg:rd4             ;              ;
;       |regfile:bancoreg|         ; 208 (208)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|regfile:bancoreg         ;              ;
;       |registro:PC|              ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|registro:PC              ;              ;
;       |registro:wp1|             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|registro:wp1             ;              ;
;       |registro:wp2|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|registro:wp2             ;              ;
;       |registro:wp3|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|registro:wp3             ;              ;
;       |registro:wp4|             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|microc:microc0|registro:wp4             ;              ;
;    |regzero:regzero0|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|regzero:regzero0                        ;              ;
;    |uc:uc0|                      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|uc:uc0                                  ;              ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; regzero:regzero0|zero                              ; uc:uc0|WideOr0      ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------+----------------------------------------------+
; Register name                          ; Reason for Removal                           ;
+----------------------------------------+----------------------------------------------+
; microc:microc0|registro:wp3|q[0..6]    ; Merged with microc:microc0|registro:wp3|q[7] ;
; microc:microc0|registro:wp2|q[0..6]    ; Merged with microc:microc0|registro:wp2|q[7] ;
; Total Number of Removed Registers = 14 ;                                              ;
+----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 60    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 160   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cpu|microc:microc0|read_reg:rd1|q[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cpu|microc:microc0|read_reg:rd2|q[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cpu|microc:microc0|read_reg:rd3|q[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cpu|microc:microc0|read_reg:rd4|q[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cpu|microc:microc0|alu:alu0|Add0     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|microc:microc0|alu:alu0|Add0     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |cpu|microc:microc0|alu:alu0|Mux6     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|microc:microc0|mux2:mux2|y[0]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|mux2:mux0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|registro:PC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|mux2:mux1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|read_reg:rd4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|registro:wp1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|registro:wp2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|registro:wp3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|registro:wp4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|mux4:mux3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|mux2:mux2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microc:microc0|mux2:mux4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "microc:microc0|mux2:mux4" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; d0[9..1] ; Input ; Info     ; Stuck at GND           ;
; d0[0]    ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 29 16:55:50 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file uc.v
    Info (12023): Found entity 1: uc
Info (12021): Found 1 design units, including 1 entities, in source file microc.v
    Info (12023): Found entity 1: microc
Info (12021): Found 1 design units, including 1 entities, in source file memprog.v
    Info (12023): Found entity 1: memprog
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.v
    Info (12023): Found entity 1: cpu_tb
Info (12021): Found 3 design units, including 3 entities, in source file cpu.v
    Info (12023): Found entity 1: clonador
    Info (12023): Found entity 2: regzero
    Info (12023): Found entity 3: cpu
Info (12021): Found 7 design units, including 7 entities, in source file componentes.v
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: sum
    Info (12023): Found entity 3: registro
    Info (12023): Found entity 4: mux2
    Info (12023): Found entity 5: decoder
    Info (12023): Found entity 6: read_reg
    Info (12023): Found entity 7: mux4
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Warning (10236): Verilog HDL Implicit Net warning at microc.v(32): created implicit net for "e4"
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "regzero" for hierarchy "regzero:regzero0"
Warning (10235): Verilog HDL Always Construct warning at cpu.v(41): variable "we" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at cpu.v(39): inferring latch(es) for variable "zero", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "zero" at cpu.v(41)
Info (12128): Elaborating entity "clonador" for hierarchy "clonador:clon"
Info (12128): Elaborating entity "microc" for hierarchy "microc:microc0"
Info (12128): Elaborating entity "mux2" for hierarchy "microc:microc0|mux2:mux0"
Info (12128): Elaborating entity "sum" for hierarchy "microc:microc0|sum:sum0"
Info (12128): Elaborating entity "registro" for hierarchy "microc:microc0|registro:PC"
Info (12128): Elaborating entity "memprog" for hierarchy "microc:microc0|memprog:meminstrucciones"
Warning (10850): Verilog HDL warning at memprog.v(9): number of words (107) in memory file does not match the number of elements in the address range [0:1023]
Warning (10030): Net "mem.data_a" at memprog.v(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at memprog.v(5) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at memprog.v(5) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "regfile" for hierarchy "microc:microc0|regfile:bancoreg"
Warning (10230): Verilog HDL assignment warning at componentes.v(22): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at componentes.v(23): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "alu" for hierarchy "microc:microc0|alu:alu0"
Warning (10230): Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "mux2" for hierarchy "microc:microc0|mux2:mux1"
Info (12128): Elaborating entity "decoder" for hierarchy "microc:microc0|decoder:decod0"
Info (12128): Elaborating entity "read_reg" for hierarchy "microc:microc0|read_reg:rd1"
Info (12128): Elaborating entity "registro" for hierarchy "microc:microc0|registro:wp1"
Info (12128): Elaborating entity "mux4" for hierarchy "microc:microc0|mux4:mux3"
Info (12128): Elaborating entity "uc" for hierarchy "uc:uc0"
Warning (10270): Verilog HDL Case Statement warning at uc.v(300): incomplete case statement has no default case item
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "microc:microc0|regfile:bancoreg|regb" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/db/CPU.ram0_memprog_5f24dd89.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13012): Latch regzero:regzero0|zero has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal microc:microc0|registro:PC|q[9]
Info (144001): Generated suppressed messages file C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ent2[0]"
    Warning (15610): No output dependent on input pin "ent2[1]"
    Warning (15610): No output dependent on input pin "ent2[2]"
    Warning (15610): No output dependent on input pin "ent2[3]"
    Warning (15610): No output dependent on input pin "ent2[4]"
    Warning (15610): No output dependent on input pin "ent2[5]"
    Warning (15610): No output dependent on input pin "ent2[6]"
    Warning (15610): No output dependent on input pin "ent3[0]"
    Warning (15610): No output dependent on input pin "ent3[1]"
    Warning (15610): No output dependent on input pin "ent3[2]"
    Warning (15610): No output dependent on input pin "ent3[3]"
    Warning (15610): No output dependent on input pin "ent3[4]"
    Warning (15610): No output dependent on input pin "ent3[5]"
    Warning (15610): No output dependent on input pin "ent3[6]"
Info (21057): Implemented 794 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 718 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Thu May 29 16:55:58 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Luis/Desktop/CPU Quartus + SimonSays(Sin Espera)/CPU Quartus/output_files/CPU.map.smsg.


