\t (00:00:02) allegro 17.2 S075 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Thu May 13 20:16:23 2021
\t (00:00:02)         Host=NICOLASTZOVEAF2 User=nicolastzovanis Pid=2284 CPUs=2
\t (00:00:02) CmdLine= C:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:04) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged 20173009_BALENA-FIN_V12
\w (00:00:05) WARNING(SPMHDB-212): Design feature(s) are disabled because selected product and option(s) do not
match design capability required: Total Etch Length. . Either select required product and
option(s) in Product Choices or click Update to Tier in File Properties to
suppress the message. See Allegro PCB Design Solutions datasheet on
www.cadence.com for mapping of products and options to design features.
\i (00:00:30) fillin confirm
\d (00:00:30) Design opened: Z:/Documents/balena/repos/HW/balena-fin-pcb-legacy/Source/20173009_BALENA-FIN_V12.brd
\i (00:00:30) trapsize 273
\i (00:00:30) trapsize 278
\i (00:00:30) trapsize 273
\i (00:00:31) trapsize 273
\i (00:00:32) etchedit 
\i (00:00:34) file_property 
\i (00:00:38) setwindow form.fileprop
\i (00:00:38) FORM fileprop tiering  
\i (00:00:49) FORM fileprop update_tier  
\i (00:00:51) FORM fileprop ok  
\i (00:00:51) setwindow pcb
\i (00:00:51) etchedit 
\i (00:00:53) save 
\i (00:00:55) fillin yes 
\i (00:00:56) etchedit 
\i (00:01:04) pick grid 7.8020 0.1895
\t (00:01:04) last pick:  7.8000 0.2000
\i (00:01:05) exit 
\t (00:01:06)     Journal end - Thu May 13 20:17:27 2021
