<div id="pf15e" class="pf w0 h0" data-page-no="15e"><div class="pc pc15e w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg15e.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The following figure is a simplified block diagram of the 4-channel DMA controller.</div><div class="c x9 y1eb9 w38 hcf"><div class="t m0 xbd hd0 y1eba ff2 fs60 fc0 sc0 ls0 ws30b">SAR0</div><div class="t m0 xbd hd0 y1ebb ff2 fs60 fc0 sc0 ls0 ws30b">DAR0</div><div class="t m0 xbd hd0 y1ebc ff2 fs60 fc0 sc0 ls0 ws30b">DSR0</div><div class="t m0 xbd hd0 y1ebd ff2 fs60 fc0 sc0 ls0 ws30b">BCR0</div><div class="t m0 xbd hd0 y1ebe ff2 fs60 fc0 sc0 ls0 ws30b">DCR0</div><div class="t m0 xd1 hd1 y1ebf ff1 fs60 fc0 sc0 ls0 ws0">Channel 0</div><div class="t m0 x1c hd0 y1eba ff2 fs60 fc0 sc0 ls0 ws30b">SAR1</div><div class="t m0 x1c hd0 y1ebb ff2 fs60 fc0 sc0 ls0 ws30b">DAR1</div><div class="t m0 x1c hd0 y1ebc ff2 fs60 fc0 sc0 ls0 ws30b">DSR1</div><div class="t m0 x1c hd0 y1ebd ff2 fs60 fc0 sc0 ls0 ws30b">BCR1</div><div class="t m0 x1c hd0 y1ebe ff2 fs60 fc0 sc0 ls0 ws30b">DCR1</div><div class="t m0 x2a hd1 y1ebf ff1 fs60 fc0 sc0 ls0 ws0">Channel 1</div><div class="t m0 xd9 hd0 y1eba ff2 fs60 fc0 sc0 ls0 ws30b">SAR2</div><div class="t m0 xd9 hd0 y1ebb ff2 fs60 fc0 sc0 ls0 ws30b">DAR2</div><div class="t m0 xd9 hd0 y1ebc ff2 fs60 fc0 sc0 ls0 ws30b">DSR2</div><div class="t m0 xd9 hd0 y1ebd ff2 fs60 fc0 sc0 ls0 ws30b">BCR2</div><div class="t m0 xd9 hd0 y1ebe ff2 fs60 fc0 sc0 ls0 ws30b">DCR2</div><div class="t m0 x131 hd1 y1ebf ff1 fs60 fc0 sc0 ls0 ws0">Channel 2</div><div class="t m0 x32 hd0 y1eba ff2 fs60 fc0 sc0 ls0 ws30b">SAR3</div><div class="t m0 x32 hd0 y1ebb ff2 fs60 fc0 sc0 ls0 ws30b">DAR3</div><div class="t m0 x32 hd0 y1ebc ff2 fs60 fc0 sc0 ls0 ws30b">DSR3</div><div class="t m0 x32 hd0 y1ebd ff2 fs60 fc0 sc0 ls0 ws30b">BCR3</div><div class="t m0 xdd hd0 y1ebe ff2 fs60 fc0 sc0 ls0 ws30b">DCR3</div><div class="t m0 xde hd1 y1ebf ff1 fs60 fc0 sc0 ls0 ws0">Channel 3</div><div class="t m0 x42 hd0 y1ec0 ff2 fs60 fc0 sc0 ls0 ws30c">DREQ2 <span class="ws30b v1e">DACK3</span></div><div class="t m0 xed hd0 y1ec0 ff2 fs60 fc0 sc0 ls0 ws30d">DREQ0 DREQ1</div><div class="t m0 x88 hd0 y1ec1 ff2 fs60 fc0 sc0 ls0 ws0">Data Path</div><div class="t m0 x14a hd2 y1ec2 ff2 fs60 fc0 sc0 ls0 ws30b">DREQ3<span class="ff3 fs61 ws0"> </span></div><div class="t m0 x14a hd3 y1ec3 ff2 fs61 fc0 sc0 ls0 ws0"> </div><div class="t m0 x123 hd0 y1ec4 ff2 fs60 fc0 sc0 ls0 ws0">Addr + Attr</div><div class="t m0 xdf hd4 y1ec5 ff2 fs62 fc0 sc0 ls0 ws30e">Interrupts</div><div class="t m0 x131 hd3 y1ec6 ff2 fs61 fc0 sc0 ls0 ws0"> </div><div class="t m0 x63 hd4 y1ec7 ff2 fs62 fc0 sc0 ls1ec ws0">Phase Bus Signals</div><div class="t m0 x131 hd3 y1ec6 ff2 fs61 fc0 sc0 ls0 ws0"> </div><div class="t m0 x10f hd2 y1ec8 ff2 fs62 fc0 sc0 ls0 ws0">Current Master Attributes<span class="ff3 fs61"> </span></div><div class="t m0 x124 hd2 y1ec9 ff2 fs62 fc0 sc0 ls0 ws0">Write Data B<span class="_ _5"></span>us<span class="ff3 fs61"> </span></div><div class="t m0 xf9 hd2 y1eca ff2 fs62 fc0 sc0 ls0 ws0">Read Data Bus<span class="ff3 fs61"> </span></div><div class="t m0 x10f hd2 y1ecb ff2 fs62 fc0 sc0 ls1ec ws0">System Bus Address<span class="ff3 fs61 ls0"> </span></div><div class="t m0 x10f hd2 y1ecc ff2 fs62 fc0 sc0 ls1ed ws0">System Bus Siz<span class="_ _16"></span>e<span class="ff3 fs61 ls0"> </span></div><div class="t m0 x46 hd3 y1ecd ff2 fs61 fc0 sc0 ls0 ws0"> </div><div class="t m0 x101 hd0 y1ece ff2 fs60 fc0 sc0 ls1ee ws0">SysBus Interface</div><div class="t m0 x27 hd0 y1ecf ff2 fs60 fc0 sc0 ls0 ws30b">MUX</div><div class="t m0 x14b hd2 y1ece ff2 fs60 fc0 sc0 ls0 ws0">SysBus Interface<span class="ff3 fs61"> </span></div><div class="t m0 x55 hd2 y1ed0 ff2 fs62 fc0 sc0 ls0 ws0">Registered Addr<span class="ff3 fs61"> </span></div><div class="t m0 x12a hd0 y1ed1 ff2 fs60 fc0 sc0 ls0 ws30b">DACK2<span class="_ _1b9"></span>DACK1<span class="_ _1b9"></span>DACK0</div><div class="t m22 x88 hd5 y1ed2 ff2 fs63 fc0 sc0 ls0 ws0">Slave </div><div class="t m22 x149 hd5 y1ed3 ff2 fs63 fc0 sc0 ls0 ws0">Peripheral Bus</div><div class="t m23 xae hd6 y1ed4 ff2 fs64 fc0 sc0 ls0 ws0">Channel </div><div class="t m23 xfb hd6 y1ed5 ff2 fs64 fc0 sc0 ls0">Requests</div><div class="t m24 xb8 hd7 y1ed6 ff2 fs65 fc0 sc0 ls0 ws0">Channel </div><div class="t m24 xb8 hd7 y1ed7 ff2 fs65 fc0 sc0 ls0 ws0">Enables </div><div class="t m25 xfa hd8 y1ed8 ff2 fs66 fc0 sc0 ls0 ws0">Channel </div><div class="t m25 x10 hd8 y1ed9 ff2 fs66 fc0 sc0 ls0">Attributes</div><div class="t m26 x20 hd9 y1eda ff2 fs67 fc0 sc0 ls0 ws0">MUX </div><div class="t m26 x4a hd9 y1edb ff2 fs67 fc0 sc0 ls0">Control</div><div class="t m27 x46 hda y1edc ff2 fs68 fc0 sc0 ls0 ws0">Arbitraton/ </div><div class="t m27 xaf hda y1edd ff2 fs68 fc0 sc0 ls0">Control</div><div class="t m28 x3b hdb y1ede ff2 fs69 fc0 sc0 ls0 ws0">Data Path </div><div class="t m28 x3b hdb y1edf ff2 fs69 fc0 sc0 ls0">Control</div></div><div class="t m0 x51 h9 y1ee0 ff1 fs2 fc0 sc0 ls0 ws0">Figure 23-1. 4-Channel DMA Block Diagram</div><div class="t m0 x9 hf y1ee1 ff3 fs5 fc0 sc0 ls0 ws0">The terms <span class="ff4">peripheral request</span> and <span class="ff4 ws1a6">DREQ</span> refer to a DMA request from one of the on-chip</div><div class="t m0 x9 hf y1ee2 ff3 fs5 fc0 sc0 ls0 ws0">peripherals or package pins. The DMA provides hardware handshake signals: either a</div><div class="t m0 x9 hf y1ee3 ff3 fs5 fc0 sc0 ls0 ws0">DMA acknowledge (DACK) or a done indicator back to the peripheral.</div><div class="t m0 x9 he y1ee4 ff1 fs1 fc0 sc0 ls0 ws18f">23.1.2 Features</div><div class="t m0 x9 hf y1ee5 ff3 fs5 fc0 sc0 ls0 ws0">The DMA controller module features:</div><div class="t m0 x33 hf y1ee6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Four independently programmable DMA controller channels</div><div class="t m0 x33 hf y1ee7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Dual-address transfers via 32-bit master connection to the system bus</div><div class="t m0 x33 hf y1ee8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Data transfers in 8-, 16-, or 32-bit blocks</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">350<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
