;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #0, 0
	SUB @13, 0
	SUB #0, 20
	SPL <0, @0
	SLT #0, 0
	DJN -71, @-20
	CMP 0, 11
	ADD 210, 32
	DJN -71, @-20
	ADD 0, 1
	JMP -7, @-20
	SUB @0, <0
	SUB @0, <0
	MOV -1, <-20
	SPL <127, 106
	SPL <0, 90
	SUB @13, 0
	SPL @0
	SUB 942, 202
	JMN 12, #10
	SUB @0, <0
	SUB 210, 32
	SPL <0, 90
	SUB @13, 0
	SPL <121, 106
	SPL <121, 106
	SLT #30, -0
	SUB #500, 0
	SUB @0, 90
	SPL <821, #6
	SUB @-7, @2
	SUB @121, 103
	JMZ -1, @-20
	JMZ -1, @-20
	CMP -7, <-420
	SLT #0, 0
	CMP @121, 106
	SLT -1, <-20
	SUB 40, @92
	JMN 12, #10
	MOV -7, <-20
	MOV -1, <-20
	JMN 12, #10
	JMN 3, #20
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
