#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e81880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ec78b0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1e7fbb0 .functor NOT 1, L_0x1f07220, C4<0>, C4<0>, C4<0>;
L_0x1ece3e0 .functor XOR 8, L_0x1f06de0, L_0x1f06fa0, C4<00000000>, C4<00000000>;
L_0x1f07110 .functor XOR 8, L_0x1ece3e0, L_0x1f07040, C4<00000000>, C4<00000000>;
v0x1ef4500_0 .net *"_ivl_10", 7 0, L_0x1f07040;  1 drivers
v0x1ef4600_0 .net *"_ivl_12", 7 0, L_0x1f07110;  1 drivers
v0x1ef46e0_0 .net *"_ivl_2", 7 0, L_0x1f06d40;  1 drivers
v0x1ef47a0_0 .net *"_ivl_4", 7 0, L_0x1f06de0;  1 drivers
v0x1ef4880_0 .net *"_ivl_6", 7 0, L_0x1f06fa0;  1 drivers
v0x1ef49b0_0 .net *"_ivl_8", 7 0, L_0x1ece3e0;  1 drivers
v0x1ef4a90_0 .net "areset", 0 0, L_0x1e7ffc0;  1 drivers
v0x1ef4b30_0 .var "clk", 0 0;
v0x1ef4bd0_0 .net "predict_history_dut", 6 0, v0x1ef3380_0;  1 drivers
v0x1ef4c90_0 .net "predict_history_ref", 6 0, L_0x1ef6630;  1 drivers
v0x1ef4d30_0 .net "predict_pc", 6 0, L_0x1ef58c0;  1 drivers
v0x1ef4dd0_0 .net "predict_taken_dut", 0 0, L_0x1f06b30;  1 drivers
v0x1ef4e70_0 .net "predict_taken_ref", 0 0, L_0x1ef6470;  1 drivers
v0x1ef4f10_0 .net "predict_valid", 0 0, v0x1ef1620_0;  1 drivers
v0x1ef4fb0_0 .var/2u "stats1", 223 0;
v0x1ef5050_0 .var/2u "strobe", 0 0;
v0x1ef5110_0 .net "tb_match", 0 0, L_0x1f07220;  1 drivers
v0x1ef52c0_0 .net "tb_mismatch", 0 0, L_0x1e7fbb0;  1 drivers
v0x1ef5360_0 .net "train_history", 6 0, L_0x1ef5e70;  1 drivers
v0x1ef5420_0 .net "train_mispredicted", 0 0, L_0x1ef5d10;  1 drivers
v0x1ef54c0_0 .net "train_pc", 6 0, L_0x1ef6000;  1 drivers
v0x1ef5580_0 .net "train_taken", 0 0, L_0x1ef5af0;  1 drivers
v0x1ef5620_0 .net "train_valid", 0 0, v0x1ef1fa0_0;  1 drivers
v0x1ef56c0_0 .net "wavedrom_enable", 0 0, v0x1ef2070_0;  1 drivers
v0x1ef5760_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1ef2110_0;  1 drivers
v0x1ef5800_0 .net "wavedrom_title", 511 0, v0x1ef21f0_0;  1 drivers
L_0x1f06d40 .concat [ 7 1 0 0], L_0x1ef6630, L_0x1ef6470;
L_0x1f06de0 .concat [ 7 1 0 0], L_0x1ef6630, L_0x1ef6470;
L_0x1f06fa0 .concat [ 7 1 0 0], v0x1ef3380_0, L_0x1f06b30;
L_0x1f07040 .concat [ 7 1 0 0], L_0x1ef6630, L_0x1ef6470;
L_0x1f07220 .cmp/eeq 8, L_0x1f06d40, L_0x1f07110;
S_0x1eccdc0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1ec78b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1ec8b20 .param/l "LNT" 0 3 22, C4<01>;
P_0x1ec8b60 .param/l "LT" 0 3 22, C4<10>;
P_0x1ec8ba0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1ec8be0 .param/l "ST" 0 3 22, C4<11>;
P_0x1ec8c20 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1e804a0 .functor XOR 7, v0x1eef7c0_0, L_0x1ef58c0, C4<0000000>, C4<0000000>;
L_0x1eac5c0 .functor XOR 7, L_0x1ef5e70, L_0x1ef6000, C4<0000000>, C4<0000000>;
v0x1ebf830_0 .net *"_ivl_11", 0 0, L_0x1ef6380;  1 drivers
L_0x7f7eb1e791c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ebfb00_0 .net *"_ivl_12", 0 0, L_0x7f7eb1e791c8;  1 drivers
L_0x7f7eb1e79210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e7fc20_0 .net *"_ivl_16", 6 0, L_0x7f7eb1e79210;  1 drivers
v0x1e7fe60_0 .net *"_ivl_4", 1 0, L_0x1ef6190;  1 drivers
v0x1e80030_0 .net *"_ivl_6", 8 0, L_0x1ef6290;  1 drivers
L_0x7f7eb1e79180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e80590_0 .net *"_ivl_9", 1 0, L_0x7f7eb1e79180;  1 drivers
v0x1eef4a0_0 .net "areset", 0 0, L_0x1e7ffc0;  alias, 1 drivers
v0x1eef560_0 .net "clk", 0 0, v0x1ef4b30_0;  1 drivers
v0x1eef620 .array "pht", 0 127, 1 0;
v0x1eef6e0_0 .net "predict_history", 6 0, L_0x1ef6630;  alias, 1 drivers
v0x1eef7c0_0 .var "predict_history_r", 6 0;
v0x1eef8a0_0 .net "predict_index", 6 0, L_0x1e804a0;  1 drivers
v0x1eef980_0 .net "predict_pc", 6 0, L_0x1ef58c0;  alias, 1 drivers
v0x1eefa60_0 .net "predict_taken", 0 0, L_0x1ef6470;  alias, 1 drivers
v0x1eefb20_0 .net "predict_valid", 0 0, v0x1ef1620_0;  alias, 1 drivers
v0x1eefbe0_0 .net "train_history", 6 0, L_0x1ef5e70;  alias, 1 drivers
v0x1eefcc0_0 .net "train_index", 6 0, L_0x1eac5c0;  1 drivers
v0x1eefda0_0 .net "train_mispredicted", 0 0, L_0x1ef5d10;  alias, 1 drivers
v0x1eefe60_0 .net "train_pc", 6 0, L_0x1ef6000;  alias, 1 drivers
v0x1eeff40_0 .net "train_taken", 0 0, L_0x1ef5af0;  alias, 1 drivers
v0x1ef0000_0 .net "train_valid", 0 0, v0x1ef1fa0_0;  alias, 1 drivers
E_0x1e91e50 .event posedge, v0x1eef4a0_0, v0x1eef560_0;
L_0x1ef6190 .array/port v0x1eef620, L_0x1ef6290;
L_0x1ef6290 .concat [ 7 2 0 0], L_0x1e804a0, L_0x7f7eb1e79180;
L_0x1ef6380 .part L_0x1ef6190, 1, 1;
L_0x1ef6470 .functor MUXZ 1, L_0x7f7eb1e791c8, L_0x1ef6380, v0x1ef1620_0, C4<>;
L_0x1ef6630 .functor MUXZ 7, L_0x7f7eb1e79210, v0x1eef7c0_0, v0x1ef1620_0, C4<>;
S_0x1ec7d50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1eccdc0;
 .timescale -12 -12;
v0x1ebf410_0 .var/i "i", 31 0;
S_0x1ef0220 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1ec78b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1ef03d0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1e7ffc0 .functor BUFZ 1, v0x1ef16f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f7eb1e790a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ef0eb0_0 .net *"_ivl_10", 0 0, L_0x7f7eb1e790a8;  1 drivers
L_0x7f7eb1e790f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ef0f90_0 .net *"_ivl_14", 6 0, L_0x7f7eb1e790f0;  1 drivers
L_0x7f7eb1e79138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ef1070_0 .net *"_ivl_18", 6 0, L_0x7f7eb1e79138;  1 drivers
L_0x7f7eb1e79018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ef1130_0 .net *"_ivl_2", 6 0, L_0x7f7eb1e79018;  1 drivers
L_0x7f7eb1e79060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ef1210_0 .net *"_ivl_6", 0 0, L_0x7f7eb1e79060;  1 drivers
v0x1ef1340_0 .net "areset", 0 0, L_0x1e7ffc0;  alias, 1 drivers
v0x1ef13e0_0 .net "clk", 0 0, v0x1ef4b30_0;  alias, 1 drivers
v0x1ef14b0_0 .net "predict_pc", 6 0, L_0x1ef58c0;  alias, 1 drivers
v0x1ef1580_0 .var "predict_pc_r", 6 0;
v0x1ef1620_0 .var "predict_valid", 0 0;
v0x1ef16f0_0 .var "reset", 0 0;
v0x1ef1790_0 .net "tb_match", 0 0, L_0x1f07220;  alias, 1 drivers
v0x1ef1850_0 .net "train_history", 6 0, L_0x1ef5e70;  alias, 1 drivers
v0x1ef1940_0 .var "train_history_r", 6 0;
v0x1ef1a00_0 .net "train_mispredicted", 0 0, L_0x1ef5d10;  alias, 1 drivers
v0x1ef1ad0_0 .var "train_mispredicted_r", 0 0;
v0x1ef1b70_0 .net "train_pc", 6 0, L_0x1ef6000;  alias, 1 drivers
v0x1ef1d70_0 .var "train_pc_r", 6 0;
v0x1ef1e30_0 .net "train_taken", 0 0, L_0x1ef5af0;  alias, 1 drivers
v0x1ef1f00_0 .var "train_taken_r", 0 0;
v0x1ef1fa0_0 .var "train_valid", 0 0;
v0x1ef2070_0 .var "wavedrom_enable", 0 0;
v0x1ef2110_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1ef21f0_0 .var "wavedrom_title", 511 0;
E_0x1e912f0/0 .event negedge, v0x1eef560_0;
E_0x1e912f0/1 .event posedge, v0x1eef560_0;
E_0x1e912f0 .event/or E_0x1e912f0/0, E_0x1e912f0/1;
L_0x1ef58c0 .functor MUXZ 7, L_0x7f7eb1e79018, v0x1ef1580_0, v0x1ef1620_0, C4<>;
L_0x1ef5af0 .functor MUXZ 1, L_0x7f7eb1e79060, v0x1ef1f00_0, v0x1ef1fa0_0, C4<>;
L_0x1ef5d10 .functor MUXZ 1, L_0x7f7eb1e790a8, v0x1ef1ad0_0, v0x1ef1fa0_0, C4<>;
L_0x1ef5e70 .functor MUXZ 7, L_0x7f7eb1e790f0, v0x1ef1940_0, v0x1ef1fa0_0, C4<>;
L_0x1ef6000 .functor MUXZ 7, L_0x7f7eb1e79138, v0x1ef1d70_0, v0x1ef1fa0_0, C4<>;
S_0x1ef0490 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1ef0220;
 .timescale -12 -12;
v0x1ef06f0_0 .var/2u "arfail", 0 0;
v0x1ef07d0_0 .var "async", 0 0;
v0x1ef0890_0 .var/2u "datafail", 0 0;
v0x1ef0930_0 .var/2u "srfail", 0 0;
E_0x1e910a0 .event posedge, v0x1eef560_0;
E_0x1e719f0 .event negedge, v0x1eef560_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1e910a0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e910a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1e719f0;
    %load/vec4 v0x1ef1790_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef0890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %wait E_0x1e910a0;
    %load/vec4 v0x1ef1790_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef06f0_0, 0, 1;
    %wait E_0x1e910a0;
    %load/vec4 v0x1ef1790_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %load/vec4 v0x1ef0930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1ef06f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1ef07d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1ef0890_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1ef07d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1ef09f0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1ef0220;
 .timescale -12 -12;
v0x1ef0bf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ef0cd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1ef0220;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ef2470 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1ec78b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1ef2630 .param/l "HISTORY_SIZE" 0 4 20, +C4<00000000000000000000000000000111>;
P_0x1ef2670 .param/l "INDEX_SIZE" 0 4 18, +C4<00000000000000000000000000000111>;
P_0x1ef26b0 .param/l "TABLE_SIZE" 0 4 19, +C4<00000000000000000000000010000000>;
v0x1ef2cd0_0 .net *"_ivl_0", 1 0, L_0x1ef67c0;  1 drivers
L_0x7f7eb1e792e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1ef2dd0_0 .net/2u *"_ivl_10", 31 0, L_0x7f7eb1e792e8;  1 drivers
v0x1ef2eb0_0 .net *"_ivl_2", 8 0, L_0x1ef6860;  1 drivers
L_0x7f7eb1e79258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ef2fa0_0 .net *"_ivl_5", 1 0, L_0x7f7eb1e79258;  1 drivers
v0x1ef3080_0 .net *"_ivl_6", 31 0, L_0x1ef6a30;  1 drivers
L_0x7f7eb1e792a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ef31b0_0 .net *"_ivl_9", 29 0, L_0x7f7eb1e792a0;  1 drivers
v0x1ef3290_0 .net "areset", 0 0, L_0x1e7ffc0;  alias, 1 drivers
v0x1ef3380_0 .var "branch_history_reg", 6 0;
v0x1ef3460_0 .var "branch_history_train_reg", 6 0;
v0x1ef3540_0 .net "clk", 0 0, v0x1ef4b30_0;  alias, 1 drivers
v0x1ef35e0_0 .var "index", 6 0;
v0x1ef36c0 .array "pattern_history_table", 0 127, 1 0;
v0x1ef3780_0 .net "predict_history", 6 0, v0x1ef3380_0;  alias, 1 drivers
v0x1ef3860_0 .net "predict_pc", 6 0, L_0x1ef58c0;  alias, 1 drivers
v0x1ef3970_0 .net "predict_taken", 0 0, L_0x1f06b30;  alias, 1 drivers
v0x1ef3a30_0 .net "predict_valid", 0 0, v0x1ef1620_0;  alias, 1 drivers
v0x1ef3b20_0 .net "train_history", 6 0, L_0x1ef5e70;  alias, 1 drivers
v0x1ef3d40_0 .net "train_mispredicted", 0 0, L_0x1ef5d10;  alias, 1 drivers
v0x1ef3e30_0 .net "train_pc", 6 0, L_0x1ef6000;  alias, 1 drivers
v0x1ef3f40_0 .net "train_taken", 0 0, L_0x1ef5af0;  alias, 1 drivers
v0x1ef4030_0 .net "train_valid", 0 0, v0x1ef1fa0_0;  alias, 1 drivers
L_0x1ef67c0 .array/port v0x1ef36c0, L_0x1ef6860;
L_0x1ef6860 .concat [ 7 2 0 0], v0x1ef35e0_0, L_0x7f7eb1e79258;
L_0x1ef6a30 .concat [ 2 30 0 0], L_0x1ef67c0, L_0x7f7eb1e792a0;
L_0x1f06b30 .cmp/ge 32, L_0x1ef6a30, L_0x7f7eb1e792e8;
S_0x1ef29f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 55, 4 55 0, S_0x1ef2470;
 .timescale 0 0;
v0x1ef2bd0_0 .var/i "i", 31 0;
S_0x1ef42e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1ec78b0;
 .timescale -12 -12;
E_0x1ed4f30 .event anyedge, v0x1ef5050_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ef5050_0;
    %nor/r;
    %assign/vec4 v0x1ef5050_0, 0;
    %wait E_0x1ed4f30;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef0220;
T_4 ;
    %wait E_0x1e910a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1ad0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ef1d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1620_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ef1580_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef07d0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1ef0490;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef0cd0;
    %join;
    %wait E_0x1e910a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1620_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef1580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1620_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef1d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1ad0_0, 0;
    %wait E_0x1e719f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e910a0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e910a0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef0cd0;
    %join;
    %wait E_0x1e910a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef1580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1620_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ef1d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1ad0_0, 0;
    %wait E_0x1e719f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef16f0_0, 0;
    %wait E_0x1e910a0;
    %wait E_0x1e910a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1f00_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e910a0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %wait E_0x1e910a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e910a0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef0cd0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e912f0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1ef1fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef1f00_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ef1d70_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ef1580_0, 0;
    %assign/vec4 v0x1ef1620_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1ef1940_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1ef1ad0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1eccdc0;
T_5 ;
    %wait E_0x1e91e50;
    %load/vec4 v0x1eef4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1ec7d50;
    %jmp t_0;
    .scope S_0x1ec7d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ebf410_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1ebf410_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1ebf410_0;
    %store/vec4a v0x1eef620, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1ebf410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ebf410_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1eccdc0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1eef7c0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1eefb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1eef7c0_0;
    %load/vec4 v0x1eefa60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1eef7c0_0, 0;
T_5.5 ;
    %load/vec4 v0x1ef0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1eefcc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1eef620, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1eeff40_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1eefcc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1eef620, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1eefcc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1eef620, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1eefcc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1eef620, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1eeff40_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1eefcc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1eef620, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1eefcc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1eef620, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1eefda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1eefbe0_0;
    %load/vec4 v0x1eeff40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1eef7c0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ef2470;
T_6 ;
    %wait E_0x1e91e50;
    %load/vec4 v0x1ef3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef3380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1ef3a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1ef3380_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1ef3970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ef3380_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ef2470;
T_7 ;
    %wait E_0x1e91e50;
    %load/vec4 v0x1ef3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef3460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1ef4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1ef3460_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1ef3f40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ef3460_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ef2470;
T_8 ;
    %wait E_0x1e91e50;
    %load/vec4 v0x1ef3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_3, S_0x1ef29f0;
    %jmp t_2;
    .scope S_0x1ef29f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef2bd0_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x1ef2bd0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x1ef2bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef36c0, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0x1ef2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ef2bd0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0x1ef2470;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1ef4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x1ef3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x1ef3e30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef36c0, 4;
    %vpi_func 4 60 "$past" 32, S<0,vec4,u2> {1 0 0};
    %load/vec4 v0x1ef3460_0;
    %parti/s 1, 0, 2;
    %replicate 2;
    %pad/u 32;
    %sub;
    %pad/u 2;
    %load/vec4 v0x1ef3e30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef36c0, 0, 4;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x1ef3e30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ef36c0, 4;
    %vpi_func 4 62 "$past" 32, S<0,vec4,u2> {1 0 0};
    %load/vec4 v0x1ef3f40_0;
    %replicate 2;
    %pad/u 32;
    %add;
    %pad/u 2;
    %load/vec4 v0x1ef3e30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef36c0, 0, 4;
T_8.8 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1ef2470;
T_9 ;
    %wait E_0x1e91e50;
    %load/vec4 v0x1ef3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ef35e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1ef3a30_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.4, 8;
    %load/vec4 v0x1ef4030_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.4;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1ef3860_0;
    %load/vec4 v0x1ef3380_0;
    %xor;
    %pushi/vec4 127, 0, 7;
    %and;
    %assign/vec4 v0x1ef35e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1ec78b0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef5050_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1ec78b0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ef4b30_0;
    %inv;
    %store/vec4 v0x1ef4b30_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1ec78b0;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef13e0_0, v0x1ef52c0_0, v0x1ef4b30_0, v0x1ef4a90_0, v0x1ef4f10_0, v0x1ef4d30_0, v0x1ef5620_0, v0x1ef5580_0, v0x1ef5420_0, v0x1ef5360_0, v0x1ef54c0_0, v0x1ef4e70_0, v0x1ef4dd0_0, v0x1ef4c90_0, v0x1ef4bd0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1ec78b0;
T_13 ;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1ec78b0;
T_14 ;
    %wait E_0x1e912f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef4fb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef4fb0_0, 4, 32;
    %load/vec4 v0x1ef5110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef4fb0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef4fb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef4fb0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1ef4e70_0;
    %load/vec4 v0x1ef4e70_0;
    %load/vec4 v0x1ef4dd0_0;
    %xor;
    %load/vec4 v0x1ef4e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef4fb0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef4fb0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x1ef4c90_0;
    %load/vec4 v0x1ef4c90_0;
    %load/vec4 v0x1ef4bd0_0;
    %xor;
    %load/vec4 v0x1ef4c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef4fb0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x1ef4fb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef4fb0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/gshare/iter0/response11/top_module.sv";
