{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 11:35:30 2023 " "Info: Processing started: Thu Nov 09 11:35:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmp_9 -c cmp_9 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_fre_1Hz:inst2\|one_second_pulse " "Info: Detected ripple clock \"div_fre_1Hz:inst2\|one_second_pulse\" as buffer" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "div_fre_1Hz:inst2\|one_second_pulse" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register div_fre_1Hz:inst2\|counter\[0\] register div_fre_1Hz:inst2\|counter\[25\] 253.36 MHz 3.947 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 253.36 MHz between source register \"div_fre_1Hz:inst2\|counter\[0\]\" and destination register \"div_fre_1Hz:inst2\|counter\[25\]\" (period= 3.947 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.730 ns + Longest register register " "Info: + Longest register to register delay is 3.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_fre_1Hz:inst2\|counter\[0\] 1 REG LCFF_X58_Y16_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y16_N7; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.414 ns) 0.754 ns div_fre_1Hz:inst2\|Add0~1 2 COMB LCCOMB_X58_Y16_N6 2 " "Info: 2: + IC(0.340 ns) + CELL(0.414 ns) = 0.754 ns; Loc. = LCCOMB_X58_Y16_N6; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.754 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.825 ns div_fre_1Hz:inst2\|Add0~3 3 COMB LCCOMB_X58_Y16_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.825 ns; Loc. = LCCOMB_X58_Y16_N8; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.896 ns div_fre_1Hz:inst2\|Add0~5 4 COMB LCCOMB_X58_Y16_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.896 ns; Loc. = LCCOMB_X58_Y16_N10; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~5'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.967 ns div_fre_1Hz:inst2\|Add0~7 5 COMB LCCOMB_X58_Y16_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.967 ns; Loc. = LCCOMB_X58_Y16_N12; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.126 ns div_fre_1Hz:inst2\|Add0~9 6 COMB LCCOMB_X58_Y16_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.126 ns; Loc. = LCCOMB_X58_Y16_N14; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.197 ns div_fre_1Hz:inst2\|Add0~11 7 COMB LCCOMB_X58_Y16_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.197 ns; Loc. = LCCOMB_X58_Y16_N16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.268 ns div_fre_1Hz:inst2\|Add0~13 8 COMB LCCOMB_X58_Y16_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.268 ns; Loc. = LCCOMB_X58_Y16_N18; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~13'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.339 ns div_fre_1Hz:inst2\|Add0~15 9 COMB LCCOMB_X58_Y16_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.339 ns; Loc. = LCCOMB_X58_Y16_N20; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.410 ns div_fre_1Hz:inst2\|Add0~17 10 COMB LCCOMB_X58_Y16_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.410 ns; Loc. = LCCOMB_X58_Y16_N22; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.481 ns div_fre_1Hz:inst2\|Add0~19 11 COMB LCCOMB_X58_Y16_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.481 ns; Loc. = LCCOMB_X58_Y16_N24; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~19'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.552 ns div_fre_1Hz:inst2\|Add0~21 12 COMB LCCOMB_X58_Y16_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.552 ns; Loc. = LCCOMB_X58_Y16_N26; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~21'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.623 ns div_fre_1Hz:inst2\|Add0~23 13 COMB LCCOMB_X58_Y16_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.623 ns; Loc. = LCCOMB_X58_Y16_N28; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~23'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.769 ns div_fre_1Hz:inst2\|Add0~25 14 COMB LCCOMB_X58_Y16_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.769 ns; Loc. = LCCOMB_X58_Y16_N30; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~25'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.840 ns div_fre_1Hz:inst2\|Add0~27 15 COMB LCCOMB_X58_Y15_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.840 ns; Loc. = LCCOMB_X58_Y15_N0; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~27'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.911 ns div_fre_1Hz:inst2\|Add0~29 16 COMB LCCOMB_X58_Y15_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.911 ns; Loc. = LCCOMB_X58_Y15_N2; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~29'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.982 ns div_fre_1Hz:inst2\|Add0~31 17 COMB LCCOMB_X58_Y15_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.982 ns; Loc. = LCCOMB_X58_Y15_N4; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~31'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.053 ns div_fre_1Hz:inst2\|Add0~33 18 COMB LCCOMB_X58_Y15_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.053 ns; Loc. = LCCOMB_X58_Y15_N6; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~33'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.124 ns div_fre_1Hz:inst2\|Add0~35 19 COMB LCCOMB_X58_Y15_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.124 ns; Loc. = LCCOMB_X58_Y15_N8; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~35'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.195 ns div_fre_1Hz:inst2\|Add0~37 20 COMB LCCOMB_X58_Y15_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.195 ns; Loc. = LCCOMB_X58_Y15_N10; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.266 ns div_fre_1Hz:inst2\|Add0~39 21 COMB LCCOMB_X58_Y15_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.266 ns; Loc. = LCCOMB_X58_Y15_N12; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~39'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.425 ns div_fre_1Hz:inst2\|Add0~41 22 COMB LCCOMB_X58_Y15_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.425 ns; Loc. = LCCOMB_X58_Y15_N14; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~41'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.496 ns div_fre_1Hz:inst2\|Add0~43 23 COMB LCCOMB_X58_Y15_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.496 ns; Loc. = LCCOMB_X58_Y15_N16; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~43'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.567 ns div_fre_1Hz:inst2\|Add0~45 24 COMB LCCOMB_X58_Y15_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.567 ns; Loc. = LCCOMB_X58_Y15_N18; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~45'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.638 ns div_fre_1Hz:inst2\|Add0~47 25 COMB LCCOMB_X58_Y15_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.638 ns; Loc. = LCCOMB_X58_Y15_N20; Fanout = 2; COMB Node = 'div_fre_1Hz:inst2\|Add0~47'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.709 ns div_fre_1Hz:inst2\|Add0~49 26 COMB LCCOMB_X58_Y15_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.709 ns; Loc. = LCCOMB_X58_Y15_N22; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~49'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.119 ns div_fre_1Hz:inst2\|Add0~50 27 COMB LCCOMB_X58_Y15_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.119 ns; Loc. = LCCOMB_X58_Y15_N24; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|Add0~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 3.646 ns div_fre_1Hz:inst2\|counter~37 28 COMB LCCOMB_X58_Y15_N30 1 " "Info: 28: + IC(0.252 ns) + CELL(0.275 ns) = 3.646 ns; Loc. = LCCOMB_X58_Y15_N30; Fanout = 1; COMB Node = 'div_fre_1Hz:inst2\|counter~37'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.730 ns div_fre_1Hz:inst2\|counter\[25\] 29 REG LCFF_X58_Y15_N31 2 " "Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 3.730 ns; Loc. = LCFF_X58_Y15_N31; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.138 ns ( 84.13 % ) " "Info: Total cell delay = 3.138 ns ( 84.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.592 ns ( 15.87 % ) " "Info: Total interconnect delay = 0.592 ns ( 15.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.730 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.730 ns" { div_fre_1Hz:inst2|counter[0] {} div_fre_1Hz:inst2|Add0~1 {} div_fre_1Hz:inst2|Add0~3 {} div_fre_1Hz:inst2|Add0~5 {} div_fre_1Hz:inst2|Add0~7 {} div_fre_1Hz:inst2|Add0~9 {} div_fre_1Hz:inst2|Add0~11 {} div_fre_1Hz:inst2|Add0~13 {} div_fre_1Hz:inst2|Add0~15 {} div_fre_1Hz:inst2|Add0~17 {} div_fre_1Hz:inst2|Add0~19 {} div_fre_1Hz:inst2|Add0~21 {} div_fre_1Hz:inst2|Add0~23 {} div_fre_1Hz:inst2|Add0~25 {} div_fre_1Hz:inst2|Add0~27 {} div_fre_1Hz:inst2|Add0~29 {} div_fre_1Hz:inst2|Add0~31 {} div_fre_1Hz:inst2|Add0~33 {} div_fre_1Hz:inst2|Add0~35 {} div_fre_1Hz:inst2|Add0~37 {} div_fre_1Hz:inst2|Add0~39 {} div_fre_1Hz:inst2|Add0~41 {} div_fre_1Hz:inst2|Add0~43 {} div_fre_1Hz:inst2|Add0~45 {} div_fre_1Hz:inst2|Add0~47 {} div_fre_1Hz:inst2|Add0~49 {} div_fre_1Hz:inst2|Add0~50 {} div_fre_1Hz:inst2|counter~37 {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.340ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns div_fre_1Hz:inst2\|counter\[25\] 3 REG LCFF_X58_Y15_N31 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X58_Y15_N31; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|counter\[25\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns div_fre_1Hz:inst2\|counter\[0\] 3 REG LCFF_X58_Y16_N7 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X58_Y16_N7; Fanout = 3; REG Node = 'div_fre_1Hz:inst2\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.730 ns" { div_fre_1Hz:inst2|counter[0] div_fre_1Hz:inst2|Add0~1 div_fre_1Hz:inst2|Add0~3 div_fre_1Hz:inst2|Add0~5 div_fre_1Hz:inst2|Add0~7 div_fre_1Hz:inst2|Add0~9 div_fre_1Hz:inst2|Add0~11 div_fre_1Hz:inst2|Add0~13 div_fre_1Hz:inst2|Add0~15 div_fre_1Hz:inst2|Add0~17 div_fre_1Hz:inst2|Add0~19 div_fre_1Hz:inst2|Add0~21 div_fre_1Hz:inst2|Add0~23 div_fre_1Hz:inst2|Add0~25 div_fre_1Hz:inst2|Add0~27 div_fre_1Hz:inst2|Add0~29 div_fre_1Hz:inst2|Add0~31 div_fre_1Hz:inst2|Add0~33 div_fre_1Hz:inst2|Add0~35 div_fre_1Hz:inst2|Add0~37 div_fre_1Hz:inst2|Add0~39 div_fre_1Hz:inst2|Add0~41 div_fre_1Hz:inst2|Add0~43 div_fre_1Hz:inst2|Add0~45 div_fre_1Hz:inst2|Add0~47 div_fre_1Hz:inst2|Add0~49 div_fre_1Hz:inst2|Add0~50 div_fre_1Hz:inst2|counter~37 div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.730 ns" { div_fre_1Hz:inst2|counter[0] {} div_fre_1Hz:inst2|Add0~1 {} div_fre_1Hz:inst2|Add0~3 {} div_fre_1Hz:inst2|Add0~5 {} div_fre_1Hz:inst2|Add0~7 {} div_fre_1Hz:inst2|Add0~9 {} div_fre_1Hz:inst2|Add0~11 {} div_fre_1Hz:inst2|Add0~13 {} div_fre_1Hz:inst2|Add0~15 {} div_fre_1Hz:inst2|Add0~17 {} div_fre_1Hz:inst2|Add0~19 {} div_fre_1Hz:inst2|Add0~21 {} div_fre_1Hz:inst2|Add0~23 {} div_fre_1Hz:inst2|Add0~25 {} div_fre_1Hz:inst2|Add0~27 {} div_fre_1Hz:inst2|Add0~29 {} div_fre_1Hz:inst2|Add0~31 {} div_fre_1Hz:inst2|Add0~33 {} div_fre_1Hz:inst2|Add0~35 {} div_fre_1Hz:inst2|Add0~37 {} div_fre_1Hz:inst2|Add0~39 {} div_fre_1Hz:inst2|Add0~41 {} div_fre_1Hz:inst2|Add0~43 {} div_fre_1Hz:inst2|Add0~45 {} div_fre_1Hz:inst2|Add0~47 {} div_fre_1Hz:inst2|Add0~49 {} div_fre_1Hz:inst2|Add0~50 {} div_fre_1Hz:inst2|counter~37 {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.340ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[25] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_50M clk_50M~clkctrl div_fre_1Hz:inst2|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} div_fre_1Hz:inst2|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "compas:inst4\|data_valid_internal start_stop clk_50M -2.339 ns register " "Info: tsu for register \"compas:inst4\|data_valid_internal\" (data pin = \"start_stop\", clock pin = \"clk_50M\") is -2.339 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.446 ns + Longest pin register " "Info: + Longest pin to register delay is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns start_stop 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'start_stop'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_stop } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 400 648 816 416 "start_stop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.438 ns) 2.362 ns compas:inst4\|data_valid_internal~1 2 COMB LCCOMB_X60_Y15_N8 1 " "Info: 2: + IC(0.925 ns) + CELL(0.438 ns) = 2.362 ns; Loc. = LCCOMB_X60_Y15_N8; Fanout = 1; COMB Node = 'compas:inst4\|data_valid_internal~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.363 ns" { start_stop compas:inst4|data_valid_internal~1 } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.446 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.446 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 62.18 % ) " "Info: Total cell delay = 1.521 ns ( 62.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 37.82 % ) " "Info: Total interconnect delay = 0.925 ns ( 37.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.446 ns" { start_stop compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.446 ns" { start_stop {} start_stop~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.925ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 4.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50M\" to destination register is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.787 ns) 3.746 ns div_fre_1Hz:inst2\|one_second_pulse 2 REG LCFF_X59_Y15_N3 2 " "Info: 2: + IC(1.960 ns) + CELL(0.787 ns) = 3.746 ns; Loc. = LCFF_X59_Y15_N3; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|one_second_pulse'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.747 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.537 ns) 4.749 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.466 ns) + CELL(0.537 ns) = 4.749 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.92 % ) " "Info: Total cell delay = 2.323 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 51.08 % ) " "Info: Total interconnect delay = 2.426 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.446 ns" { start_stop compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.446 ns" { start_stop {} start_stop~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.925ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M data_valid compas:inst4\|data_valid_internal 9.386 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"data_valid\" through register \"compas:inst4\|data_valid_internal\" is 9.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 4.749 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.787 ns) 3.746 ns div_fre_1Hz:inst2\|one_second_pulse 2 REG LCFF_X59_Y15_N3 2 " "Info: 2: + IC(1.960 ns) + CELL(0.787 ns) = 3.746 ns; Loc. = LCFF_X59_Y15_N3; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|one_second_pulse'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.747 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.537 ns) 4.749 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.466 ns) + CELL(0.537 ns) = 4.749 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.92 % ) " "Info: Total cell delay = 2.323 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 51.08 % ) " "Info: Total interconnect delay = 2.426 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.387 ns + Longest register pin " "Info: + Longest register to pin delay is 4.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compas:inst4\|data_valid_internal 1 REG LCFF_X60_Y15_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(2.808 ns) 4.387 ns data_valid 2 PIN PIN_AE22 0 " "Info: 2: + IC(1.579 ns) + CELL(2.808 ns) = 4.387 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'data_valid'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.387 ns" { compas:inst4|data_valid_internal data_valid } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 368 1224 1400 384 "data_valid" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 64.01 % ) " "Info: Total cell delay = 2.808 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 35.99 % ) " "Info: Total interconnect delay = 1.579 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.387 ns" { compas:inst4|data_valid_internal data_valid } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.387 ns" { compas:inst4|data_valid_internal {} data_valid {} } { 0.000ns 1.579ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.387 ns" { compas:inst4|data_valid_internal data_valid } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.387 ns" { compas:inst4|data_valid_internal {} data_valid {} } { 0.000ns 1.579ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "compas:inst4\|data_valid_internal continu clk_50M 2.784 ns register " "Info: th for register \"compas:inst4\|data_valid_internal\" (data pin = \"continu\", clock pin = \"clk_50M\") is 2.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 4.749 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 144 0 168 160 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.787 ns) 3.746 ns div_fre_1Hz:inst2\|one_second_pulse 2 REG LCFF_X59_Y15_N3 2 " "Info: 2: + IC(1.960 ns) + CELL(0.787 ns) = 3.746 ns; Loc. = LCFF_X59_Y15_N3; Fanout = 2; REG Node = 'div_fre_1Hz:inst2\|one_second_pulse'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.747 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse } "NODE_NAME" } } { "div_fre_1Hz.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/div_fre_1Hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.537 ns) 4.749 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.466 ns) + CELL(0.537 ns) = 4.749 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.92 % ) " "Info: Total cell delay = 2.323 ns ( 48.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 51.08 % ) " "Info: Total interconnect delay = 2.426 ns ( 51.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.231 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns continu 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'continu'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { continu } "NODE_NAME" } } { "cmp_9.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/cmp_9.bdf" { { 384 648 816 400 "continu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.245 ns) 2.147 ns compas:inst4\|data_valid_internal~1 2 COMB LCCOMB_X60_Y15_N8 1 " "Info: 2: + IC(0.903 ns) + CELL(0.245 ns) = 2.147 ns; Loc. = LCCOMB_X60_Y15_N8; Fanout = 1; COMB Node = 'compas:inst4\|data_valid_internal~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.148 ns" { continu compas:inst4|data_valid_internal~1 } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.231 ns compas:inst4\|data_valid_internal 3 REG LCFF_X60_Y15_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.231 ns; Loc. = LCFF_X60_Y15_N9; Fanout = 1; REG Node = 'compas:inst4\|data_valid_internal'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/cmp_9/compas.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 59.52 % ) " "Info: Total cell delay = 1.328 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 40.48 % ) " "Info: Total interconnect delay = 0.903 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.231 ns" { continu compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.231 ns" { continu {} continu~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.903ns 0.000ns } { 0.000ns 0.999ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.749 ns" { clk_50M div_fre_1Hz:inst2|one_second_pulse compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.749 ns" { clk_50M {} clk_50M~combout {} div_fre_1Hz:inst2|one_second_pulse {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 1.960ns 0.466ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.231 ns" { continu compas:inst4|data_valid_internal~1 compas:inst4|data_valid_internal } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.231 ns" { continu {} continu~combout {} compas:inst4|data_valid_internal~1 {} compas:inst4|data_valid_internal {} } { 0.000ns 0.000ns 0.903ns 0.000ns } { 0.000ns 0.999ns 0.245ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4372 " "Info: Peak virtual memory: 4372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 11:35:30 2023 " "Info: Processing ended: Thu Nov 09 11:35:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
