{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 23:57:27 2016 " "Info: Processing started: Sat Jan 09 23:57:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dcpu -c dcpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dcpu -c dcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Info: Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_tx.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Info: Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Info: Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_rx.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Info: Found entity 1: uart_ctrl" {  } { { "uart_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_ctrl.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys64b_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sys64b_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys64b_reg " "Info: Found entity 1: sys64b_reg" {  } { { "sys64b_reg.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/sys64b_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.v(52) " "Warning (10268): Verilog HDL information at regfile.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "regfile.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/regfile.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/regfile.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/pc_reg.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Info: Found entity 1: openmips" {  } { { "openmips.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Info: Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem_wb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Info: Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Info: Found entity 1: if_id" {  } { { "if_id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/if_id.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Info: Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id_ex.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Info: Found entity 1: id" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Info: Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/gpio_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_top " "Info: Found entity 1: flash_top" {  } { { "flash_top.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/flash_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ex_mem.v(72) " "Warning (10268): Verilog HDL information at ex_mem.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "ex_mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex_mem.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Info: Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex_mem.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file expt.v" { { "Info" "ISGN_ENTITY_NAME" "1 expt " "Info: Found entity 1: expt" {  } { { "expt.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/expt.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "iff ex.v(127) " "Warning (10463): Verilog HDL Declaration warning at ex.v(127): \"iff\" is SystemVerilog-2005 keyword" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 127 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Info: Found entity 1: ex" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/div.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int dcpu.v(35) " "Warning (10463): Verilog HDL Declaration warning at dcpu.v(35): \"int\" is SystemVerilog-2005 keyword" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 35 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcpu " "Info: Found entity 1: dcpu" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8259a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file c8259a.v" { { "Info" "ISGN_ENTITY_NAME" "1 C8259A " "Info: Found entity 1: C8259A" {  } { { "C8259A.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/C8259A.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_top " "Info: Found entity 1: bus_top" {  } { { "bus_top.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_slave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_slave " "Info: Found entity 1: bus_slave" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_master " "Info: Found entity 1: bus_master" {  } { { "bus_master.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_master.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Info: Found entity 1: bus_if" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_dec " "Info: Found entity 1: bus_dec" {  } { { "bus_dec.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_dec.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ctrl " "Info: Found entity 1: bus_ctrl" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flg_start_div_o openmips.v(303) " "Warning (10236): Verilog HDL Implicit Net warning at openmips.v(303): created implicit net for \"flg_start_div_o\"" {  } { { "openmips.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 303 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(752) " "Warning (10037): Verilog HDL or VHDL warning at id.v(752): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 752 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(764) " "Warning (10037): Verilog HDL or VHDL warning at id.v(764): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 764 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(800) " "Warning (10037): Verilog HDL or VHDL warning at id.v(800): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(812) " "Warning (10037): Verilog HDL or VHDL warning at id.v(812): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(846) " "Warning (10037): Verilog HDL or VHDL warning at id.v(846): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 846 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(858) " "Warning (10037): Verilog HDL or VHDL warning at id.v(858): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 858 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(893) " "Warning (10037): Verilog HDL or VHDL warning at id.v(893): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 893 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(905) " "Warning (10037): Verilog HDL or VHDL warning at id.v(905): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 905 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(939) " "Warning (10037): Verilog HDL or VHDL warning at id.v(939): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 939 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(951) " "Warning (10037): Verilog HDL or VHDL warning at id.v(951): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 951 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(986) " "Warning (10037): Verilog HDL or VHDL warning at id.v(986): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 986 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(998) " "Warning (10037): Verilog HDL or VHDL warning at id.v(998): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 998 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(1032) " "Warning (10037): Verilog HDL or VHDL warning at id.v(1032): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1032 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(1044) " "Warning (10037): Verilog HDL or VHDL warning at id.v(1044): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1044 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(1558) " "Warning (10037): Verilog HDL or VHDL warning at id.v(1558): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1558 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(1571) " "Warning (10037): Verilog HDL or VHDL warning at id.v(1571): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1571 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(1820) " "Warning (10037): Verilog HDL or VHDL warning at id.v(1820): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1820 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(1832) " "Warning (10037): Verilog HDL or VHDL warning at id.v(1832): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1832 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2059) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2059): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2059 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2072) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2072): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2072 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2320) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2320): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2320 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2333) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2333): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2508) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2508): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2508 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2521) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2521): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2521 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2736) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2736): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2736 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2749) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2749): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2749 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2958) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2958): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2958 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(2971) " "Warning (10037): Verilog HDL or VHDL warning at id.v(2971): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2971 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(3145) " "Warning (10037): Verilog HDL or VHDL warning at id.v(3145): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(3157) " "Warning (10037): Verilog HDL or VHDL warning at id.v(3157): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3157 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(4603) " "Warning (10037): Verilog HDL or VHDL warning at id.v(4603): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4603 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(4615) " "Warning (10037): Verilog HDL or VHDL warning at id.v(4615): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4615 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(4761) " "Warning (10037): Verilog HDL or VHDL warning at id.v(4761): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4761 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(4773) " "Warning (10037): Verilog HDL or VHDL warning at id.v(4773): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4773 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "id.v(6732) " "Warning (10037): Verilog HDL or VHDL warning at id.v(6732): conditional expression evaluates to a constant" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6732 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dcpu " "Info: Elaborating entity \"dcpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gpio_int dcpu.v(37) " "Warning (10858): Verilog HDL warning at dcpu.v(37): object gpio_int used but never assigned" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_int dcpu.v(38) " "Warning (10858): Verilog HDL warning at dcpu.v(38): object uart_int used but never assigned" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gpio_int 0 dcpu.v(37) " "Warning (10030): Net \"gpio_int\" at dcpu.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_int 0 dcpu.v(38) " "Warning (10030): Net \"uart_int\" at dcpu.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_dqm_o dcpu.v(29) " "Warning (10034): Output port \"sdr_dqm_o\" at dcpu.v(29) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_ba_o dcpu.v(30) " "Warning (10034): Output port \"sdr_ba_o\" at dcpu.v(30) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_addr_o dcpu.v(31) " "Warning (10034): Output port \"sdr_addr_o\" at dcpu.v(31) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_cs_n_o dcpu.v(24) " "Warning (10034): Output port \"sdr_cs_n_o\" at dcpu.v(24) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_cke_o dcpu.v(25) " "Warning (10034): Output port \"sdr_cke_o\" at dcpu.v(25) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_ras_n_o dcpu.v(26) " "Warning (10034): Output port \"sdr_ras_n_o\" at dcpu.v(26) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_cas_n_o dcpu.v(27) " "Warning (10034): Output port \"sdr_cas_n_o\" at dcpu.v(27) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_we_n_o dcpu.v(28) " "Warning (10034): Output port \"sdr_we_n_o\" at dcpu.v(28) has no driver" {  } { { "dcpu.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Info: Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "dcpu.v" "openmips0" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Info: Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Info: Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Info: Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_67 id.v(88) " "Warning (10036): Verilog HDL or VHDL warning at id.v(88): object \"pre_67\" assigned a value but never read" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(112) " "Warning (10036): Verilog HDL or VHDL warning at id.v(112): object \"instvalid\" assigned a value but never read" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(125) " "Warning (10230): Verilog HDL assignment warning at id.v(125): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(126) " "Warning (10230): Verilog HDL assignment warning at id.v(126): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(127) " "Warning (10230): Verilog HDL assignment warning at id.v(127): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(161) " "Warning (10230): Verilog HDL assignment warning at id.v(161): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(162) " "Warning (10230): Verilog HDL assignment warning at id.v(162): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(163) " "Warning (10230): Verilog HDL assignment warning at id.v(163): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(164) " "Warning (10230): Verilog HDL assignment warning at id.v(164): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(165) " "Warning (10230): Verilog HDL assignment warning at id.v(165): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(166) " "Warning (10230): Verilog HDL assignment warning at id.v(166): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(187) " "Warning (10230): Verilog HDL assignment warning at id.v(187): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(188) " "Warning (10230): Verilog HDL assignment warning at id.v(188): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(189) " "Warning (10230): Verilog HDL assignment warning at id.v(189): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(217) " "Warning (10230): Verilog HDL assignment warning at id.v(217): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(218) " "Warning (10230): Verilog HDL assignment warning at id.v(218): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(241) " "Warning (10230): Verilog HDL assignment warning at id.v(241): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(242) " "Warning (10230): Verilog HDL assignment warning at id.v(242): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(246) " "Warning (10230): Verilog HDL assignment warning at id.v(246): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(247) " "Warning (10230): Verilog HDL assignment warning at id.v(247): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(259) " "Warning (10230): Verilog HDL assignment warning at id.v(259): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(260) " "Warning (10230): Verilog HDL assignment warning at id.v(260): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(264) " "Warning (10230): Verilog HDL assignment warning at id.v(264): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(265) " "Warning (10230): Verilog HDL assignment warning at id.v(265): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(284) " "Warning (10230): Verilog HDL assignment warning at id.v(284): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(285) " "Warning (10230): Verilog HDL assignment warning at id.v(285): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(289) " "Warning (10230): Verilog HDL assignment warning at id.v(289): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(290) " "Warning (10230): Verilog HDL assignment warning at id.v(290): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(296) " "Warning (10230): Verilog HDL assignment warning at id.v(296): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(297) " "Warning (10230): Verilog HDL assignment warning at id.v(297): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(301) " "Warning (10230): Verilog HDL assignment warning at id.v(301): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(302) " "Warning (10230): Verilog HDL assignment warning at id.v(302): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(317) " "Warning (10230): Verilog HDL assignment warning at id.v(317): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(318) " "Warning (10230): Verilog HDL assignment warning at id.v(318): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(322) " "Warning (10230): Verilog HDL assignment warning at id.v(322): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(323) " "Warning (10230): Verilog HDL assignment warning at id.v(323): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(342) " "Warning (10230): Verilog HDL assignment warning at id.v(342): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(343) " "Warning (10230): Verilog HDL assignment warning at id.v(343): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(347) " "Warning (10230): Verilog HDL assignment warning at id.v(347): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(348) " "Warning (10230): Verilog HDL assignment warning at id.v(348): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(364) " "Warning (10230): Verilog HDL assignment warning at id.v(364): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(365) " "Warning (10230): Verilog HDL assignment warning at id.v(365): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(369) " "Warning (10230): Verilog HDL assignment warning at id.v(369): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(370) " "Warning (10230): Verilog HDL assignment warning at id.v(370): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(435) " "Warning (10230): Verilog HDL assignment warning at id.v(435): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(436) " "Warning (10230): Verilog HDL assignment warning at id.v(436): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(440) " "Warning (10230): Verilog HDL assignment warning at id.v(440): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(441) " "Warning (10230): Verilog HDL assignment warning at id.v(441): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(448) " "Warning (10230): Verilog HDL assignment warning at id.v(448): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(449) " "Warning (10230): Verilog HDL assignment warning at id.v(449): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(453) " "Warning (10230): Verilog HDL assignment warning at id.v(453): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(454) " "Warning (10230): Verilog HDL assignment warning at id.v(454): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(465) " "Warning (10230): Verilog HDL assignment warning at id.v(465): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(466) " "Warning (10230): Verilog HDL assignment warning at id.v(466): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(487) " "Warning (10230): Verilog HDL assignment warning at id.v(487): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(488) " "Warning (10230): Verilog HDL assignment warning at id.v(488): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(495) " "Warning (10230): Verilog HDL assignment warning at id.v(495): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(496) " "Warning (10230): Verilog HDL assignment warning at id.v(496): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(515) " "Warning (10230): Verilog HDL assignment warning at id.v(515): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(548) " "Warning (10230): Verilog HDL assignment warning at id.v(548): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(575) " "Warning (10230): Verilog HDL assignment warning at id.v(575): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(601) " "Warning (10230): Verilog HDL assignment warning at id.v(601): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(627) " "Warning (10230): Verilog HDL assignment warning at id.v(627): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(654) " "Warning (10230): Verilog HDL assignment warning at id.v(654): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(681) " "Warning (10230): Verilog HDL assignment warning at id.v(681): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(707) " "Warning (10230): Verilog HDL assignment warning at id.v(707): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(747) " "Warning (10230): Verilog HDL assignment warning at id.v(747): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(759) " "Warning (10230): Verilog HDL assignment warning at id.v(759): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(795) " "Warning (10230): Verilog HDL assignment warning at id.v(795): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(807) " "Warning (10230): Verilog HDL assignment warning at id.v(807): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(841) " "Warning (10230): Verilog HDL assignment warning at id.v(841): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(853) " "Warning (10230): Verilog HDL assignment warning at id.v(853): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(888) " "Warning (10230): Verilog HDL assignment warning at id.v(888): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(900) " "Warning (10230): Verilog HDL assignment warning at id.v(900): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(934) " "Warning (10230): Verilog HDL assignment warning at id.v(934): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(946) " "Warning (10230): Verilog HDL assignment warning at id.v(946): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(981) " "Warning (10230): Verilog HDL assignment warning at id.v(981): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(993) " "Warning (10230): Verilog HDL assignment warning at id.v(993): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(1027) " "Warning (10230): Verilog HDL assignment warning at id.v(1027): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(1039) " "Warning (10230): Verilog HDL assignment warning at id.v(1039): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1086) " "Warning (10230): Verilog HDL assignment warning at id.v(1086): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1095) " "Warning (10230): Verilog HDL assignment warning at id.v(1095): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1128) " "Warning (10230): Verilog HDL assignment warning at id.v(1128): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1137) " "Warning (10230): Verilog HDL assignment warning at id.v(1137): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1170) " "Warning (10230): Verilog HDL assignment warning at id.v(1170): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1179) " "Warning (10230): Verilog HDL assignment warning at id.v(1179): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1212) " "Warning (10230): Verilog HDL assignment warning at id.v(1212): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1221) " "Warning (10230): Verilog HDL assignment warning at id.v(1221): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1254) " "Warning (10230): Verilog HDL assignment warning at id.v(1254): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1263) " "Warning (10230): Verilog HDL assignment warning at id.v(1263): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1296) " "Warning (10230): Verilog HDL assignment warning at id.v(1296): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1305) " "Warning (10230): Verilog HDL assignment warning at id.v(1305): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1338) " "Warning (10230): Verilog HDL assignment warning at id.v(1338): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1343) " "Warning (10230): Verilog HDL assignment warning at id.v(1343): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1527) " "Warning (10230): Verilog HDL assignment warning at id.v(1527): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(1553) " "Warning (10230): Verilog HDL assignment warning at id.v(1553): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(1566) " "Warning (10230): Verilog HDL assignment warning at id.v(1566): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(1788) " "Warning (10230): Verilog HDL assignment warning at id.v(1788): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(1815) " "Warning (10230): Verilog HDL assignment warning at id.v(1815): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(1827) " "Warning (10230): Verilog HDL assignment warning at id.v(1827): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 1827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(2028) " "Warning (10230): Verilog HDL assignment warning at id.v(2028): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(2054) " "Warning (10230): Verilog HDL assignment warning at id.v(2054): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(2067) " "Warning (10230): Verilog HDL assignment warning at id.v(2067): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(2288) " "Warning (10230): Verilog HDL assignment warning at id.v(2288): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(2315) " "Warning (10230): Verilog HDL assignment warning at id.v(2315): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(2328) " "Warning (10230): Verilog HDL assignment warning at id.v(2328): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(2477) " "Warning (10230): Verilog HDL assignment warning at id.v(2477): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(2503) " "Warning (10230): Verilog HDL assignment warning at id.v(2503): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(2516) " "Warning (10230): Verilog HDL assignment warning at id.v(2516): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(2704) " "Warning (10230): Verilog HDL assignment warning at id.v(2704): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(2731) " "Warning (10230): Verilog HDL assignment warning at id.v(2731): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(2744) " "Warning (10230): Verilog HDL assignment warning at id.v(2744): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(2926) " "Warning (10230): Verilog HDL assignment warning at id.v(2926): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(2953) " "Warning (10230): Verilog HDL assignment warning at id.v(2953): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 id.v(2966) " "Warning (10230): Verilog HDL assignment warning at id.v(2966): truncated value with size 32 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 2966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 id.v(3140) " "Warning (10230): Verilog HDL assignment warning at id.v(3140): truncated value with size 40 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3152) " "Warning (10230): Verilog HDL assignment warning at id.v(3152): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3185) " "Warning (10230): Verilog HDL assignment warning at id.v(3185): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3211) " "Warning (10230): Verilog HDL assignment warning at id.v(3211): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3235) " "Warning (10230): Verilog HDL assignment warning at id.v(3235): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3258) " "Warning (10230): Verilog HDL assignment warning at id.v(3258): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3281) " "Warning (10230): Verilog HDL assignment warning at id.v(3281): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3304) " "Warning (10230): Verilog HDL assignment warning at id.v(3304): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3327) " "Warning (10230): Verilog HDL assignment warning at id.v(3327): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3350) " "Warning (10230): Verilog HDL assignment warning at id.v(3350): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3373) " "Warning (10230): Verilog HDL assignment warning at id.v(3373): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3396) " "Warning (10230): Verilog HDL assignment warning at id.v(3396): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3419) " "Warning (10230): Verilog HDL assignment warning at id.v(3419): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3442) " "Warning (10230): Verilog HDL assignment warning at id.v(3442): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3465) " "Warning (10230): Verilog HDL assignment warning at id.v(3465): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3488) " "Warning (10230): Verilog HDL assignment warning at id.v(3488): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3511) " "Warning (10230): Verilog HDL assignment warning at id.v(3511): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3534) " "Warning (10230): Verilog HDL assignment warning at id.v(3534): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3557) " "Warning (10230): Verilog HDL assignment warning at id.v(3557): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(3580) " "Warning (10230): Verilog HDL assignment warning at id.v(3580): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 id.v(3594) " "Warning (10230): Verilog HDL assignment warning at id.v(3594): truncated value with size 8 to match size of target (3)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3624) " "Warning (10230): Verilog HDL assignment warning at id.v(3624): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3656) " "Warning (10230): Verilog HDL assignment warning at id.v(3656): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3688) " "Warning (10230): Verilog HDL assignment warning at id.v(3688): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3720) " "Warning (10230): Verilog HDL assignment warning at id.v(3720): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3752) " "Warning (10230): Verilog HDL assignment warning at id.v(3752): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3771) " "Warning (10230): Verilog HDL assignment warning at id.v(3771): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3790) " "Warning (10230): Verilog HDL assignment warning at id.v(3790): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(3809) " "Warning (10230): Verilog HDL assignment warning at id.v(3809): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(3841) " "Warning (10199): Verilog HDL Case Statement warning at id.v(3841): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3841 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(3876) " "Warning (10199): Verilog HDL Case Statement warning at id.v(3876): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3876 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(3912) " "Warning (10199): Verilog HDL Case Statement warning at id.v(3912): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3912 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(3947) " "Warning (10199): Verilog HDL Case Statement warning at id.v(3947): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3947 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(3982) " "Warning (10199): Verilog HDL Case Statement warning at id.v(3982): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 3982 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4018) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4018): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4018 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4054) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4054): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4054 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4090) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4090): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4090 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4126) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4126): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4126 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4162) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4162): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4162 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4198) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4198): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4198 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4234) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4234): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4234 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4271) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4271): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4271 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4307) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4307): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4307 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4342) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4342): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4342 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4377) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4377): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4377 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4412) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4412): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4412 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4433) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4433): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4433 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4455) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4455): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4455 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "id.v(4476) " "Warning (10199): Verilog HDL Case Statement warning at id.v(4476): case item expression never matches the case expression" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4476 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 id.v(4599) " "Warning (10230): Verilog HDL assignment warning at id.v(4599): truncated value with size 40 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(4611) " "Warning (10230): Verilog HDL assignment warning at id.v(4611): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(4719) " "Warning (10230): Verilog HDL assignment warning at id.v(4719): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 id.v(4756) " "Warning (10230): Verilog HDL assignment warning at id.v(4756): truncated value with size 40 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 id.v(4768) " "Warning (10230): Verilog HDL assignment warning at id.v(4768): truncated value with size 24 to match size of target (16)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(4859) " "Warning (10230): Verilog HDL assignment warning at id.v(4859): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(4889) " "Warning (10230): Verilog HDL assignment warning at id.v(4889): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(4919) " "Warning (10230): Verilog HDL assignment warning at id.v(4919): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(4949) " "Warning (10230): Verilog HDL assignment warning at id.v(4949): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(4979) " "Warning (10230): Verilog HDL assignment warning at id.v(4979): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5009) " "Warning (10230): Verilog HDL assignment warning at id.v(5009): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5039) " "Warning (10230): Verilog HDL assignment warning at id.v(5039): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5070) " "Warning (10230): Verilog HDL assignment warning at id.v(5070): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "id.v(4900) " "Warning (10272): Verilog HDL Case Statement warning at id.v(4900): case item expression covers a value already covered by a previous case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4900 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5112) " "Warning (10230): Verilog HDL assignment warning at id.v(5112): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5125) " "Warning (10230): Verilog HDL assignment warning at id.v(5125): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5163) " "Warning (10230): Verilog HDL assignment warning at id.v(5163): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5179) " "Warning (10230): Verilog HDL assignment warning at id.v(5179): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5217) " "Warning (10230): Verilog HDL assignment warning at id.v(5217): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5229) " "Warning (10230): Verilog HDL assignment warning at id.v(5229): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5267) " "Warning (10230): Verilog HDL assignment warning at id.v(5267): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5280) " "Warning (10230): Verilog HDL assignment warning at id.v(5280): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5318) " "Warning (10230): Verilog HDL assignment warning at id.v(5318): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5331) " "Warning (10230): Verilog HDL assignment warning at id.v(5331): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5372) " "Warning (10230): Verilog HDL assignment warning at id.v(5372): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5385) " "Warning (10230): Verilog HDL assignment warning at id.v(5385): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5423) " "Warning (10230): Verilog HDL assignment warning at id.v(5423): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5436) " "Warning (10230): Verilog HDL assignment warning at id.v(5436): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5476) " "Warning (10230): Verilog HDL assignment warning at id.v(5476): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(5489) " "Warning (10230): Verilog HDL assignment warning at id.v(5489): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "id.v(5200) " "Warning (10272): Verilog HDL Case Statement warning at id.v(5200): case item expression covers a value already covered by a previous case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5200 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "id.v(5606) " "Warning (10272): Verilog HDL Case Statement warning at id.v(5606): case item expression covers a value already covered by a previous case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5606 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "id.v(5867) " "Warning (10272): Verilog HDL Case Statement warning at id.v(5867): case item expression covers a value already covered by a previous case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 5867 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "id.v(6156) " "Warning (10272): Verilog HDL Case Statement warning at id.v(6156): case item expression covers a value already covered by a previous case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6156 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "id.v(6423) " "Warning (10272): Verilog HDL Case Statement warning at id.v(6423): case item expression covers a value already covered by a previous case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6423 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(6350) " "Warning (10270): Verilog HDL Case Statement warning at id.v(6350): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6350 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(6655) " "Warning (10230): Verilog HDL assignment warning at id.v(6655): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(6680) " "Warning (10230): Verilog HDL assignment warning at id.v(6680): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(6705) " "Warning (10230): Verilog HDL assignment warning at id.v(6705): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(6729) " "Warning (10230): Verilog HDL assignment warning at id.v(6729): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 id.v(6760) " "Warning (10230): Verilog HDL assignment warning at id.v(6760): truncated value with size 64 to match size of target (32)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 id.v(6783) " "Warning (10230): Verilog HDL assignment warning at id.v(6783): truncated value with size 16 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 6783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "id.v(4811) " "Warning (10272): Verilog HDL Case Statement warning at id.v(4811): case item expression covers a value already covered by a previous case item" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 4811 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(7416) " "Warning (10230): Verilog HDL assignment warning at id.v(7416): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 7416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(7439) " "Warning (10230): Verilog HDL assignment warning at id.v(7439): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 7439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(8052) " "Warning (10230): Verilog HDL assignment warning at id.v(8052): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 8052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(8058) " "Warning (10230): Verilog HDL assignment warning at id.v(8058): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 8058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(8064) " "Warning (10230): Verilog HDL assignment warning at id.v(8064): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 8064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 id.v(8065) " "Warning (10230): Verilog HDL assignment warning at id.v(8065): truncated value with size 32 to match size of target (8)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 8065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"stallreq\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur_inst id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"cur_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur_pos id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"cur_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tot_len_i id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"tot_len_i\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tot_len id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"tot_len\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flg_cmd id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"flg_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre1 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"pre1\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre2 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"pre2\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre3 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"pre3\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre4 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"pre4\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_66 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"pre_66\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"op1\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regop id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"regop\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mod id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"mod\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rm id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"rm\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disp8 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"disp8\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disp32 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"disp32\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disp16 id.v(137) " "Warning (10240): Verilog HDL Always Construct warning at id.v(137): inferring latch(es) for variable \"disp16\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_66 id.v(175) " "Info (10041): Inferred latch for \"pre_66\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[0\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[0\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[1\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[1\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[2\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[2\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[3\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[3\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[4\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[4\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[5\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[5\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[6\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[6\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len\[7\] id.v(175) " "Info (10041): Inferred latch for \"tot_len\[7\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[0\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[0\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[1\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[1\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[2\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[2\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[3\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[3\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[4\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[4\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[5\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[5\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[6\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[6\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tot_len_i\[7\] id.v(175) " "Info (10041): Inferred latch for \"tot_len_i\[7\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[0\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[0\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[1\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[1\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[2\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[2\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[3\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[3\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[4\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[4\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[5\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[5\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[6\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[6\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_pos\[7\] id.v(175) " "Info (10041): Inferred latch for \"cur_pos\[7\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[0\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[0\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[1\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[1\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[2\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[2\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[3\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[3\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[4\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[4\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[5\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[5\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[6\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[6\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[7\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[7\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[8\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[8\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[9\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[9\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[10\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[10\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[11\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[11\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[12\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[12\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[13\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[13\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[14\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[14\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[15\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[15\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[16\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[16\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[17\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[17\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[18\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[18\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[19\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[19\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[20\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[20\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[21\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[21\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[22\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[22\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[23\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[23\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[24\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[24\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[25\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[25\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[26\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[26\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[27\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[27\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[28\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[28\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[29\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[29\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[30\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[30\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[31\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[31\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[32\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[32\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[33\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[33\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[34\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[34\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[35\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[35\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[36\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[36\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[37\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[37\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[38\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[38\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[39\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[39\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[40\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[40\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[41\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[41\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[42\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[42\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[43\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[43\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[44\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[44\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[45\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[45\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[46\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[46\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[47\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[47\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[48\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[48\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[49\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[49\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[50\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[50\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[51\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[51\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[52\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[52\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[53\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[53\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[54\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[54\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[55\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[55\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[56\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[56\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[57\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[57\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[58\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[58\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[59\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[59\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[60\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[60\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[61\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[61\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[62\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[62\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[63\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[63\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[64\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[64\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[65\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[65\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[66\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[66\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[67\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[67\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[68\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[68\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[69\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[69\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[70\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[70\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[71\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[71\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[72\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[72\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[73\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[73\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[74\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[74\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[75\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[75\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[76\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[76\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[77\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[77\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[78\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[78\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[79\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[79\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[80\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[80\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[81\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[81\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[82\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[82\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[83\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[83\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[84\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[84\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[85\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[85\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[86\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[86\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[87\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[87\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[88\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[88\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[89\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[89\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[90\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[90\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[91\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[91\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[92\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[92\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[93\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[93\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[94\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[94\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_inst\[95\] id.v(175) " "Info (10041): Inferred latch for \"cur_inst\[95\]\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq id.v(175) " "Info (10041): Inferred latch for \"stallreq\" at id.v(175)" {  } { { "id.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/id.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Info: Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Info: Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 285 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Info: Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idt ex.v(131) " "Warning (10036): Verilog HDL or VHDL warning at ex.v(131): object \"idt\" assigned a value but never read" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gdt ex.v(132) " "Warning (10036): Verilog HDL or VHDL warning at ex.v(132): object \"gdt\" assigned a value but never read" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ldt ex.v(133) " "Warning (10036): Verilog HDL or VHDL warning at ex.v(133): object \"ldt\" assigned a value but never read" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tr ex.v(134) " "Warning (10036): Verilog HDL or VHDL warning at ex.v(134): object \"tr\" assigned a value but never read" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(178) " "Warning (10230): Verilog HDL assignment warning at ex.v(178): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(193) " "Warning (10230): Verilog HDL assignment warning at ex.v(193): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(194) " "Warning (10230): Verilog HDL assignment warning at ex.v(194): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(196) " "Warning (10230): Verilog HDL assignment warning at ex.v(196): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(398) " "Warning (10230): Verilog HDL assignment warning at ex.v(398): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(418) " "Warning (10230): Verilog HDL assignment warning at ex.v(418): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(439) " "Warning (10230): Verilog HDL assignment warning at ex.v(439): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(459) " "Warning (10230): Verilog HDL assignment warning at ex.v(459): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(479) " "Warning (10230): Verilog HDL assignment warning at ex.v(479): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(499) " "Warning (10230): Verilog HDL assignment warning at ex.v(499): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(519) " "Warning (10230): Verilog HDL assignment warning at ex.v(519): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(520) " "Warning (10230): Verilog HDL assignment warning at ex.v(520): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(540) " "Warning (10230): Verilog HDL assignment warning at ex.v(540): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(541) " "Warning (10230): Verilog HDL assignment warning at ex.v(541): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(561) " "Warning (10230): Verilog HDL assignment warning at ex.v(561): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(581) " "Warning (10230): Verilog HDL assignment warning at ex.v(581): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(601) " "Warning (10230): Verilog HDL assignment warning at ex.v(601): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(621) " "Warning (10230): Verilog HDL assignment warning at ex.v(621): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(641) " "Warning (10230): Verilog HDL assignment warning at ex.v(641): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(642) " "Warning (10230): Verilog HDL assignment warning at ex.v(642): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(662) " "Warning (10230): Verilog HDL assignment warning at ex.v(662): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(663) " "Warning (10230): Verilog HDL assignment warning at ex.v(663): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(683) " "Warning (10230): Verilog HDL assignment warning at ex.v(683): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(684) " "Warning (10230): Verilog HDL assignment warning at ex.v(684): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(685) " "Warning (10230): Verilog HDL assignment warning at ex.v(685): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(705) " "Warning (10230): Verilog HDL assignment warning at ex.v(705): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(706) " "Warning (10230): Verilog HDL assignment warning at ex.v(706): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(707) " "Warning (10230): Verilog HDL assignment warning at ex.v(707): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(727) " "Warning (10230): Verilog HDL assignment warning at ex.v(727): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(747) " "Warning (10230): Verilog HDL assignment warning at ex.v(747): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(768) " "Warning (10230): Verilog HDL assignment warning at ex.v(768): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(788) " "Warning (10230): Verilog HDL assignment warning at ex.v(788): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(808) " "Warning (10230): Verilog HDL assignment warning at ex.v(808): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(828) " "Warning (10230): Verilog HDL assignment warning at ex.v(828): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(848) " "Warning (10230): Verilog HDL assignment warning at ex.v(848): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(849) " "Warning (10230): Verilog HDL assignment warning at ex.v(849): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(869) " "Warning (10230): Verilog HDL assignment warning at ex.v(869): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(870) " "Warning (10230): Verilog HDL assignment warning at ex.v(870): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(890) " "Warning (10230): Verilog HDL assignment warning at ex.v(890): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(910) " "Warning (10230): Verilog HDL assignment warning at ex.v(910): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(930) " "Warning (10230): Verilog HDL assignment warning at ex.v(930): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(950) " "Warning (10230): Verilog HDL assignment warning at ex.v(950): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(970) " "Warning (10230): Verilog HDL assignment warning at ex.v(970): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(971) " "Warning (10230): Verilog HDL assignment warning at ex.v(971): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(991) " "Warning (10230): Verilog HDL assignment warning at ex.v(991): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(992) " "Warning (10230): Verilog HDL assignment warning at ex.v(992): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1012) " "Warning (10230): Verilog HDL assignment warning at ex.v(1012): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1013) " "Warning (10230): Verilog HDL assignment warning at ex.v(1013): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1014) " "Warning (10230): Verilog HDL assignment warning at ex.v(1014): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1034) " "Warning (10230): Verilog HDL assignment warning at ex.v(1034): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1035) " "Warning (10230): Verilog HDL assignment warning at ex.v(1035): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1036) " "Warning (10230): Verilog HDL assignment warning at ex.v(1036): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1056) " "Warning (10230): Verilog HDL assignment warning at ex.v(1056): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1076) " "Warning (10230): Verilog HDL assignment warning at ex.v(1076): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1097) " "Warning (10230): Verilog HDL assignment warning at ex.v(1097): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1117) " "Warning (10230): Verilog HDL assignment warning at ex.v(1117): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1137) " "Warning (10230): Verilog HDL assignment warning at ex.v(1137): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1157) " "Warning (10230): Verilog HDL assignment warning at ex.v(1157): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1177) " "Warning (10230): Verilog HDL assignment warning at ex.v(1177): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1178) " "Warning (10230): Verilog HDL assignment warning at ex.v(1178): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1198) " "Warning (10230): Verilog HDL assignment warning at ex.v(1198): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1199) " "Warning (10230): Verilog HDL assignment warning at ex.v(1199): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1219) " "Warning (10230): Verilog HDL assignment warning at ex.v(1219): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1239) " "Warning (10230): Verilog HDL assignment warning at ex.v(1239): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1259) " "Warning (10230): Verilog HDL assignment warning at ex.v(1259): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1279) " "Warning (10230): Verilog HDL assignment warning at ex.v(1279): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1299) " "Warning (10230): Verilog HDL assignment warning at ex.v(1299): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1300) " "Warning (10230): Verilog HDL assignment warning at ex.v(1300): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1320) " "Warning (10230): Verilog HDL assignment warning at ex.v(1320): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1321) " "Warning (10230): Verilog HDL assignment warning at ex.v(1321): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1341) " "Warning (10230): Verilog HDL assignment warning at ex.v(1341): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1342) " "Warning (10230): Verilog HDL assignment warning at ex.v(1342): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1343) " "Warning (10230): Verilog HDL assignment warning at ex.v(1343): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1363) " "Warning (10230): Verilog HDL assignment warning at ex.v(1363): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1364) " "Warning (10230): Verilog HDL assignment warning at ex.v(1364): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(1365) " "Warning (10230): Verilog HDL assignment warning at ex.v(1365): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1388) " "Warning (10230): Verilog HDL assignment warning at ex.v(1388): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1403) " "Warning (10230): Verilog HDL assignment warning at ex.v(1403): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1419) " "Warning (10230): Verilog HDL assignment warning at ex.v(1419): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1440) " "Warning (10230): Verilog HDL assignment warning at ex.v(1440): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1455) " "Warning (10230): Verilog HDL assignment warning at ex.v(1455): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1470) " "Warning (10230): Verilog HDL assignment warning at ex.v(1470): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1500) " "Warning (10230): Verilog HDL assignment warning at ex.v(1500): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ex.v(1502) " "Warning (10230): Verilog HDL assignment warning at ex.v(1502): truncated value with size 64 to match size of target (32)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1674) " "Warning (10230): Verilog HDL assignment warning at ex.v(1674): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1670) " "Warning (10230): Verilog HDL assignment warning at ex.v(1670): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1686) " "Warning (10230): Verilog HDL assignment warning at ex.v(1686): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1682) " "Warning (10230): Verilog HDL assignment warning at ex.v(1682): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1698) " "Warning (10230): Verilog HDL assignment warning at ex.v(1698): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1694) " "Warning (10230): Verilog HDL assignment warning at ex.v(1694): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1710) " "Warning (10230): Verilog HDL assignment warning at ex.v(1710): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1706) " "Warning (10230): Verilog HDL assignment warning at ex.v(1706): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1722) " "Warning (10230): Verilog HDL assignment warning at ex.v(1722): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1718) " "Warning (10230): Verilog HDL assignment warning at ex.v(1718): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1734) " "Warning (10230): Verilog HDL assignment warning at ex.v(1734): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1730) " "Warning (10230): Verilog HDL assignment warning at ex.v(1730): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1746) " "Warning (10230): Verilog HDL assignment warning at ex.v(1746): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1742) " "Warning (10230): Verilog HDL assignment warning at ex.v(1742): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1758) " "Warning (10230): Verilog HDL assignment warning at ex.v(1758): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1754) " "Warning (10230): Verilog HDL assignment warning at ex.v(1754): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1770) " "Warning (10230): Verilog HDL assignment warning at ex.v(1770): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1766) " "Warning (10230): Verilog HDL assignment warning at ex.v(1766): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1782) " "Warning (10230): Verilog HDL assignment warning at ex.v(1782): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1778) " "Warning (10230): Verilog HDL assignment warning at ex.v(1778): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1794) " "Warning (10230): Verilog HDL assignment warning at ex.v(1794): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1790) " "Warning (10230): Verilog HDL assignment warning at ex.v(1790): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1806) " "Warning (10230): Verilog HDL assignment warning at ex.v(1806): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1802) " "Warning (10230): Verilog HDL assignment warning at ex.v(1802): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1818) " "Warning (10230): Verilog HDL assignment warning at ex.v(1818): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1814) " "Warning (10230): Verilog HDL assignment warning at ex.v(1814): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1830) " "Warning (10230): Verilog HDL assignment warning at ex.v(1830): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1826) " "Warning (10230): Verilog HDL assignment warning at ex.v(1826): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1842) " "Warning (10230): Verilog HDL assignment warning at ex.v(1842): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1838) " "Warning (10230): Verilog HDL assignment warning at ex.v(1838): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1854) " "Warning (10230): Verilog HDL assignment warning at ex.v(1854): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1850) " "Warning (10230): Verilog HDL assignment warning at ex.v(1850): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1866) " "Warning (10230): Verilog HDL assignment warning at ex.v(1866): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1862) " "Warning (10230): Verilog HDL assignment warning at ex.v(1862): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1878) " "Warning (10230): Verilog HDL assignment warning at ex.v(1878): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1874) " "Warning (10230): Verilog HDL assignment warning at ex.v(1874): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1890) " "Warning (10230): Verilog HDL assignment warning at ex.v(1890): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1886) " "Warning (10230): Verilog HDL assignment warning at ex.v(1886): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1902) " "Warning (10230): Verilog HDL assignment warning at ex.v(1902): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1898) " "Warning (10230): Verilog HDL assignment warning at ex.v(1898): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1914) " "Warning (10230): Verilog HDL assignment warning at ex.v(1914): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1910) " "Warning (10230): Verilog HDL assignment warning at ex.v(1910): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1926) " "Warning (10230): Verilog HDL assignment warning at ex.v(1926): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1922) " "Warning (10230): Verilog HDL assignment warning at ex.v(1922): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1938) " "Warning (10230): Verilog HDL assignment warning at ex.v(1938): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1934) " "Warning (10230): Verilog HDL assignment warning at ex.v(1934): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1950) " "Warning (10230): Verilog HDL assignment warning at ex.v(1950): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1946) " "Warning (10230): Verilog HDL assignment warning at ex.v(1946): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1962) " "Warning (10230): Verilog HDL assignment warning at ex.v(1962): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1958) " "Warning (10230): Verilog HDL assignment warning at ex.v(1958): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1974) " "Warning (10230): Verilog HDL assignment warning at ex.v(1974): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1970) " "Warning (10230): Verilog HDL assignment warning at ex.v(1970): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1986) " "Warning (10230): Verilog HDL assignment warning at ex.v(1986): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1982) " "Warning (10230): Verilog HDL assignment warning at ex.v(1982): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1998) " "Warning (10230): Verilog HDL assignment warning at ex.v(1998): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(1994) " "Warning (10230): Verilog HDL assignment warning at ex.v(1994): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2010) " "Warning (10230): Verilog HDL assignment warning at ex.v(2010): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2006) " "Warning (10230): Verilog HDL assignment warning at ex.v(2006): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2022) " "Warning (10230): Verilog HDL assignment warning at ex.v(2022): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2018) " "Warning (10230): Verilog HDL assignment warning at ex.v(2018): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2034) " "Warning (10230): Verilog HDL assignment warning at ex.v(2034): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2030) " "Warning (10230): Verilog HDL assignment warning at ex.v(2030): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2046) " "Warning (10230): Verilog HDL assignment warning at ex.v(2046): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2042) " "Warning (10230): Verilog HDL assignment warning at ex.v(2042): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ex.v(1668) " "Warning (10762): Verilog HDL Case Statement warning at ex.v(1668): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 1668 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2095) " "Warning (10230): Verilog HDL assignment warning at ex.v(2095): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2095 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2091) " "Warning (10230): Verilog HDL assignment warning at ex.v(2091): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2107) " "Warning (10230): Verilog HDL assignment warning at ex.v(2107): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2103) " "Warning (10230): Verilog HDL assignment warning at ex.v(2103): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2119) " "Warning (10230): Verilog HDL assignment warning at ex.v(2119): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2115) " "Warning (10230): Verilog HDL assignment warning at ex.v(2115): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2131) " "Warning (10230): Verilog HDL assignment warning at ex.v(2131): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2127) " "Warning (10230): Verilog HDL assignment warning at ex.v(2127): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2143) " "Warning (10230): Verilog HDL assignment warning at ex.v(2143): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2139) " "Warning (10230): Verilog HDL assignment warning at ex.v(2139): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2155) " "Warning (10230): Verilog HDL assignment warning at ex.v(2155): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2151) " "Warning (10230): Verilog HDL assignment warning at ex.v(2151): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2167) " "Warning (10230): Verilog HDL assignment warning at ex.v(2167): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2163) " "Warning (10230): Verilog HDL assignment warning at ex.v(2163): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2179) " "Warning (10230): Verilog HDL assignment warning at ex.v(2179): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2175) " "Warning (10230): Verilog HDL assignment warning at ex.v(2175): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2191) " "Warning (10230): Verilog HDL assignment warning at ex.v(2191): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2187) " "Warning (10230): Verilog HDL assignment warning at ex.v(2187): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2203) " "Warning (10230): Verilog HDL assignment warning at ex.v(2203): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2199) " "Warning (10230): Verilog HDL assignment warning at ex.v(2199): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2215) " "Warning (10230): Verilog HDL assignment warning at ex.v(2215): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2211) " "Warning (10230): Verilog HDL assignment warning at ex.v(2211): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2227) " "Warning (10230): Verilog HDL assignment warning at ex.v(2227): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2223) " "Warning (10230): Verilog HDL assignment warning at ex.v(2223): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2239) " "Warning (10230): Verilog HDL assignment warning at ex.v(2239): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2235) " "Warning (10230): Verilog HDL assignment warning at ex.v(2235): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2251) " "Warning (10230): Verilog HDL assignment warning at ex.v(2251): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2247) " "Warning (10230): Verilog HDL assignment warning at ex.v(2247): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2263) " "Warning (10230): Verilog HDL assignment warning at ex.v(2263): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2259) " "Warning (10230): Verilog HDL assignment warning at ex.v(2259): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2275) " "Warning (10230): Verilog HDL assignment warning at ex.v(2275): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2271) " "Warning (10230): Verilog HDL assignment warning at ex.v(2271): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2287) " "Warning (10230): Verilog HDL assignment warning at ex.v(2287): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2283) " "Warning (10230): Verilog HDL assignment warning at ex.v(2283): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2299) " "Warning (10230): Verilog HDL assignment warning at ex.v(2299): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2295) " "Warning (10230): Verilog HDL assignment warning at ex.v(2295): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2311) " "Warning (10230): Verilog HDL assignment warning at ex.v(2311): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2307) " "Warning (10230): Verilog HDL assignment warning at ex.v(2307): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2323) " "Warning (10230): Verilog HDL assignment warning at ex.v(2323): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2319) " "Warning (10230): Verilog HDL assignment warning at ex.v(2319): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2335) " "Warning (10230): Verilog HDL assignment warning at ex.v(2335): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2331) " "Warning (10230): Verilog HDL assignment warning at ex.v(2331): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2347) " "Warning (10230): Verilog HDL assignment warning at ex.v(2347): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2343) " "Warning (10230): Verilog HDL assignment warning at ex.v(2343): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2359) " "Warning (10230): Verilog HDL assignment warning at ex.v(2359): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2355) " "Warning (10230): Verilog HDL assignment warning at ex.v(2355): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2371) " "Warning (10230): Verilog HDL assignment warning at ex.v(2371): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2367) " "Warning (10230): Verilog HDL assignment warning at ex.v(2367): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2383) " "Warning (10230): Verilog HDL assignment warning at ex.v(2383): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2379) " "Warning (10230): Verilog HDL assignment warning at ex.v(2379): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2395) " "Warning (10230): Verilog HDL assignment warning at ex.v(2395): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2391) " "Warning (10230): Verilog HDL assignment warning at ex.v(2391): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2407) " "Warning (10230): Verilog HDL assignment warning at ex.v(2407): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2403) " "Warning (10230): Verilog HDL assignment warning at ex.v(2403): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2419) " "Warning (10230): Verilog HDL assignment warning at ex.v(2419): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2415) " "Warning (10230): Verilog HDL assignment warning at ex.v(2415): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2431) " "Warning (10230): Verilog HDL assignment warning at ex.v(2431): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2427) " "Warning (10230): Verilog HDL assignment warning at ex.v(2427): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2443) " "Warning (10230): Verilog HDL assignment warning at ex.v(2443): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2439) " "Warning (10230): Verilog HDL assignment warning at ex.v(2439): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2455) " "Warning (10230): Verilog HDL assignment warning at ex.v(2455): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2451) " "Warning (10230): Verilog HDL assignment warning at ex.v(2451): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2467) " "Warning (10230): Verilog HDL assignment warning at ex.v(2467): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2463) " "Warning (10230): Verilog HDL assignment warning at ex.v(2463): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ex.v(2089) " "Warning (10762): Verilog HDL Case Statement warning at ex.v(2089): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2089 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2517) " "Warning (10230): Verilog HDL assignment warning at ex.v(2517): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2513) " "Warning (10230): Verilog HDL assignment warning at ex.v(2513): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2529) " "Warning (10230): Verilog HDL assignment warning at ex.v(2529): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2525) " "Warning (10230): Verilog HDL assignment warning at ex.v(2525): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2541) " "Warning (10230): Verilog HDL assignment warning at ex.v(2541): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2537) " "Warning (10230): Verilog HDL assignment warning at ex.v(2537): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2553) " "Warning (10230): Verilog HDL assignment warning at ex.v(2553): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2549) " "Warning (10230): Verilog HDL assignment warning at ex.v(2549): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2565) " "Warning (10230): Verilog HDL assignment warning at ex.v(2565): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2561) " "Warning (10230): Verilog HDL assignment warning at ex.v(2561): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2577) " "Warning (10230): Verilog HDL assignment warning at ex.v(2577): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2573) " "Warning (10230): Verilog HDL assignment warning at ex.v(2573): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2589) " "Warning (10230): Verilog HDL assignment warning at ex.v(2589): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2585) " "Warning (10230): Verilog HDL assignment warning at ex.v(2585): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2601) " "Warning (10230): Verilog HDL assignment warning at ex.v(2601): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2597) " "Warning (10230): Verilog HDL assignment warning at ex.v(2597): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2613) " "Warning (10230): Verilog HDL assignment warning at ex.v(2613): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2609) " "Warning (10230): Verilog HDL assignment warning at ex.v(2609): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2625) " "Warning (10230): Verilog HDL assignment warning at ex.v(2625): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2621) " "Warning (10230): Verilog HDL assignment warning at ex.v(2621): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2637) " "Warning (10230): Verilog HDL assignment warning at ex.v(2637): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2633) " "Warning (10230): Verilog HDL assignment warning at ex.v(2633): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2649) " "Warning (10230): Verilog HDL assignment warning at ex.v(2649): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2645) " "Warning (10230): Verilog HDL assignment warning at ex.v(2645): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2661) " "Warning (10230): Verilog HDL assignment warning at ex.v(2661): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2657) " "Warning (10230): Verilog HDL assignment warning at ex.v(2657): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2673) " "Warning (10230): Verilog HDL assignment warning at ex.v(2673): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2669) " "Warning (10230): Verilog HDL assignment warning at ex.v(2669): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2685) " "Warning (10230): Verilog HDL assignment warning at ex.v(2685): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2681) " "Warning (10230): Verilog HDL assignment warning at ex.v(2681): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2697) " "Warning (10230): Verilog HDL assignment warning at ex.v(2697): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2693) " "Warning (10230): Verilog HDL assignment warning at ex.v(2693): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2709) " "Warning (10230): Verilog HDL assignment warning at ex.v(2709): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2705) " "Warning (10230): Verilog HDL assignment warning at ex.v(2705): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2721) " "Warning (10230): Verilog HDL assignment warning at ex.v(2721): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2717) " "Warning (10230): Verilog HDL assignment warning at ex.v(2717): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2733) " "Warning (10230): Verilog HDL assignment warning at ex.v(2733): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2729) " "Warning (10230): Verilog HDL assignment warning at ex.v(2729): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2745) " "Warning (10230): Verilog HDL assignment warning at ex.v(2745): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2741) " "Warning (10230): Verilog HDL assignment warning at ex.v(2741): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2757) " "Warning (10230): Verilog HDL assignment warning at ex.v(2757): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2753) " "Warning (10230): Verilog HDL assignment warning at ex.v(2753): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2769) " "Warning (10230): Verilog HDL assignment warning at ex.v(2769): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2765) " "Warning (10230): Verilog HDL assignment warning at ex.v(2765): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2781) " "Warning (10230): Verilog HDL assignment warning at ex.v(2781): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2777) " "Warning (10230): Verilog HDL assignment warning at ex.v(2777): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2793) " "Warning (10230): Verilog HDL assignment warning at ex.v(2793): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2789) " "Warning (10230): Verilog HDL assignment warning at ex.v(2789): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2805) " "Warning (10230): Verilog HDL assignment warning at ex.v(2805): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2801) " "Warning (10230): Verilog HDL assignment warning at ex.v(2801): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2817) " "Warning (10230): Verilog HDL assignment warning at ex.v(2817): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2813) " "Warning (10230): Verilog HDL assignment warning at ex.v(2813): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2829) " "Warning (10230): Verilog HDL assignment warning at ex.v(2829): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2825) " "Warning (10230): Verilog HDL assignment warning at ex.v(2825): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2841) " "Warning (10230): Verilog HDL assignment warning at ex.v(2841): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2837) " "Warning (10230): Verilog HDL assignment warning at ex.v(2837): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2853) " "Warning (10230): Verilog HDL assignment warning at ex.v(2853): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2849) " "Warning (10230): Verilog HDL assignment warning at ex.v(2849): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2865) " "Warning (10230): Verilog HDL assignment warning at ex.v(2865): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2861) " "Warning (10230): Verilog HDL assignment warning at ex.v(2861): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2877) " "Warning (10230): Verilog HDL assignment warning at ex.v(2877): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2873) " "Warning (10230): Verilog HDL assignment warning at ex.v(2873): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2889) " "Warning (10230): Verilog HDL assignment warning at ex.v(2889): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2885) " "Warning (10230): Verilog HDL assignment warning at ex.v(2885): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ex.v(2511) " "Warning (10762): Verilog HDL Case Statement warning at ex.v(2511): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2511 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2940) " "Warning (10230): Verilog HDL assignment warning at ex.v(2940): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2936) " "Warning (10230): Verilog HDL assignment warning at ex.v(2936): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2952) " "Warning (10230): Verilog HDL assignment warning at ex.v(2952): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2948) " "Warning (10230): Verilog HDL assignment warning at ex.v(2948): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2964) " "Warning (10230): Verilog HDL assignment warning at ex.v(2964): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2960) " "Warning (10230): Verilog HDL assignment warning at ex.v(2960): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2976) " "Warning (10230): Verilog HDL assignment warning at ex.v(2976): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2972) " "Warning (10230): Verilog HDL assignment warning at ex.v(2972): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2988) " "Warning (10230): Verilog HDL assignment warning at ex.v(2988): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2984) " "Warning (10230): Verilog HDL assignment warning at ex.v(2984): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3000) " "Warning (10230): Verilog HDL assignment warning at ex.v(3000): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(2996) " "Warning (10230): Verilog HDL assignment warning at ex.v(2996): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3012) " "Warning (10230): Verilog HDL assignment warning at ex.v(3012): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3008) " "Warning (10230): Verilog HDL assignment warning at ex.v(3008): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3024) " "Warning (10230): Verilog HDL assignment warning at ex.v(3024): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3020) " "Warning (10230): Verilog HDL assignment warning at ex.v(3020): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3036) " "Warning (10230): Verilog HDL assignment warning at ex.v(3036): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3032) " "Warning (10230): Verilog HDL assignment warning at ex.v(3032): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3048) " "Warning (10230): Verilog HDL assignment warning at ex.v(3048): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3044) " "Warning (10230): Verilog HDL assignment warning at ex.v(3044): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3060) " "Warning (10230): Verilog HDL assignment warning at ex.v(3060): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3056) " "Warning (10230): Verilog HDL assignment warning at ex.v(3056): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3072) " "Warning (10230): Verilog HDL assignment warning at ex.v(3072): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3068) " "Warning (10230): Verilog HDL assignment warning at ex.v(3068): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3084) " "Warning (10230): Verilog HDL assignment warning at ex.v(3084): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3080) " "Warning (10230): Verilog HDL assignment warning at ex.v(3080): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3096) " "Warning (10230): Verilog HDL assignment warning at ex.v(3096): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3092) " "Warning (10230): Verilog HDL assignment warning at ex.v(3092): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3108) " "Warning (10230): Verilog HDL assignment warning at ex.v(3108): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3104) " "Warning (10230): Verilog HDL assignment warning at ex.v(3104): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3120) " "Warning (10230): Verilog HDL assignment warning at ex.v(3120): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3116) " "Warning (10230): Verilog HDL assignment warning at ex.v(3116): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3132) " "Warning (10230): Verilog HDL assignment warning at ex.v(3132): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3128) " "Warning (10230): Verilog HDL assignment warning at ex.v(3128): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3144) " "Warning (10230): Verilog HDL assignment warning at ex.v(3144): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3140) " "Warning (10230): Verilog HDL assignment warning at ex.v(3140): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3156) " "Warning (10230): Verilog HDL assignment warning at ex.v(3156): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3152) " "Warning (10230): Verilog HDL assignment warning at ex.v(3152): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3168) " "Warning (10230): Verilog HDL assignment warning at ex.v(3168): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3164) " "Warning (10230): Verilog HDL assignment warning at ex.v(3164): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3180) " "Warning (10230): Verilog HDL assignment warning at ex.v(3180): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3176) " "Warning (10230): Verilog HDL assignment warning at ex.v(3176): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3192) " "Warning (10230): Verilog HDL assignment warning at ex.v(3192): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3188) " "Warning (10230): Verilog HDL assignment warning at ex.v(3188): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3204) " "Warning (10230): Verilog HDL assignment warning at ex.v(3204): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3200) " "Warning (10230): Verilog HDL assignment warning at ex.v(3200): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3216) " "Warning (10230): Verilog HDL assignment warning at ex.v(3216): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3212) " "Warning (10230): Verilog HDL assignment warning at ex.v(3212): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3228) " "Warning (10230): Verilog HDL assignment warning at ex.v(3228): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3224) " "Warning (10230): Verilog HDL assignment warning at ex.v(3224): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3240) " "Warning (10230): Verilog HDL assignment warning at ex.v(3240): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3236) " "Warning (10230): Verilog HDL assignment warning at ex.v(3236): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3252) " "Warning (10230): Verilog HDL assignment warning at ex.v(3252): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3248) " "Warning (10230): Verilog HDL assignment warning at ex.v(3248): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3264) " "Warning (10230): Verilog HDL assignment warning at ex.v(3264): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3260) " "Warning (10230): Verilog HDL assignment warning at ex.v(3260): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3276) " "Warning (10230): Verilog HDL assignment warning at ex.v(3276): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3272) " "Warning (10230): Verilog HDL assignment warning at ex.v(3272): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3288) " "Warning (10230): Verilog HDL assignment warning at ex.v(3288): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3284) " "Warning (10230): Verilog HDL assignment warning at ex.v(3284): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3300) " "Warning (10230): Verilog HDL assignment warning at ex.v(3300): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3296) " "Warning (10230): Verilog HDL assignment warning at ex.v(3296): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3312) " "Warning (10230): Verilog HDL assignment warning at ex.v(3312): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3308) " "Warning (10230): Verilog HDL assignment warning at ex.v(3308): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ex.v(2934) " "Warning (10762): Verilog HDL Case Statement warning at ex.v(2934): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 2934 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(3347) " "Warning (10230): Verilog HDL assignment warning at ex.v(3347): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(3352) " "Warning (10230): Verilog HDL assignment warning at ex.v(3352): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(3357) " "Warning (10230): Verilog HDL assignment warning at ex.v(3357): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex.v(3362) " "Warning (10230): Verilog HDL assignment warning at ex.v(3362): truncated value with size 32 to match size of target (1)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3483) " "Warning (10230): Verilog HDL assignment warning at ex.v(3483): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3496) " "Warning (10230): Verilog HDL assignment warning at ex.v(3496): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ex.v(3497) " "Warning (10230): Verilog HDL assignment warning at ex.v(3497): truncated value with size 32 to match size of target (8)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ex.v(3435) " "Warning (10272): Verilog HDL Case Statement warning at ex.v(3435): case item expression covers a value already covered by a previous case item" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3435 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ex.v(3439) " "Warning (10272): Verilog HDL Case Statement warning at ex.v(3439): case item expression covers a value already covered by a previous case item" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3439 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ex.v(3550) " "Info (10264): Verilog HDL Case Statement information at ex.v(3550): all case item expressions in this case statement are onehot" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(3598) " "Warning (10270): Verilog HDL Case Statement warning at ex.v(3598): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 3598 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jmpres ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"jmpres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jmp_addr ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"jmp_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jmp_fl ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"jmp_fl\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_j_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"mem_addr_j_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_j_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"mem_data_j_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zf ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"zf\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "of ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"of\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sf ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"sf\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cf ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"cf\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pf ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"pf\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithres ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"arithres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_val ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"reg_val\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_fl ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"reg_fl\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_aluop ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"reg_aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_alusel ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"reg_alusel\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_dest_addr_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"reg_dest_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_div_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"start_div_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithres64 ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"arithres64\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "div_aluop_t ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"div_aluop_t\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"cnt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveres ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"moveres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"mem_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ss ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"ss\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftres ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"shiftres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sysres ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"sysres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ebp ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"ebp\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "esp ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"esp\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ds ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"ds\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp_no ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"exp_no\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "expres ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"expres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_eflag ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"reg_eflag\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ex_w_reg64_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"ex_w_reg64_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "div_s_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"div_s_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "div_b_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"div_b_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"stallreq\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp_retpc ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"exp_retpc\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wd_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"wd_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreg_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"wreg_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(156) " "Warning (10240): Verilog HDL Always Construct warning at ex.v(156): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ex_idt_o ex.v(72) " "Warning (10034): Output port \"ex_idt_o\" at ex.v(72) has no driver" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ex_gdt_o ex.v(73) " "Warning (10034): Output port \"ex_gdt_o\" at ex.v(73) has no driver" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ex_ldt_o ex.v(74) " "Warning (10034): Output port \"ex_ldt_o\" at ex.v(74) has no driver" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ex_tr_o ex.v(75) " "Warning (10034): Output port \"ex_tr_o\" at ex.v(75) has no driver" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(222) " "Info (10041): Inferred latch for \"wdata_o\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreg_o ex.v(222) " "Info (10041): Inferred latch for \"wreg_o\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"wd_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"wd_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"wd_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"wd_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"wd_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[0\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[1\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[2\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[3\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[4\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[5\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[6\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[7\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[8\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[9\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[10\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[11\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[12\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[13\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[14\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[15\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[16\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[17\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[18\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[19\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[20\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[21\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[22\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[23\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[24\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[25\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[26\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[27\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[28\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[29\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[30\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_retpc\[31\] ex.v(222) " "Info (10041): Inferred latch for \"exp_retpc\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq ex.v(222) " "Info (10041): Inferred latch for \"stallreq\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[5\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[6\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[7\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[8\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[9\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[10\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[11\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[12\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[13\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[14\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[15\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[16\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[17\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[18\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[19\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[20\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[21\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[22\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[23\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[24\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[25\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[26\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[27\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[28\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[29\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[30\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_b_o\[31\] ex.v(222) " "Info (10041): Inferred latch for \"div_b_o\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[5\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[6\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[7\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[8\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[9\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[10\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[11\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[12\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[13\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[14\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[15\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[16\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[17\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[18\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[19\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[20\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[21\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[22\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[23\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[24\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[25\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[26\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[27\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[28\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[29\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[30\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_s_o\[31\] ex.v(222) " "Info (10041): Inferred latch for \"div_s_o\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_w_reg64_o ex.v(222) " "Info (10041): Inferred latch for \"ex_w_reg64_o\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[0\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[1\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[2\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[3\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[4\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[5\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[6\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[7\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[8\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[9\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[10\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[11\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[12\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[13\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[14\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[15\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[16\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[17\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[18\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[19\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[20\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[21\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[22\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[23\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[24\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[25\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[26\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[27\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[28\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[29\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[30\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_eflag\[31\] ex.v(222) " "Info (10041): Inferred latch for \"reg_eflag\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[0\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[1\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[2\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[3\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[4\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[5\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[6\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[7\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[8\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[9\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[10\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[11\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[12\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[13\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[14\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[15\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[16\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[17\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[18\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[19\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[20\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[21\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[22\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[23\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[24\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[25\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[26\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[27\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[28\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[29\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[30\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expres\[31\] ex.v(222) " "Info (10041): Inferred latch for \"expres\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[0\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[1\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[2\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[3\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[4\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[5\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[6\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_no\[7\] ex.v(222) " "Info (10041): Inferred latch for \"exp_no\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[0\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[1\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[2\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[3\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[4\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[5\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[6\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[7\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[8\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[9\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[10\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[11\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[12\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[13\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[14\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[15\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[16\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[17\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[18\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[19\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[20\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[21\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[22\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[23\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[24\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[25\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[26\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[27\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[28\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[29\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[30\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ds\[31\] ex.v(222) " "Info (10041): Inferred latch for \"ds\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[0\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[1\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[2\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[3\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[4\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[5\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[6\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[7\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[8\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[9\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[10\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[11\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[12\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[13\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[14\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[15\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[16\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[17\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[18\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[19\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[20\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[21\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[22\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[23\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[24\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[25\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[26\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[27\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[28\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[29\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[30\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sysres\[31\] ex.v(222) " "Info (10041): Inferred latch for \"sysres\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[0\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[1\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[2\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[3\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[4\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[5\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[6\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[7\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[8\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[9\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[10\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[11\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[12\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[13\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[14\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[15\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[16\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[17\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[18\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[19\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[20\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[21\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[22\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[23\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[24\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[25\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[26\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[27\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[28\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[29\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[30\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftres\[31\] ex.v(222) " "Info (10041): Inferred latch for \"shiftres\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[0\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[1\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[2\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[3\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[4\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[5\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[6\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[7\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[8\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[9\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[10\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[11\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[12\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[13\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[14\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[15\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[16\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[17\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[18\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[19\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[20\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[21\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[22\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[23\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[24\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[25\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[26\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[27\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[28\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[29\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[30\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss\[31\] ex.v(222) " "Info (10041): Inferred latch for \"ss\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[5\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[6\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[7\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[8\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[9\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[10\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[11\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[12\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[13\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[14\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[15\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[16\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[17\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[18\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[19\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[20\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[21\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[22\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[23\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[24\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[25\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[26\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[27\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[28\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[29\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[30\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_o\[31\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_o\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_o\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[0\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[1\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[2\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[3\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[4\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[5\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[6\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[7\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[8\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[9\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[10\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[11\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[12\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[13\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[14\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[15\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[16\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[17\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[18\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[19\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[20\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[21\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[22\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[23\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[24\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[25\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[26\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[27\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[28\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[29\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[30\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[31\] ex.v(222) " "Info (10041): Inferred latch for \"moveres\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(222) " "Info (10041): Inferred latch for \"logicout\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"cnt_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"cnt_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_aluop_t.00011011 ex.v(222) " "Info (10041): Inferred latch for \"div_aluop_t.00011011\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_aluop_t.00011010 ex.v(222) " "Info (10041): Inferred latch for \"div_aluop_t.00011010\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_aluop_t.00011001 ex.v(222) " "Info (10041): Inferred latch for \"div_aluop_t.00011001\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_aluop_t.00000000 ex.v(222) " "Info (10041): Inferred latch for \"div_aluop_t.00000000\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_div_o ex.v(222) " "Info (10041): Inferred latch for \"start_div_o\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest_addr_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"reg_dest_addr_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest_addr_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"reg_dest_addr_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest_addr_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"reg_dest_addr_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest_addr_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"reg_dest_addr_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest_addr_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"reg_dest_addr_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alusel\[0\] ex.v(222) " "Info (10041): Inferred latch for \"reg_alusel\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alusel\[1\] ex.v(222) " "Info (10041): Inferred latch for \"reg_alusel\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_alusel\[2\] ex.v(222) " "Info (10041): Inferred latch for \"reg_alusel\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[0\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[1\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[2\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[3\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[4\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[5\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[6\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_aluop\[7\] ex.v(222) " "Info (10041): Inferred latch for \"reg_aluop\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_fl ex.v(222) " "Info (10041): Inferred latch for \"reg_fl\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[0\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[1\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[2\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[3\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[4\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[5\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[6\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[7\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[8\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[9\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[10\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[11\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[12\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[13\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[14\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[15\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[16\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[17\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[18\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[19\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[20\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[21\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[22\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[23\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[24\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[25\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[26\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[27\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[28\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[29\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[30\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_val\[31\] ex.v(222) " "Info (10041): Inferred latch for \"reg_val\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[0\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[1\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[2\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[3\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[4\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[5\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[6\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[7\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[8\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[9\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[10\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[11\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[12\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[13\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[14\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[15\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[16\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[17\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[18\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[19\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[20\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[21\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[22\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[23\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[24\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[25\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[26\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[27\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[28\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[29\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[30\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithres\[31\] ex.v(222) " "Info (10041): Inferred latch for \"arithres\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf ex.v(222) " "Info (10041): Inferred latch for \"cf\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "of ex.v(222) " "Info (10041): Inferred latch for \"of\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[5\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[6\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[7\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[8\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[9\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[10\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[11\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[12\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[13\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[14\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[15\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[16\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[17\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[18\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[19\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[20\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[21\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[22\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[23\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[24\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[25\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[26\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[27\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[28\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[29\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[30\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_j_o\[31\] ex.v(222) " "Info (10041): Inferred latch for \"mem_data_j_o\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[0\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[1\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[2\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[3\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[4\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[5\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[6\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[7\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[8\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[9\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[10\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[11\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[12\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[13\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[14\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[15\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[16\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[17\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[18\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[19\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[20\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[21\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[22\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[23\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[24\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[25\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[26\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[27\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[28\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[29\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[30\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_j_o\[31\] ex.v(222) " "Info (10041): Inferred latch for \"mem_addr_j_o\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_fl ex.v(222) " "Info (10041): Inferred latch for \"jmp_fl\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[0\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[1\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[2\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[3\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[4\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[5\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[6\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[7\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[8\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[9\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[10\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[11\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[12\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[13\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[14\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[15\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[16\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[17\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[18\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[19\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[20\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[21\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[22\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[23\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[24\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[25\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[26\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[27\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[28\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[29\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[30\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp_addr\[31\] ex.v(222) " "Info (10041): Inferred latch for \"jmp_addr\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[0\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[0\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[1\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[1\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[2\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[2\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[3\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[3\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[4\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[4\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[5\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[5\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[6\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[6\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[7\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[7\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[8\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[8\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[9\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[9\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[10\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[10\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[11\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[11\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[12\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[12\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[13\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[13\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[14\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[14\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[15\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[15\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[16\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[16\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[17\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[17\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[18\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[18\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[19\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[19\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[20\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[20\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[21\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[21\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[22\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[22\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[23\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[23\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[24\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[24\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[25\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[25\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[26\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[26\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[27\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[27\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[28\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[28\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[29\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[29\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[30\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[30\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmpres\[31\] ex.v(222) " "Info (10041): Inferred latch for \"jmpres\[31\]\" at ex.v(222)" {  } { { "ex.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/ex.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Info: Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 381 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Info: Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wd_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"wd_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreg_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"wreg_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ret_addr mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"ret_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ret_fl mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"ret_fl\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_mem_w_reg64_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"m_mem_w_reg64_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_data mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"temp_data\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_exp_fl mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"mem_exp_fl\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_exp_pc_to_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"mem_exp_pc_to_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_we64 mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_we64\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_sel64 mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_sel64\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_ce mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_ce\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_flg64 mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_flg64\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_addr mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_data_o64 mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_data_o64\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_mem_tr_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"m_mem_tr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_mem_gdt_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"m_mem_gdt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_mem_idt_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"m_mem_idt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_we mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_we\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_sel mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dm_data_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"dm_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_mem_ldt_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"m_mem_ldt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_exp_retaddr_o mem.v(76) " "Warning (10240): Verilog HDL Always Construct warning at mem.v(76): inferring latch(es) for variable \"mem_exp_retaddr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_retaddr_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_retaddr_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[32\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[32\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[33\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[33\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[34\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[34\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[35\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[35\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[36\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[36\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[37\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[37\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[38\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[38\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[39\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[39\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[40\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[40\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[41\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[41\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[42\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[42\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[43\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[43\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[44\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[44\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[45\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[45\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[46\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[46\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[47\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[47\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[48\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[48\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[49\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[49\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[50\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[50\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[51\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[51\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[52\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[52\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[53\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[53\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[54\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[54\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[55\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[55\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[56\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[56\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[57\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[57\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[58\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[58\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[59\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[59\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[60\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[60\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[61\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[61\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[62\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[62\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_ldt_o\[63\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_ldt_o\[63\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel\[0\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel\[1\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel\[2\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel\[3\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_we mem.v(90) " "Info (10041): Inferred latch for \"dm_we\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[32\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[32\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[33\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[33\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[34\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[34\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[35\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[35\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[36\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[36\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[37\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[37\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[38\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[38\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[39\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[39\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[40\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[40\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[41\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[41\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[42\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[42\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[43\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[43\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[44\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[44\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[45\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[45\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[46\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[46\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[47\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[47\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[48\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[48\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[49\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[49\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[50\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[50\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[51\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[51\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[52\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[52\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[53\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[53\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[54\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[54\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[55\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[55\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[56\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[56\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[57\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[57\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[58\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[58\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[59\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[59\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[60\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[60\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[61\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[61\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[62\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[62\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_idt_o\[63\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_idt_o\[63\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[32\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[32\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[33\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[33\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[34\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[34\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[35\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[35\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[36\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[36\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[37\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[37\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[38\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[38\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[39\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[39\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[40\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[40\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[41\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[41\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[42\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[42\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[43\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[43\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[44\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[44\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[45\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[45\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[46\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[46\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[47\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[47\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[48\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[48\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[49\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[49\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[50\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[50\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[51\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[51\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[52\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[52\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[53\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[53\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[54\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[54\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[55\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[55\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[56\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[56\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[57\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[57\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[58\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[58\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[59\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[59\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[60\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[60\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[61\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[61\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[62\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[62\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_gdt_o\[63\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_gdt_o\[63\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[32\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[32\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[33\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[33\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[34\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[34\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[35\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[35\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[36\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[36\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[37\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[37\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[38\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[38\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[39\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[39\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[40\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[40\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[41\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[41\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[42\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[42\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[43\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[43\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[44\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[44\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[45\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[45\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[46\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[46\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[47\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[47\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[48\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[48\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[49\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[49\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[50\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[50\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[51\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[51\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[52\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[52\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[53\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[53\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[54\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[54\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[55\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[55\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[56\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[56\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[57\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[57\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[58\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[58\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[59\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[59\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[60\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[60\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[61\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[61\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[62\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[62\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_tr_o\[63\] mem.v(90) " "Info (10041): Inferred latch for \"m_mem_tr_o\[63\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[0\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[1\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[2\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[3\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[4\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[5\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[6\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[7\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[8\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[9\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[10\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[11\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[12\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[13\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[14\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[15\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[16\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[17\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[18\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[19\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[20\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[21\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[22\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[23\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[24\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[25\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[26\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[27\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[28\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[29\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[30\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[31\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[32\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[32\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[33\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[33\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[34\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[34\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[35\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[35\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[36\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[36\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[37\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[37\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[38\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[38\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[39\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[39\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[40\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[40\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[41\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[41\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[42\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[42\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[43\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[43\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[44\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[44\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[45\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[45\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[46\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[46\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[47\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[47\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[48\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[48\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[49\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[49\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[50\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[50\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[51\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[51\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[52\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[52\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[53\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[53\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[54\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[54\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[55\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[55\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[56\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[56\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[57\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[57\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[58\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[58\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[59\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[59\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[60\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[60\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[61\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[61\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[62\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[62\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_data_o64\[63\] mem.v(90) " "Info (10041): Inferred latch for \"dm_data_o64\[63\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[0\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[1\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[2\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[3\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[4\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[5\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[6\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[7\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[8\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[9\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[10\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[11\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[12\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[13\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[14\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[15\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[16\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[17\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[18\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[19\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[20\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[21\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[22\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[23\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[24\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[25\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[26\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[27\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[28\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[29\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[30\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_addr\[31\] mem.v(90) " "Info (10041): Inferred latch for \"dm_addr\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_flg64 mem.v(90) " "Info (10041): Inferred latch for \"dm_flg64\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_ce mem.v(90) " "Info (10041): Inferred latch for \"dm_ce\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[0\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[1\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[2\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[3\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[4\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[5\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[6\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_sel64\[7\] mem.v(90) " "Info (10041): Inferred latch for \"dm_sel64\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dm_we64 mem.v(90) " "Info (10041): Inferred latch for \"dm_we64\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_pc_to_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_pc_to_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_exp_fl mem.v(90) " "Info (10041): Inferred latch for \"mem_exp_fl\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_w_reg64_o mem.v(90) " "Info (10041): Inferred latch for \"m_mem_w_reg64_o\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_fl mem.v(90) " "Info (10041): Inferred latch for \"ret_fl\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[0\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[1\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[2\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[3\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[4\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[5\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[6\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[7\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[8\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[9\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[10\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[11\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[12\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[13\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[14\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[15\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[16\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[17\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[18\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[19\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[20\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[21\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[22\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[23\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[24\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[25\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[26\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[27\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[28\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[29\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[30\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ret_addr\[31\] mem.v(90) " "Info (10041): Inferred latch for \"ret_addr\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[5\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[6\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[7\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[8\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[9\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[10\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[11\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[12\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[13\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[14\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[15\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[16\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[17\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[18\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[19\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[20\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[21\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[22\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[23\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[24\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[25\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[26\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[27\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[28\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[29\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[30\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] mem.v(90) " "Info (10041): Inferred latch for \"wdata_o\[31\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreg_o mem.v(90) " "Info (10041): Inferred latch for \"wreg_o\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[0\] mem.v(90) " "Info (10041): Inferred latch for \"wd_o\[0\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[1\] mem.v(90) " "Info (10041): Inferred latch for \"wd_o\[1\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[2\] mem.v(90) " "Info (10041): Inferred latch for \"wd_o\[2\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[3\] mem.v(90) " "Info (10041): Inferred latch for \"wd_o\[3\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd_o\[4\] mem.v(90) " "Info (10041): Inferred latch for \"wd_o\[4\]\" at mem.v(90)" {  } { { "mem.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/mem.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Info: Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Info: Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Info: Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 473 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 div.v(60) " "Warning (10230): Verilog HDL assignment warning at div.v(60): truncated value with size 64 to match size of target (32)" {  } { { "div.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/div.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 div.v(80) " "Warning (10230): Verilog HDL assignment warning at div.v(80): truncated value with size 64 to match size of target (32)" {  } { { "div.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/div.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys64b_reg openmips:openmips0\|sys64b_reg:sys64b_reg0 " "Info: Elaborating entity \"sys64b_reg\" for hierarchy \"openmips:openmips0\|sys64b_reg:sys64b_reg0\"" {  } { { "openmips.v" "sys64b_reg0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expt openmips:openmips0\|expt:expt0 " "Info: Elaborating entity \"expt\" for hierarchy \"openmips:openmips0\|expt:expt0\"" {  } { { "openmips.v" "expt0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 500 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compare_o expt.v(23) " "Warning (10036): Verilog HDL or VHDL warning at expt.v(23): object \"compare_o\" assigned a value but never read" {  } { { "expt.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/expt.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C8259A openmips:openmips0\|C8259A:C8259A0 " "Info: Elaborating entity \"C8259A\" for hierarchy \"openmips:openmips0\|C8259A:C8259A0\"" {  } { { "openmips.v" "C8259A0" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 508 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 C8259A.v(17) " "Warning (10230): Verilog HDL assignment warning at C8259A.v(17): truncated value with size 32 to match size of target (16)" {  } { { "C8259A.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/C8259A.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if openmips:openmips0\|bus_if:dbus_if " "Info: Elaborating entity \"bus_if\" for hierarchy \"openmips:openmips0\|bus_if:dbus_if\"" {  } { { "openmips.v" "dbus_if" { Text "C:/user/dcpu_1/project/2002/dcpu/openmips.v" 539 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_data_o bus_if.v(103) " "Warning (10240): Verilog HDL Always Construct warning at bus_if.v(103): inferring latch(es) for variable \"cpu_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[0\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[0\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[1\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[1\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[2\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[2\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[3\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[3\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[4\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[4\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[5\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[5\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[6\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[6\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[7\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[7\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[8\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[8\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[9\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[9\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[10\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[10\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[11\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[11\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[12\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[12\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[13\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[13\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[14\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[14\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[15\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[15\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[16\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[16\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[17\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[17\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[18\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[18\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[19\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[19\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[20\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[20\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[21\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[21\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[22\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[22\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[23\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[23\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[24\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[24\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[25\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[25\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[26\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[26\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[27\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[27\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[28\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[28\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[29\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[29\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[30\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[30\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[31\] bus_if.v(107) " "Info (10041): Inferred latch for \"cpu_data_o\[31\]\" at bus_if.v(107)" {  } { { "bus_if.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_if.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:gpio_top0 " "Info: Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:gpio_top0\"" {  } { { "dcpu.v" "gpio_top0" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top0 " "Info: Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top0\"" {  } { { "dcpu.v" "uart_top0" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_top:uart_top0\|uart_ctrl:uart_ctrl " "Info: Elaborating entity \"uart_ctrl\" for hierarchy \"uart_top:uart_top0\|uart_ctrl:uart_ctrl\"" {  } { { "uart_top.v" "uart_ctrl" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_top.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_top:uart_top0\|uart_tx:uart_tx " "Info: Elaborating entity \"uart_tx\" for hierarchy \"uart_top:uart_top0\|uart_tx:uart_tx\"" {  } { { "uart_top.v" "uart_tx" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_top.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(35) " "Warning (10230): Verilog HDL assignment warning at uart_tx.v(35): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_tx.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_tx.v(62) " "Warning (10272): Verilog HDL Case Statement warning at uart_tx.v(62): case item expression covers a value already covered by a previous case item" {  } { { "uart_tx.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_tx.v" 62 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.v(56) " "Info (10264): Verilog HDL Case Statement information at uart_tx.v(56): all case item expressions in this case statement are onehot" {  } { { "uart_tx.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_tx.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_top:uart_top0\|uart_rx:uart_rx " "Info: Elaborating entity \"uart_rx\" for hierarchy \"uart_top:uart_top0\|uart_rx:uart_rx\"" {  } { { "uart_top.v" "uart_rx" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_top.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(33) " "Warning (10230): Verilog HDL assignment warning at uart_rx.v(33): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_rx.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(55) " "Warning (10230): Verilog HDL assignment warning at uart_rx.v(55): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/uart_rx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_top flash_top:flash_top0 " "Info: Elaborating entity \"flash_top\" for hierarchy \"flash_top:flash_top0\"" {  } { { "dcpu.v" "flash_top0" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr flash_top.v(26) " "Warning (10036): Verilog HDL or VHDL warning at flash_top.v(26): object \"wr\" assigned a value but never read" {  } { { "flash_top.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/flash_top.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_top bus_top:bus_top0 " "Info: Elaborating entity \"bus_top\" for hierarchy \"bus_top:bus_top0\"" {  } { { "dcpu.v" "bus_top0" { Text "C:/user/dcpu_1/project/2002/dcpu/dcpu.v" 347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_dec bus_top:bus_top0\|bus_dec:bus_dec0 " "Info: Elaborating entity \"bus_dec\" for hierarchy \"bus_top:bus_top0\|bus_dec:bus_dec0\"" {  } { { "bus_top.v" "bus_dec0" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_top.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_ctrl bus_top:bus_top0\|bus_ctrl:bus_ctrl0 " "Info: Elaborating entity \"bus_ctrl\" for hierarchy \"bus_top:bus_top0\|bus_ctrl:bus_ctrl0\"" {  } { { "bus_top.v" "bus_ctrl0" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_top.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bus_ctrl.v(36) " "Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(36): case item expression never matches the case expression" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bus_ctrl.v(40) " "Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(40): case item expression never matches the case expression" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(52) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(52): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(57) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(57): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(59) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(59): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(61) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(61): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(63) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(63): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(69) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(69): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(71) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(71): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(73) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(73): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 bus_ctrl.v(75) " "Warning (10230): Verilog HDL assignment warning at bus_ctrl.v(75): truncated value with size 2 to match size of target (1)" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bus_ctrl.v(79) " "Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(79): case item expression never matches the case expression" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 79 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "bus_ctrl.v(91) " "Warning (10199): Verilog HDL Case Statement warning at bus_ctrl.v(91): case item expression never matches the case expression" {  } { { "bus_ctrl.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_ctrl.v" 91 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_master bus_top:bus_top0\|bus_master:bus_master0 " "Info: Elaborating entity \"bus_master\" for hierarchy \"bus_top:bus_top0\|bus_master:bus_master0\"" {  } { { "bus_top.v" "bus_master0" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_top.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_slave bus_top:bus_top0\|bus_slave:bus_slave0 " "Info: Elaborating entity \"bus_slave\" for hierarchy \"bus_top:bus_top0\|bus_slave:bus_slave0\"" {  } { { "bus_top.v" "bus_slave0" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_top.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_data_o bus_slave.v(42) " "Warning (10240): Verilog HDL Always Construct warning at bus_slave.v(42): inferring latch(es) for variable \"s_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[0\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[0\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[1\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[1\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[2\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[2\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[3\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[3\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[4\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[4\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[5\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[5\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[6\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[6\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[7\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[7\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[8\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[8\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[9\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[9\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[10\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[10\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[11\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[11\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[12\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[12\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[13\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[13\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[14\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[14\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[15\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[15\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[16\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[16\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[17\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[17\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[18\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[18\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[19\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[19\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[20\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[20\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[21\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[21\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[22\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[22\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[23\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[23\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[24\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[24\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[25\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[25\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[26\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[26\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[27\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[27\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[28\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[28\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[29\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[29\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[30\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[30\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data_o\[31\] bus_slave.v(45) " "Info (10041): Inferred latch for \"s_data_o\[31\]\" at bus_slave.v(45)" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[0\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[0\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[1\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[1\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[2\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[2\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[3\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[3\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[4\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[4\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[5\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[5\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[6\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[6\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[7\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[7\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[8\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[8\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[9\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[9\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[10\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[10\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[11\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[11\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[12\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[12\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[13\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[13\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[14\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[14\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[15\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[15\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[16\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[16\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[17\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[17\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[18\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[18\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[19\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[19\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[20\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[20\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[21\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[21\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[22\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[22\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[23\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[23\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[24\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[24\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[25\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[25\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[26\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[26\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[27\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[27\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[28\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[28\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[29\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[29\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[30\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[30\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[31\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[31\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[31\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[31\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[30\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[30\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[29\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[29\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[28\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[28\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[27\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[27\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[25\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[25\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[26\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[26\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[24\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[24\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[23\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[23\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[21\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[21\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[22\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[22\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[20\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[20\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[19\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[19\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[17\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[17\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[18\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[18\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[16\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[16\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[15\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[15\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[13\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[13\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[14\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[14\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[12\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[12\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[11\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[11\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[9\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[9\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[10\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[10\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[8\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[8\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[7\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[7\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[5\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[5\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[6\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[6\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[4\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[4\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[3\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[3\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[1\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[1\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[2\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[2\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[0\] " "Warning: LATCH primitive \"bus_top:bus_top0\|bus_slave:bus_slave0\|s_data_o\[0\]\" is permanently enabled" {  } { { "bus_slave.v" "" { Text "C:/user/dcpu_1/project/2002/dcpu/bus_slave.v" 45 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
