module fifo #(
    parameter DATA_WIDTH = 8,
    parameter DEPTH = 16
)(
    input wire clk,
    input wire rst,

    input wire wr_en,
    input wire rd_en,

    input wire [DATA_WIDTH-1:0] din,
    output reg [DATA_WIDTH-1:0] dout,

    output wire full,
    output wire empty
);

reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];

reg [3:0] wr_ptr;
reg [3:0] rd_ptr;
reg [4:0] count;

assign full  = (count == DEPTH);
assign empty = (count == 0);

always @(posedge clk or posedge rst) begin
    if (rst) begin
        wr_ptr <= 0;
        rd_ptr <= 0;
        count  <= 0;
        dout   <= 0;
    end
    else begin

        // WRITE
        if (wr_en && !full) begin
            mem[wr_ptr] <= din;
            wr_ptr <= wr_ptr + 1;
            count <= count + 1;
        end

        // READ
        if (rd_en && !empty) begin
            dout <= mem[rd_ptr];
            rd_ptr <= rd_ptr + 1;
            count <= count - 1;
        end

    end
end

endmodule