property a9;
@(posedge clk) (debug_single_step_i == 1) ##1 (exc_req_d == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a9: assert property(a9);

property a1;
@(posedge clk) (special_req == 0 & dret_insn_i == 0) |=> (instr_valid_clear_o == 0);
endproperty
assert_a1: assert property(a1);

property a18;
@(posedge clk) (ctrl_fsm_cs[0] == 0 & stall_jump_i == 0) ##1 (stall_multdiv_i == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a18: assert property(a18);

property a0;
@(posedge clk) (ctrl_fsm_cs[2] == 0) |=> (instr_valid_clear_o == 0);
endproperty
assert_a0: assert property(a0);

property a13;
@(posedge clk) (instr_valid_i == 0) ##1 (csr_pipe_flush == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a13: assert property(a13);

property a7;
@(posedge clk) (instr_valid_i == 0) ##1 (stall_multdiv_i == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a7: assert property(a7);

property a16;
@(posedge clk) (ctrl_fsm_cs[0] == 0 & dret_insn_i == 1) ##1 (stall_multdiv_i == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a16: assert property(a16);

property a6;
@(posedge clk) (instr_valid_i == 0) ##1 (nmi_mode_q == 0) |-> (instr_valid_clear_o == 0);
endproperty
assert_a6: assert property(a6);

property a17;
@(posedge clk) (ctrl_fsm_cs[0] == 0) ##1 (stall_multdiv_i == 1 & exc_req_lsu == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a17: assert property(a17);

property a15;
@(posedge clk) (instr_valid_i == 0 & debug_mode_d == 1) ##1 (stall == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a15: assert property(a15);

property a3;
@(posedge clk) (exc_req_d == 1 & stall_multdiv_i == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a3: assert property(a3);

property a2;
@(posedge clk) (exc_req_d == 1 & nmi_mode_q == 0) |-> (instr_valid_clear_o == 0);
endproperty
assert_a2: assert property(a2);

property a14;
@(posedge clk) (flush_id == 0 & stall_jump_i == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a14: assert property(a14);

property a12;
@(posedge clk) (flush_id == 0 & stall_branch_i == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a12: assert property(a12);

property a19;
@(posedge clk) (flush_id == 1) |-> (instr_valid_clear_o == 1);
endproperty
assert_a19: assert property(a19);

property a4;
@(posedge clk) (exc_req_d == 1 & ecall_insn == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a4: assert property(a4);

property a8;
@(posedge clk) (exc_req_d == 1 & ebrk_insn == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a8: assert property(a8);

property a5;
@(posedge clk) (halt_if == 0) ##1 (instr_fetch_err == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a5: assert property(a5);

property a10;
@(posedge clk) (flush_id == 0 & instr_fetch_err == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a10: assert property(a10);

property a20;
@(posedge clk) (stall == 0 & instr_valid_i == 0) |-> (instr_valid_clear_o == 1);
endproperty
assert_a20: assert property(a20);

property a11;
@(posedge clk) (flush_id == 0 & wfi_insn == 1) |-> (instr_valid_clear_o == 0);
endproperty
assert_a11: assert property(a11);

