
CMSIS_FreeRTOS_message_processing_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ada0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  0800af50  0800af50  0001af50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b160  0800b160  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b160  0800b160  0001b160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b168  0800b168  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b168  0800b168  0001b168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b16c  0800b16c  0001b16c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          0000938c  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20009400  20009400  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002bbdf  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005806  00000000  00000000  0004bc83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002470  00000000  00000000  00051490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002268  00000000  00000000  00053900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002af32  00000000  00000000  00055b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a1db  00000000  00000000  00080a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f6cf7  00000000  00000000  000aac75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001a196c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a548  00000000  00000000  001a19bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800af38 	.word	0x0800af38

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	0800af38 	.word	0x0800af38

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr

080005a2 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80005a2:	b480      	push	{r7}
 80005a4:	b083      	sub	sp, #12
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6078      	str	r0, [r7, #4]
 80005aa:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
	...

080005c8 <_write>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	b29a      	uxth	r2, r3
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	68b9      	ldr	r1, [r7, #8]
 80005de:	4804      	ldr	r0, [pc, #16]	; (80005f0 <_write+0x28>)
 80005e0:	f005 f9ad 	bl	800593e <HAL_UART_Transmit>
  return len;
 80005e4:	687b      	ldr	r3, [r7, #4]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	20000274 	.word	0x20000274

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b0b2      	sub	sp, #200	; 0xc8
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005fa:	f001 fa47 	bl	8001a8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fe:	f000 f825 	bl	800064c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000602:	f000 fa93 	bl	8000b2c <MX_GPIO_Init>
  MX_CRC_Init();
 8000606:	f000 f88b 	bl	8000720 <MX_CRC_Init>
  MX_DMA2D_Init();
 800060a:	f000 f89d 	bl	8000748 <MX_DMA2D_Init>
  MX_FMC_Init();
 800060e:	f000 fa3d 	bl	8000a8c <MX_FMC_Init>
  MX_I2C3_Init();
 8000612:	f000 f8cb 	bl	80007ac <MX_I2C3_Init>
  MX_LTDC_Init();
 8000616:	f000 f909 	bl	800082c <MX_LTDC_Init>
  MX_SPI5_Init();
 800061a:	f000 f987 	bl	800092c <MX_SPI5_Init>
  MX_TIM1_Init();
 800061e:	f000 f9bb 	bl	8000998 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000622:	f000 fa09 	bl	8000a38 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  char str[200];
  sprintf(str,"hi\n\r");
 8000626:	463b      	mov	r3, r7
 8000628:	4907      	ldr	r1, [pc, #28]	; (8000648 <main+0x54>)
 800062a:	4618      	mov	r0, r3
 800062c:	f009 fc30 	bl	8009e90 <siprintf>
  puts(str);
 8000630:	463b      	mov	r3, r7
 8000632:	4618      	mov	r0, r3
 8000634:	f009 fc14 	bl	8009e60 <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000638:	f006 f9b4 	bl	80069a4 <osKernelInitialize>
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
  tm_main();
 800063c:	f001 f850 	bl	80016e0 <tm_main>
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 8000640:	f006 f9d4 	bl	80069ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000644:	e7fe      	b.n	8000644 <main+0x50>
 8000646:	bf00      	nop
 8000648:	0800af5c 	.word	0x0800af5c

0800064c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b094      	sub	sp, #80	; 0x50
 8000650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000652:	f107 0320 	add.w	r3, r7, #32
 8000656:	2230      	movs	r2, #48	; 0x30
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f009 fa92 	bl	8009b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000660:	f107 030c 	add.w	r3, r7, #12
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000670:	2300      	movs	r3, #0
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	4b28      	ldr	r3, [pc, #160]	; (8000718 <SystemClock_Config+0xcc>)
 8000676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000678:	4a27      	ldr	r2, [pc, #156]	; (8000718 <SystemClock_Config+0xcc>)
 800067a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067e:	6413      	str	r3, [r2, #64]	; 0x40
 8000680:	4b25      	ldr	r3, [pc, #148]	; (8000718 <SystemClock_Config+0xcc>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800068c:	2300      	movs	r3, #0
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	4b22      	ldr	r3, [pc, #136]	; (800071c <SystemClock_Config+0xd0>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000698:	4a20      	ldr	r2, [pc, #128]	; (800071c <SystemClock_Config+0xd0>)
 800069a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b1e      	ldr	r3, [pc, #120]	; (800071c <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ac:	2301      	movs	r3, #1
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b6:	2302      	movs	r3, #2
 80006b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c0:	2304      	movs	r3, #4
 80006c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80006c4:	2348      	movs	r3, #72	; 0x48
 80006c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80006cc:	2303      	movs	r3, #3
 80006ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f003 fd1d 	bl	8004114 <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006e0:	f000 fb46 	bl	8000d70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	2102      	movs	r1, #2
 8000700:	4618      	mov	r0, r3
 8000702:	f003 ff7f 	bl	8004604 <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800070c:	f000 fb30 	bl	8000d70 <Error_Handler>
  }
}
 8000710:	bf00      	nop
 8000712:	3750      	adds	r7, #80	; 0x50
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40007000 	.word	0x40007000

08000720 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_CRC_Init+0x20>)
 8000726:	4a07      	ldr	r2, [pc, #28]	; (8000744 <MX_CRC_Init+0x24>)
 8000728:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_CRC_Init+0x20>)
 800072c:	f001 fad2 	bl	8001cd4 <HAL_CRC_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000736:	f000 fb1b 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	20000090 	.word	0x20000090
 8000744:	40023000 	.word	0x40023000

08000748 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 800074c:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 800074e:	4a16      	ldr	r2, [pc, #88]	; (80007a8 <MX_DMA2D_Init+0x60>)
 8000750:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 8000754:	2200      	movs	r2, #0
 8000756:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000764:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 8000766:	2200      	movs	r2, #0
 8000768:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 800076c:	2200      	movs	r2, #0
 800076e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000770:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 8000772:	2200      	movs	r2, #0
 8000774:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 8000778:	2200      	movs	r2, #0
 800077a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800077c:	4809      	ldr	r0, [pc, #36]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 800077e:	f001 fac5 	bl	8001d0c <HAL_DMA2D_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000788:	f000 faf2 	bl	8000d70 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800078c:	2101      	movs	r1, #1
 800078e:	4805      	ldr	r0, [pc, #20]	; (80007a4 <MX_DMA2D_Init+0x5c>)
 8000790:	f001 fc16 	bl	8001fc0 <HAL_DMA2D_ConfigLayer>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800079a:	f000 fae9 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000098 	.word	0x20000098
 80007a8:	4002b000 	.word	0x4002b000

080007ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80007b0:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <MX_I2C3_Init+0x74>)
 80007b2:	4a1c      	ldr	r2, [pc, #112]	; (8000824 <MX_I2C3_Init+0x78>)
 80007b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80007b6:	4b1a      	ldr	r3, [pc, #104]	; (8000820 <MX_I2C3_Init+0x74>)
 80007b8:	4a1b      	ldr	r2, [pc, #108]	; (8000828 <MX_I2C3_Init+0x7c>)
 80007ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007bc:	4b18      	ldr	r3, [pc, #96]	; (8000820 <MX_I2C3_Init+0x74>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80007c2:	4b17      	ldr	r3, [pc, #92]	; (8000820 <MX_I2C3_Init+0x74>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007c8:	4b15      	ldr	r3, [pc, #84]	; (8000820 <MX_I2C3_Init+0x74>)
 80007ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007ce:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007d0:	4b13      	ldr	r3, [pc, #76]	; (8000820 <MX_I2C3_Init+0x74>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80007d6:	4b12      	ldr	r3, [pc, #72]	; (8000820 <MX_I2C3_Init+0x74>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007dc:	4b10      	ldr	r3, [pc, #64]	; (8000820 <MX_I2C3_Init+0x74>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007e2:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <MX_I2C3_Init+0x74>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80007e8:	480d      	ldr	r0, [pc, #52]	; (8000820 <MX_I2C3_Init+0x74>)
 80007ea:	f002 ff6b 	bl	80036c4 <HAL_I2C_Init>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80007f4:	f000 fabc 	bl	8000d70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007f8:	2100      	movs	r1, #0
 80007fa:	4809      	ldr	r0, [pc, #36]	; (8000820 <MX_I2C3_Init+0x74>)
 80007fc:	f003 f8a6 	bl	800394c <HAL_I2CEx_ConfigAnalogFilter>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000806:	f000 fab3 	bl	8000d70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800080a:	2100      	movs	r1, #0
 800080c:	4804      	ldr	r0, [pc, #16]	; (8000820 <MX_I2C3_Init+0x74>)
 800080e:	f003 f8d9 	bl	80039c4 <HAL_I2CEx_ConfigDigitalFilter>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000818:	f000 faaa 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}
 8000820:	200000d8 	.word	0x200000d8
 8000824:	40005c00 	.word	0x40005c00
 8000828:	000186a0 	.word	0x000186a0

0800082c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08e      	sub	sp, #56	; 0x38
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	2234      	movs	r2, #52	; 0x34
 8000836:	2100      	movs	r1, #0
 8000838:	4618      	mov	r0, r3
 800083a:	f009 f9a3 	bl	8009b84 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800083e:	4b39      	ldr	r3, [pc, #228]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000840:	4a39      	ldr	r2, [pc, #228]	; (8000928 <MX_LTDC_Init+0xfc>)
 8000842:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000844:	4b37      	ldr	r3, [pc, #220]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000846:	2200      	movs	r2, #0
 8000848:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800084a:	4b36      	ldr	r3, [pc, #216]	; (8000924 <MX_LTDC_Init+0xf8>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000850:	4b34      	ldr	r3, [pc, #208]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000856:	4b33      	ldr	r3, [pc, #204]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000858:	2200      	movs	r2, #0
 800085a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 800085c:	4b31      	ldr	r3, [pc, #196]	; (8000924 <MX_LTDC_Init+0xf8>)
 800085e:	2209      	movs	r2, #9
 8000860:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8000862:	4b30      	ldr	r3, [pc, #192]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000864:	2201      	movs	r2, #1
 8000866:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8000868:	4b2e      	ldr	r3, [pc, #184]	; (8000924 <MX_LTDC_Init+0xf8>)
 800086a:	221d      	movs	r2, #29
 800086c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800086e:	4b2d      	ldr	r3, [pc, #180]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000870:	2203      	movs	r2, #3
 8000872:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8000874:	4b2b      	ldr	r3, [pc, #172]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000876:	f240 120d 	movw	r2, #269	; 0x10d
 800087a:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800087c:	4b29      	ldr	r3, [pc, #164]	; (8000924 <MX_LTDC_Init+0xf8>)
 800087e:	f240 1243 	movw	r2, #323	; 0x143
 8000882:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8000884:	4b27      	ldr	r3, [pc, #156]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000886:	f240 1217 	movw	r2, #279	; 0x117
 800088a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 800088c:	4b25      	ldr	r3, [pc, #148]	; (8000924 <MX_LTDC_Init+0xf8>)
 800088e:	f240 1247 	movw	r2, #327	; 0x147
 8000892:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000894:	4b23      	ldr	r3, [pc, #140]	; (8000924 <MX_LTDC_Init+0xf8>)
 8000896:	2200      	movs	r2, #0
 8000898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800089c:	4b21      	ldr	r3, [pc, #132]	; (8000924 <MX_LTDC_Init+0xf8>)
 800089e:	2200      	movs	r2, #0
 80008a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80008a4:	4b1f      	ldr	r3, [pc, #124]	; (8000924 <MX_LTDC_Init+0xf8>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80008ac:	481d      	ldr	r0, [pc, #116]	; (8000924 <MX_LTDC_Init+0xf8>)
 80008ae:	f003 f8c9 	bl	8003a44 <HAL_LTDC_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80008b8:	f000 fa5a 	bl	8000d70 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 80008c0:	23f0      	movs	r3, #240	; 0xf0
 80008c2:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 80008c8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80008cc:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80008ce:	2302      	movs	r3, #2
 80008d0:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80008d2:	23ff      	movs	r3, #255	; 0xff
 80008d4:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80008d6:	2300      	movs	r3, #0
 80008d8:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80008da:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008de:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80008e0:	2307      	movs	r3, #7
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80008e4:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 80008e8:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 80008ea:	23f0      	movs	r3, #240	; 0xf0
 80008ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 80008ee:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80008f2:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2200      	movs	r2, #0
 800090a:	4619      	mov	r1, r3
 800090c:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_LTDC_Init+0xf8>)
 800090e:	f003 fa2b 	bl	8003d68 <HAL_LTDC_ConfigLayer>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8000918:	f000 fa2a 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	3738      	adds	r7, #56	; 0x38
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	2000012c 	.word	0x2000012c
 8000928:	40016800 	.word	0x40016800

0800092c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000930:	4b17      	ldr	r3, [pc, #92]	; (8000990 <MX_SPI5_Init+0x64>)
 8000932:	4a18      	ldr	r2, [pc, #96]	; (8000994 <MX_SPI5_Init+0x68>)
 8000934:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000936:	4b16      	ldr	r3, [pc, #88]	; (8000990 <MX_SPI5_Init+0x64>)
 8000938:	f44f 7282 	mov.w	r2, #260	; 0x104
 800093c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800093e:	4b14      	ldr	r3, [pc, #80]	; (8000990 <MX_SPI5_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <MX_SPI5_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_SPI5_Init+0x64>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000950:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <MX_SPI5_Init+0x64>)
 8000952:	2200      	movs	r2, #0
 8000954:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_SPI5_Init+0x64>)
 8000958:	f44f 7200 	mov.w	r2, #512	; 0x200
 800095c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800095e:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_SPI5_Init+0x64>)
 8000960:	2218      	movs	r2, #24
 8000962:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000964:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <MX_SPI5_Init+0x64>)
 8000966:	2200      	movs	r2, #0
 8000968:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800096a:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_SPI5_Init+0x64>)
 800096c:	2200      	movs	r2, #0
 800096e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000970:	4b07      	ldr	r3, [pc, #28]	; (8000990 <MX_SPI5_Init+0x64>)
 8000972:	2200      	movs	r2, #0
 8000974:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000976:	4b06      	ldr	r3, [pc, #24]	; (8000990 <MX_SPI5_Init+0x64>)
 8000978:	220a      	movs	r2, #10
 800097a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800097c:	4804      	ldr	r0, [pc, #16]	; (8000990 <MX_SPI5_Init+0x64>)
 800097e:	f004 fa87 	bl	8004e90 <HAL_SPI_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000988:	f000 f9f2 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	200001d4 	.word	0x200001d4
 8000994:	40015000 	.word	0x40015000

08000998 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099e:	f107 0308 	add.w	r3, r7, #8
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ac:	463b      	mov	r3, r7
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009b4:	4b1e      	ldr	r3, [pc, #120]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009b6:	4a1f      	ldr	r2, [pc, #124]	; (8000a34 <MX_TIM1_Init+0x9c>)
 80009b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009ba:	4b1d      	ldr	r3, [pc, #116]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c0:	4b1b      	ldr	r3, [pc, #108]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009c6:	4b1a      	ldr	r3, [pc, #104]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ce:	4b18      	ldr	r3, [pc, #96]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009d4:	4b16      	ldr	r3, [pc, #88]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009dc:	2200      	movs	r2, #0
 80009de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009e0:	4813      	ldr	r0, [pc, #76]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009e2:	f004 fade 	bl	8004fa2 <HAL_TIM_Base_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80009ec:	f000 f9c0 	bl	8000d70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	4619      	mov	r1, r3
 80009fc:	480c      	ldr	r0, [pc, #48]	; (8000a30 <MX_TIM1_Init+0x98>)
 80009fe:	f004 fc97 	bl	8005330 <HAL_TIM_ConfigClockSource>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a08:	f000 f9b2 	bl	8000d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a10:	2300      	movs	r3, #0
 8000a12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a14:	463b      	mov	r3, r7
 8000a16:	4619      	mov	r1, r3
 8000a18:	4805      	ldr	r0, [pc, #20]	; (8000a30 <MX_TIM1_Init+0x98>)
 8000a1a:	f004 feb3 	bl	8005784 <HAL_TIMEx_MasterConfigSynchronization>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a24:	f000 f9a4 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a28:	bf00      	nop
 8000a2a:	3718      	adds	r7, #24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	2000022c 	.word	0x2000022c
 8000a34:	40010000 	.word	0x40010000

08000a38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a3c:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a3e:	4a12      	ldr	r2, [pc, #72]	; (8000a88 <MX_USART1_UART_Init+0x50>)
 8000a40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a42:	4b10      	ldr	r3, [pc, #64]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a5c:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a5e:	220c      	movs	r2, #12
 8000a60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a68:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a6e:	4805      	ldr	r0, [pc, #20]	; (8000a84 <MX_USART1_UART_Init+0x4c>)
 8000a70:	f004 ff18 	bl	80058a4 <HAL_UART_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a7a:	f000 f979 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000274 	.word	0x20000274
 8000a88:	40011000 	.word	0x40011000

08000a8c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
 8000aa0:	615a      	str	r2, [r3, #20]
 8000aa2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000aa4:	4b1f      	ldr	r3, [pc, #124]	; (8000b24 <MX_FMC_Init+0x98>)
 8000aa6:	4a20      	ldr	r2, [pc, #128]	; (8000b28 <MX_FMC_Init+0x9c>)
 8000aa8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000aaa:	4b1e      	ldr	r3, [pc, #120]	; (8000b24 <MX_FMC_Init+0x98>)
 8000aac:	2201      	movs	r2, #1
 8000aae:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000ab0:	4b1c      	ldr	r3, [pc, #112]	; (8000b24 <MX_FMC_Init+0x98>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000ab6:	4b1b      	ldr	r3, [pc, #108]	; (8000b24 <MX_FMC_Init+0x98>)
 8000ab8:	2204      	movs	r2, #4
 8000aba:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000abc:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <MX_FMC_Init+0x98>)
 8000abe:	2210      	movs	r2, #16
 8000ac0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000ac2:	4b18      	ldr	r3, [pc, #96]	; (8000b24 <MX_FMC_Init+0x98>)
 8000ac4:	2240      	movs	r2, #64	; 0x40
 8000ac6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000ac8:	4b16      	ldr	r3, [pc, #88]	; (8000b24 <MX_FMC_Init+0x98>)
 8000aca:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000ace:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000ad0:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <MX_FMC_Init+0x98>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000ad6:	4b13      	ldr	r3, [pc, #76]	; (8000b24 <MX_FMC_Init+0x98>)
 8000ad8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000adc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000ade:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <MX_FMC_Init+0x98>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <MX_FMC_Init+0x98>)
 8000ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000aea:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000aec:	2302      	movs	r3, #2
 8000aee:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000af0:	2307      	movs	r3, #7
 8000af2:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000af4:	2304      	movs	r3, #4
 8000af6:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000af8:	2307      	movs	r3, #7
 8000afa:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000afc:	2303      	movs	r3, #3
 8000afe:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000b04:	2302      	movs	r3, #2
 8000b06:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4805      	ldr	r0, [pc, #20]	; (8000b24 <MX_FMC_Init+0x98>)
 8000b0e:	f004 f98b 	bl	8004e28 <HAL_SDRAM_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000b18:	f000 f92a 	bl	8000d70 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000b1c:	bf00      	nop
 8000b1e:	3720      	adds	r7, #32
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	200002b8 	.word	0x200002b8
 8000b28:	a0000140 	.word	0xa0000140

08000b2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08e      	sub	sp, #56	; 0x38
 8000b30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]
 8000b40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	623b      	str	r3, [r7, #32]
 8000b46:	4b7b      	ldr	r3, [pc, #492]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a7a      	ldr	r2, [pc, #488]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b4c:	f043 0304 	orr.w	r3, r3, #4
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b78      	ldr	r3, [pc, #480]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0304 	and.w	r3, r3, #4
 8000b5a:	623b      	str	r3, [r7, #32]
 8000b5c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
 8000b62:	4b74      	ldr	r3, [pc, #464]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	4a73      	ldr	r2, [pc, #460]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b68:	f043 0320 	orr.w	r3, r3, #32
 8000b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6e:	4b71      	ldr	r3, [pc, #452]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	f003 0320 	and.w	r3, r3, #32
 8000b76:	61fb      	str	r3, [r7, #28]
 8000b78:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	61bb      	str	r3, [r7, #24]
 8000b7e:	4b6d      	ldr	r3, [pc, #436]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	4a6c      	ldr	r2, [pc, #432]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b88:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8a:	4b6a      	ldr	r3, [pc, #424]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b92:	61bb      	str	r3, [r7, #24]
 8000b94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
 8000b9a:	4b66      	ldr	r3, [pc, #408]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	4a65      	ldr	r2, [pc, #404]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba6:	4b63      	ldr	r3, [pc, #396]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	613b      	str	r3, [r7, #16]
 8000bb6:	4b5f      	ldr	r3, [pc, #380]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a5e      	ldr	r2, [pc, #376]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bbc:	f043 0302 	orr.w	r3, r3, #2
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b5c      	ldr	r3, [pc, #368]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f003 0302 	and.w	r3, r3, #2
 8000bca:	613b      	str	r3, [r7, #16]
 8000bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	4b58      	ldr	r3, [pc, #352]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	4a57      	ldr	r2, [pc, #348]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bde:	4b55      	ldr	r3, [pc, #340]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	4b51      	ldr	r3, [pc, #324]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	4a50      	ldr	r2, [pc, #320]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bf4:	f043 0310 	orr.w	r3, r3, #16
 8000bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfa:	4b4e      	ldr	r3, [pc, #312]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	f003 0310 	and.w	r3, r3, #16
 8000c02:	60bb      	str	r3, [r7, #8]
 8000c04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	4b4a      	ldr	r3, [pc, #296]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	4a49      	ldr	r2, [pc, #292]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000c10:	f043 0308 	orr.w	r3, r3, #8
 8000c14:	6313      	str	r3, [r2, #48]	; 0x30
 8000c16:	4b47      	ldr	r3, [pc, #284]	; (8000d34 <MX_GPIO_Init+0x208>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	f003 0308 	and.w	r3, r3, #8
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2116      	movs	r1, #22
 8000c26:	4844      	ldr	r0, [pc, #272]	; (8000d38 <MX_GPIO_Init+0x20c>)
 8000c28:	f001 fc08 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2180      	movs	r1, #128	; 0x80
 8000c30:	4842      	ldr	r0, [pc, #264]	; (8000d3c <MX_GPIO_Init+0x210>)
 8000c32:	f001 fc03 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000c36:	2200      	movs	r2, #0
 8000c38:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000c3c:	4840      	ldr	r0, [pc, #256]	; (8000d40 <MX_GPIO_Init+0x214>)
 8000c3e:	f001 fbfd 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000c42:	2200      	movs	r2, #0
 8000c44:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000c48:	483e      	ldr	r0, [pc, #248]	; (8000d44 <MX_GPIO_Init+0x218>)
 8000c4a:	f001 fbf7 	bl	800243c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000c4e:	2316      	movs	r3, #22
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c52:	2301      	movs	r3, #1
 8000c54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c62:	4619      	mov	r1, r3
 8000c64:	4834      	ldr	r0, [pc, #208]	; (8000d38 <MX_GPIO_Init+0x20c>)
 8000c66:	f001 fa3d 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000c6a:	f248 0307 	movw	r3, #32775	; 0x8007
 8000c6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c70:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7e:	4619      	mov	r1, r3
 8000c80:	482e      	ldr	r0, [pc, #184]	; (8000d3c <MX_GPIO_Init+0x210>)
 8000c82:	f001 fa2f 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000c86:	2380      	movs	r3, #128	; 0x80
 8000c88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2300      	movs	r3, #0
 8000c94:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000c96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4827      	ldr	r0, [pc, #156]	; (8000d3c <MX_GPIO_Init+0x210>)
 8000c9e:	f001 fa21 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000ca2:	2320      	movs	r3, #32
 8000ca4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ca6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000caa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000cb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4820      	ldr	r0, [pc, #128]	; (8000d38 <MX_GPIO_Init+0x20c>)
 8000cb8:	f001 fa14 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000cbc:	2304      	movs	r3, #4
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000cc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ccc:	4619      	mov	r1, r3
 8000cce:	481e      	ldr	r0, [pc, #120]	; (8000d48 <MX_GPIO_Init+0x21c>)
 8000cd0:	f001 fa08 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000cd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000ce2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4815      	ldr	r0, [pc, #84]	; (8000d40 <MX_GPIO_Init+0x214>)
 8000cea:	f001 f9fb 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000cee:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	480e      	ldr	r0, [pc, #56]	; (8000d40 <MX_GPIO_Init+0x214>)
 8000d08:	f001 f9ec 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000d0c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d12:	2301      	movs	r3, #1
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d22:	4619      	mov	r1, r3
 8000d24:	4807      	ldr	r0, [pc, #28]	; (8000d44 <MX_GPIO_Init+0x218>)
 8000d26:	f001 f9dd 	bl	80020e4 <HAL_GPIO_Init>

}
 8000d2a:	bf00      	nop
 8000d2c:	3738      	adds	r7, #56	; 0x38
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40023800 	.word	0x40023800
 8000d38:	40020800 	.word	0x40020800
 8000d3c:	40020000 	.word	0x40020000
 8000d40:	40020c00 	.word	0x40020c00
 8000d44:	40021800 	.word	0x40021800
 8000d48:	40020400 	.word	0x40020400

08000d4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d101      	bne.n	8000d62 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d5e:	f000 feb7 	bl	8001ad0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40001000 	.word	0x40001000

08000d70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d74:	b672      	cpsid	i
}
 8000d76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d78:	e7fe      	b.n	8000d78 <Error_Handler+0x8>
	...

08000d7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8a:	4a11      	ldr	r2, [pc, #68]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d90:	6453      	str	r3, [r2, #68]	; 0x44
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	603b      	str	r3, [r7, #0]
 8000da2:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <HAL_MspInit+0x54>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	4a0a      	ldr	r2, [pc, #40]	; (8000dd0 <HAL_MspInit+0x54>)
 8000da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dac:	6413      	str	r3, [r2, #64]	; 0x40
 8000dae:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <HAL_MspInit+0x54>)
 8000db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db6:	603b      	str	r3, [r7, #0]
 8000db8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	210f      	movs	r1, #15
 8000dbe:	f06f 0001 	mvn.w	r0, #1
 8000dc2:	f000 ff5d 	bl	8001c80 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40023800 	.word	0x40023800

08000dd4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a0b      	ldr	r2, [pc, #44]	; (8000e10 <HAL_CRC_MspInit+0x3c>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d10d      	bne.n	8000e02 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b0a      	ldr	r3, [pc, #40]	; (8000e14 <HAL_CRC_MspInit+0x40>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a09      	ldr	r2, [pc, #36]	; (8000e14 <HAL_CRC_MspInit+0x40>)
 8000df0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <HAL_CRC_MspInit+0x40>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40023000 	.word	0x40023000
 8000e14:	40023800 	.word	0x40023800

08000e18 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0e      	ldr	r2, [pc, #56]	; (8000e60 <HAL_DMA2D_MspInit+0x48>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d115      	bne.n	8000e56 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	; (8000e64 <HAL_DMA2D_MspInit+0x4c>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	4a0c      	ldr	r2, [pc, #48]	; (8000e64 <HAL_DMA2D_MspInit+0x4c>)
 8000e34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000e38:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <HAL_DMA2D_MspInit+0x4c>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2105      	movs	r1, #5
 8000e4a:	205a      	movs	r0, #90	; 0x5a
 8000e4c:	f000 ff18 	bl	8001c80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000e50:	205a      	movs	r0, #90	; 0x5a
 8000e52:	f000 ff31 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	4002b000 	.word	0x4002b000
 8000e64:	40023800 	.word	0x40023800

08000e68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08a      	sub	sp, #40	; 0x28
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 0314 	add.w	r3, r7, #20
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a29      	ldr	r2, [pc, #164]	; (8000f2c <HAL_I2C_MspInit+0xc4>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d14b      	bne.n	8000f22 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	613b      	str	r3, [r7, #16]
 8000e8e:	4b28      	ldr	r3, [pc, #160]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e92:	4a27      	ldr	r2, [pc, #156]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000e94:	f043 0304 	orr.w	r3, r3, #4
 8000e98:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9a:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	f003 0304 	and.w	r3, r3, #4
 8000ea2:	613b      	str	r3, [r7, #16]
 8000ea4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	4b21      	ldr	r3, [pc, #132]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eae:	4a20      	ldr	r2, [pc, #128]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb6:	4b1e      	ldr	r3, [pc, #120]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000ec2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ec6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ec8:	2312      	movs	r3, #18
 8000eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	4619      	mov	r1, r3
 8000ede:	4815      	ldr	r0, [pc, #84]	; (8000f34 <HAL_I2C_MspInit+0xcc>)
 8000ee0:	f001 f900 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000ee4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eea:	2312      	movs	r3, #18
 8000eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ef6:	2304      	movs	r3, #4
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	480d      	ldr	r0, [pc, #52]	; (8000f38 <HAL_I2C_MspInit+0xd0>)
 8000f02:	f001 f8ef 	bl	80020e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	4a08      	ldr	r2, [pc, #32]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000f10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f14:	6413      	str	r3, [r2, #64]	; 0x40
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <HAL_I2C_MspInit+0xc8>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8000f22:	bf00      	nop
 8000f24:	3728      	adds	r7, #40	; 0x28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40005c00 	.word	0x40005c00
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020800 	.word	0x40020800
 8000f38:	40020000 	.word	0x40020000

08000f3c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b09a      	sub	sp, #104	; 0x68
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f44:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
 8000f52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f58:	2230      	movs	r2, #48	; 0x30
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f008 fe11 	bl	8009b84 <memset>
  if(hltdc->Instance==LTDC)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a85      	ldr	r2, [pc, #532]	; (800117c <HAL_LTDC_MspInit+0x240>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	f040 8102 	bne.w	8001172 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000f6e:	2308      	movs	r3, #8
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8000f72:	2332      	movs	r3, #50	; 0x32
 8000f74:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f82:	4618      	mov	r0, r3
 8000f84:	f003 fd90 	bl	8004aa8 <HAL_RCCEx_PeriphCLKConfig>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8000f8e:	f7ff feef 	bl	8000d70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	623b      	str	r3, [r7, #32]
 8000f96:	4b7a      	ldr	r3, [pc, #488]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9a:	4a79      	ldr	r2, [pc, #484]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000f9c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fa2:	4b77      	ldr	r3, [pc, #476]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000faa:	623b      	str	r3, [r7, #32]
 8000fac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
 8000fb2:	4b73      	ldr	r3, [pc, #460]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	4a72      	ldr	r2, [pc, #456]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fb8:	f043 0320 	orr.w	r3, r3, #32
 8000fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbe:	4b70      	ldr	r3, [pc, #448]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	f003 0320 	and.w	r3, r3, #32
 8000fc6:	61fb      	str	r3, [r7, #28]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61bb      	str	r3, [r7, #24]
 8000fce:	4b6c      	ldr	r3, [pc, #432]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a6b      	ldr	r2, [pc, #428]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b69      	ldr	r3, [pc, #420]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	61bb      	str	r3, [r7, #24]
 8000fe4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	4b65      	ldr	r3, [pc, #404]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a64      	ldr	r2, [pc, #400]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b62      	ldr	r3, [pc, #392]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
 8001006:	4b5e      	ldr	r3, [pc, #376]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a5d      	ldr	r2, [pc, #372]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 800100c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b5b      	ldr	r3, [pc, #364]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800101a:	613b      	str	r3, [r7, #16]
 800101c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
 8001022:	4b57      	ldr	r3, [pc, #348]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a56      	ldr	r2, [pc, #344]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b54      	ldr	r3, [pc, #336]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	4b50      	ldr	r3, [pc, #320]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a4f      	ldr	r2, [pc, #316]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 8001044:	f043 0308 	orr.w	r3, r3, #8
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b4d      	ldr	r3, [pc, #308]	; (8001180 <HAL_LTDC_MspInit+0x244>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0308 	and.w	r3, r3, #8
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800105a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001064:	2300      	movs	r3, #0
 8001066:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001068:	230e      	movs	r3, #14
 800106a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800106c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001070:	4619      	mov	r1, r3
 8001072:	4844      	ldr	r0, [pc, #272]	; (8001184 <HAL_LTDC_MspInit+0x248>)
 8001074:	f001 f836 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001078:	f641 0358 	movw	r3, #6232	; 0x1858
 800107c:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	2302      	movs	r3, #2
 8001080:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001086:	2300      	movs	r3, #0
 8001088:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800108a:	230e      	movs	r3, #14
 800108c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001092:	4619      	mov	r1, r3
 8001094:	483c      	ldr	r0, [pc, #240]	; (8001188 <HAL_LTDC_MspInit+0x24c>)
 8001096:	f001 f825 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800109a:	2303      	movs	r3, #3
 800109c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109e:	2302      	movs	r3, #2
 80010a0:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80010aa:	2309      	movs	r3, #9
 80010ac:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010b2:	4619      	mov	r1, r3
 80010b4:	4835      	ldr	r0, [pc, #212]	; (800118c <HAL_LTDC_MspInit+0x250>)
 80010b6:	f001 f815 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80010ba:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80010be:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c0:	2302      	movs	r3, #2
 80010c2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c8:	2300      	movs	r3, #0
 80010ca:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010cc:	230e      	movs	r3, #14
 80010ce:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010d4:	4619      	mov	r1, r3
 80010d6:	482d      	ldr	r0, [pc, #180]	; (800118c <HAL_LTDC_MspInit+0x250>)
 80010d8:	f001 f804 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80010dc:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80010e0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e2:	2302      	movs	r3, #2
 80010e4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2300      	movs	r3, #0
 80010ec:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010ee:	230e      	movs	r3, #14
 80010f0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010f2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010f6:	4619      	mov	r1, r3
 80010f8:	4825      	ldr	r0, [pc, #148]	; (8001190 <HAL_LTDC_MspInit+0x254>)
 80010fa:	f000 fff3 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80010fe:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001102:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001110:	230e      	movs	r3, #14
 8001112:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001114:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001118:	4619      	mov	r1, r3
 800111a:	481e      	ldr	r0, [pc, #120]	; (8001194 <HAL_LTDC_MspInit+0x258>)
 800111c:	f000 ffe2 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001120:	2348      	movs	r3, #72	; 0x48
 8001122:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	2302      	movs	r3, #2
 8001126:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112c:	2300      	movs	r3, #0
 800112e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001130:	230e      	movs	r3, #14
 8001132:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001134:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001138:	4619      	mov	r1, r3
 800113a:	4817      	ldr	r0, [pc, #92]	; (8001198 <HAL_LTDC_MspInit+0x25c>)
 800113c:	f000 ffd2 	bl	80020e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001140:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001144:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001146:	2302      	movs	r3, #2
 8001148:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114e:	2300      	movs	r3, #0
 8001150:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001152:	2309      	movs	r3, #9
 8001154:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001156:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800115a:	4619      	mov	r1, r3
 800115c:	480c      	ldr	r0, [pc, #48]	; (8001190 <HAL_LTDC_MspInit+0x254>)
 800115e:	f000 ffc1 	bl	80020e4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2105      	movs	r1, #5
 8001166:	2058      	movs	r0, #88	; 0x58
 8001168:	f000 fd8a 	bl	8001c80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800116c:	2058      	movs	r0, #88	; 0x58
 800116e:	f000 fda3 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001172:	bf00      	nop
 8001174:	3768      	adds	r7, #104	; 0x68
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40016800 	.word	0x40016800
 8001180:	40023800 	.word	0x40023800
 8001184:	40021400 	.word	0x40021400
 8001188:	40020000 	.word	0x40020000
 800118c:	40020400 	.word	0x40020400
 8001190:	40021800 	.word	0x40021800
 8001194:	40020800 	.word	0x40020800
 8001198:	40020c00 	.word	0x40020c00

0800119c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08a      	sub	sp, #40	; 0x28
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a19      	ldr	r2, [pc, #100]	; (8001220 <HAL_SPI_MspInit+0x84>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d12c      	bne.n	8001218 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
 80011c2:	4b18      	ldr	r3, [pc, #96]	; (8001224 <HAL_SPI_MspInit+0x88>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	4a17      	ldr	r2, [pc, #92]	; (8001224 <HAL_SPI_MspInit+0x88>)
 80011c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80011cc:	6453      	str	r3, [r2, #68]	; 0x44
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <HAL_SPI_MspInit+0x88>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <HAL_SPI_MspInit+0x88>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a10      	ldr	r2, [pc, #64]	; (8001224 <HAL_SPI_MspInit+0x88>)
 80011e4:	f043 0320 	orr.w	r3, r3, #32
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <HAL_SPI_MspInit+0x88>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0320 	and.w	r3, r3, #32
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80011f6:	f44f 7360 	mov.w	r3, #896	; 0x380
 80011fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fc:	2302      	movs	r3, #2
 80011fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001208:	2305      	movs	r3, #5
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800120c:	f107 0314 	add.w	r3, r7, #20
 8001210:	4619      	mov	r1, r3
 8001212:	4805      	ldr	r0, [pc, #20]	; (8001228 <HAL_SPI_MspInit+0x8c>)
 8001214:	f000 ff66 	bl	80020e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001218:	bf00      	nop
 800121a:	3728      	adds	r7, #40	; 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40015000 	.word	0x40015000
 8001224:	40023800 	.word	0x40023800
 8001228:	40021400 	.word	0x40021400

0800122c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <HAL_TIM_Base_MspInit+0x3c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d10d      	bne.n	800125a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <HAL_TIM_Base_MspInit+0x40>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001246:	4a09      	ldr	r2, [pc, #36]	; (800126c <HAL_TIM_Base_MspInit+0x40>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6453      	str	r3, [r2, #68]	; 0x44
 800124e:	4b07      	ldr	r3, [pc, #28]	; (800126c <HAL_TIM_Base_MspInit+0x40>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800125a:	bf00      	nop
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40010000 	.word	0x40010000
 800126c:	40023800 	.word	0x40023800

08001270 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a19      	ldr	r2, [pc, #100]	; (80012f4 <HAL_UART_MspInit+0x84>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d12c      	bne.n	80012ec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <HAL_UART_MspInit+0x88>)
 8001298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129a:	4a17      	ldr	r2, [pc, #92]	; (80012f8 <HAL_UART_MspInit+0x88>)
 800129c:	f043 0310 	orr.w	r3, r3, #16
 80012a0:	6453      	str	r3, [r2, #68]	; 0x44
 80012a2:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a6:	f003 0310 	and.w	r3, r3, #16
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a10      	ldr	r2, [pc, #64]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <HAL_UART_MspInit+0x88>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80012ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80012ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d0:	2302      	movs	r3, #2
 80012d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d8:	2303      	movs	r3, #3
 80012da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012dc:	2307      	movs	r3, #7
 80012de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	4619      	mov	r1, r3
 80012e6:	4805      	ldr	r0, [pc, #20]	; (80012fc <HAL_UART_MspInit+0x8c>)
 80012e8:	f000 fefc 	bl	80020e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80012ec:	bf00      	nop
 80012ee:	3728      	adds	r7, #40	; 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40011000 	.word	0x40011000
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40020000 	.word	0x40020000

08001300 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001314:	4b3b      	ldr	r3, [pc, #236]	; (8001404 <HAL_FMC_MspInit+0x104>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d16f      	bne.n	80013fc <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 800131c:	4b39      	ldr	r3, [pc, #228]	; (8001404 <HAL_FMC_MspInit+0x104>)
 800131e:	2201      	movs	r2, #1
 8001320:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	4b38      	ldr	r3, [pc, #224]	; (8001408 <HAL_FMC_MspInit+0x108>)
 8001328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800132a:	4a37      	ldr	r2, [pc, #220]	; (8001408 <HAL_FMC_MspInit+0x108>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6393      	str	r3, [r2, #56]	; 0x38
 8001332:	4b35      	ldr	r3, [pc, #212]	; (8001408 <HAL_FMC_MspInit+0x108>)
 8001334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800133e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001342:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	2302      	movs	r3, #2
 8001346:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134c:	2303      	movs	r3, #3
 800134e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001350:	230c      	movs	r3, #12
 8001352:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	4619      	mov	r1, r3
 8001358:	482c      	ldr	r0, [pc, #176]	; (800140c <HAL_FMC_MspInit+0x10c>)
 800135a:	f000 fec3 	bl	80020e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 800135e:	2301      	movs	r3, #1
 8001360:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001362:	2302      	movs	r3, #2
 8001364:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136a:	2303      	movs	r3, #3
 800136c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800136e:	230c      	movs	r3, #12
 8001370:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	4619      	mov	r1, r3
 8001376:	4826      	ldr	r0, [pc, #152]	; (8001410 <HAL_FMC_MspInit+0x110>)
 8001378:	f000 feb4 	bl	80020e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800137c:	f248 1333 	movw	r3, #33075	; 0x8133
 8001380:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001382:	2302      	movs	r3, #2
 8001384:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138a:	2303      	movs	r3, #3
 800138c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800138e:	230c      	movs	r3, #12
 8001390:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	4619      	mov	r1, r3
 8001396:	481f      	ldr	r0, [pc, #124]	; (8001414 <HAL_FMC_MspInit+0x114>)
 8001398:	f000 fea4 	bl	80020e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800139c:	f64f 7383 	movw	r3, #65411	; 0xff83
 80013a0:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a2:	2302      	movs	r3, #2
 80013a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013aa:	2303      	movs	r3, #3
 80013ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013ae:	230c      	movs	r3, #12
 80013b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	4619      	mov	r1, r3
 80013b6:	4818      	ldr	r0, [pc, #96]	; (8001418 <HAL_FMC_MspInit+0x118>)
 80013b8:	f000 fe94 	bl	80020e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 80013bc:	f24c 7303 	movw	r3, #50947	; 0xc703
 80013c0:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c2:	2302      	movs	r3, #2
 80013c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ca:	2303      	movs	r3, #3
 80013cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013ce:	230c      	movs	r3, #12
 80013d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	4619      	mov	r1, r3
 80013d6:	4811      	ldr	r0, [pc, #68]	; (800141c <HAL_FMC_MspInit+0x11c>)
 80013d8:	f000 fe84 	bl	80020e4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80013dc:	2360      	movs	r3, #96	; 0x60
 80013de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e0:	2302      	movs	r3, #2
 80013e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e8:	2303      	movs	r3, #3
 80013ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013ec:	230c      	movs	r3, #12
 80013ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	4619      	mov	r1, r3
 80013f4:	480a      	ldr	r0, [pc, #40]	; (8001420 <HAL_FMC_MspInit+0x120>)
 80013f6:	f000 fe75 	bl	80020e4 <HAL_GPIO_Init>
 80013fa:	e000      	b.n	80013fe <HAL_FMC_MspInit+0xfe>
    return;
 80013fc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	200002ec 	.word	0x200002ec
 8001408:	40023800 	.word	0x40023800
 800140c:	40021400 	.word	0x40021400
 8001410:	40020800 	.word	0x40020800
 8001414:	40021800 	.word	0x40021800
 8001418:	40021000 	.word	0x40021000
 800141c:	40020c00 	.word	0x40020c00
 8001420:	40020400 	.word	0x40020400

08001424 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800142c:	f7ff ff68 	bl	8001300 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08e      	sub	sp, #56	; 0x38
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001440:	2300      	movs	r3, #0
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001444:	2300      	movs	r3, #0
 8001446:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	4b33      	ldr	r3, [pc, #204]	; (800151c <HAL_InitTick+0xe4>)
 800144e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001450:	4a32      	ldr	r2, [pc, #200]	; (800151c <HAL_InitTick+0xe4>)
 8001452:	f043 0310 	orr.w	r3, r3, #16
 8001456:	6413      	str	r3, [r2, #64]	; 0x40
 8001458:	4b30      	ldr	r3, [pc, #192]	; (800151c <HAL_InitTick+0xe4>)
 800145a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145c:	f003 0310 	and.w	r3, r3, #16
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001464:	f107 0210 	add.w	r2, r7, #16
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	4611      	mov	r1, r2
 800146e:	4618      	mov	r0, r3
 8001470:	f003 fae8 	bl	8004a44 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001474:	6a3b      	ldr	r3, [r7, #32]
 8001476:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800147a:	2b00      	cmp	r3, #0
 800147c:	d103      	bne.n	8001486 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800147e:	f003 fab9 	bl	80049f4 <HAL_RCC_GetPCLK1Freq>
 8001482:	6378      	str	r0, [r7, #52]	; 0x34
 8001484:	e004      	b.n	8001490 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001486:	f003 fab5 	bl	80049f4 <HAL_RCC_GetPCLK1Freq>
 800148a:	4603      	mov	r3, r0
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001492:	4a23      	ldr	r2, [pc, #140]	; (8001520 <HAL_InitTick+0xe8>)
 8001494:	fba2 2303 	umull	r2, r3, r2, r3
 8001498:	0c9b      	lsrs	r3, r3, #18
 800149a:	3b01      	subs	r3, #1
 800149c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800149e:	4b21      	ldr	r3, [pc, #132]	; (8001524 <HAL_InitTick+0xec>)
 80014a0:	4a21      	ldr	r2, [pc, #132]	; (8001528 <HAL_InitTick+0xf0>)
 80014a2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80014a4:	4b1f      	ldr	r3, [pc, #124]	; (8001524 <HAL_InitTick+0xec>)
 80014a6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014aa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80014ac:	4a1d      	ldr	r2, [pc, #116]	; (8001524 <HAL_InitTick+0xec>)
 80014ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014b0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <HAL_InitTick+0xec>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	; (8001524 <HAL_InitTick+0xec>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014be:	4b19      	ldr	r3, [pc, #100]	; (8001524 <HAL_InitTick+0xec>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80014c4:	4817      	ldr	r0, [pc, #92]	; (8001524 <HAL_InitTick+0xec>)
 80014c6:	f003 fd6c 	bl	8004fa2 <HAL_TIM_Base_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80014d0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d11b      	bne.n	8001510 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80014d8:	4812      	ldr	r0, [pc, #72]	; (8001524 <HAL_InitTick+0xec>)
 80014da:	f003 fdb1 	bl	8005040 <HAL_TIM_Base_Start_IT>
 80014de:	4603      	mov	r3, r0
 80014e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80014e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d111      	bne.n	8001510 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014ec:	2036      	movs	r0, #54	; 0x36
 80014ee:	f000 fbe3 	bl	8001cb8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2b0f      	cmp	r3, #15
 80014f6:	d808      	bhi.n	800150a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80014f8:	2200      	movs	r2, #0
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	2036      	movs	r0, #54	; 0x36
 80014fe:	f000 fbbf 	bl	8001c80 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001502:	4a0a      	ldr	r2, [pc, #40]	; (800152c <HAL_InitTick+0xf4>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6013      	str	r3, [r2, #0]
 8001508:	e002      	b.n	8001510 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001510:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001514:	4618      	mov	r0, r3
 8001516:	3738      	adds	r7, #56	; 0x38
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40023800 	.word	0x40023800
 8001520:	431bde83 	.word	0x431bde83
 8001524:	200002f0 	.word	0x200002f0
 8001528:	40001000 	.word	0x40001000
 800152c:	20000004 	.word	0x20000004

08001530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <NMI_Handler+0x4>

08001536 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800153a:	e7fe      	b.n	800153a <HardFault_Handler+0x4>

0800153c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001540:	e7fe      	b.n	8001540 <MemManage_Handler+0x4>

08001542 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001546:	e7fe      	b.n	8001546 <BusFault_Handler+0x4>

08001548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800154c:	e7fe      	b.n	800154c <UsageFault_Handler+0x4>

0800154e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001560:	4802      	ldr	r0, [pc, #8]	; (800156c <TIM6_DAC_IRQHandler+0x10>)
 8001562:	f003 fddd 	bl	8005120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200002f0 	.word	0x200002f0

08001570 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001574:	4802      	ldr	r0, [pc, #8]	; (8001580 <OTG_HS_IRQHandler+0x10>)
 8001576:	f000 ff7a 	bl	800246e <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200090ec 	.word	0x200090ec

08001584 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001588:	4802      	ldr	r0, [pc, #8]	; (8001594 <LTDC_IRQHandler+0x10>)
 800158a:	f002 fb2b 	bl	8003be4 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000012c 	.word	0x2000012c

08001598 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800159c:	4802      	ldr	r0, [pc, #8]	; (80015a8 <DMA2D_IRQHandler+0x10>)
 800159e:	f000 fbfe 	bl	8001d9e <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000098 	.word	0x20000098

080015ac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	e00a      	b.n	80015d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015be:	f3af 8000 	nop.w
 80015c2:	4601      	mov	r1, r0
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	1c5a      	adds	r2, r3, #1
 80015c8:	60ba      	str	r2, [r7, #8]
 80015ca:	b2ca      	uxtb	r2, r1
 80015cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	3301      	adds	r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
 80015d4:	697a      	ldr	r2, [r7, #20]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	429a      	cmp	r2, r3
 80015da:	dbf0      	blt.n	80015be <_read+0x12>
  }

  return len;
 80015dc:	687b      	ldr	r3, [r7, #4]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80015e6:	b480      	push	{r7}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015fe:	b480      	push	{r7}
 8001600:	b083      	sub	sp, #12
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800160e:	605a      	str	r2, [r3, #4]
  return 0;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <_isatty>:

int _isatty(int file)
{
 800161e:	b480      	push	{r7}
 8001620:	b083      	sub	sp, #12
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
	...

08001650 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001658:	4a14      	ldr	r2, [pc, #80]	; (80016ac <_sbrk+0x5c>)
 800165a:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <_sbrk+0x60>)
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001664:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <_sbrk+0x64>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d102      	bne.n	8001672 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <_sbrk+0x64>)
 800166e:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <_sbrk+0x68>)
 8001670:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <_sbrk+0x64>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	429a      	cmp	r2, r3
 800167e:	d207      	bcs.n	8001690 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001680:	f008 fa48 	bl	8009b14 <__errno>
 8001684:	4603      	mov	r3, r0
 8001686:	220c      	movs	r2, #12
 8001688:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800168a:	f04f 33ff 	mov.w	r3, #4294967295
 800168e:	e009      	b.n	80016a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001690:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <_sbrk+0x64>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001696:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <_sbrk+0x64>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4413      	add	r3, r2
 800169e:	4a05      	ldr	r2, [pc, #20]	; (80016b4 <_sbrk+0x64>)
 80016a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016a2:	68fb      	ldr	r3, [r7, #12]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20030000 	.word	0x20030000
 80016b0:	00000400 	.word	0x00000400
 80016b4:	20000338 	.word	0x20000338
 80016b8:	20009400 	.word	0x20009400

080016bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016c0:	4b06      	ldr	r3, [pc, #24]	; (80016dc <SystemInit+0x20>)
 80016c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016c6:	4a05      	ldr	r2, [pc, #20]	; (80016dc <SystemInit+0x20>)
 80016c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	e000ed00 	.word	0xe000ed00

080016e0 <tm_main>:


/* Define main entry point.  */

void tm_main()
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0

    /* Initialize the test.  */
	printf("****This test is running on the STM32F429I Discovery with CMSIS_RTOS_v2 on top of FreeRTOS **** \n\r");
 80016e4:	4803      	ldr	r0, [pc, #12]	; (80016f4 <tm_main+0x14>)
 80016e6:	f008 fb35 	bl	8009d54 <iprintf>
    tm_initialize(tm_message_processing_initialize);
 80016ea:	4803      	ldr	r0, [pc, #12]	; (80016f8 <tm_main+0x18>)
 80016ec:	f000 f888 	bl	8001800 <tm_initialize>
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	0800af64 	.word	0x0800af64
 80016f8:	080016fd 	.word	0x080016fd

080016fc <tm_message_processing_initialize>:


/* Define the message processing test initialization.  */

void  tm_message_processing_initialize(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0

    /* Create thread 0 at priority 10.  */
    tm_thread_create(0, 10, tm_message_processing_thread_0_entry);
 8001700:	4a0a      	ldr	r2, [pc, #40]	; (800172c <tm_message_processing_initialize+0x30>)
 8001702:	210a      	movs	r1, #10
 8001704:	2000      	movs	r0, #0
 8001706:	f000 f88b 	bl	8001820 <tm_thread_create>

    /* Resume thread 0.  */
    tm_thread_resume(0);
 800170a:	2000      	movs	r0, #0
 800170c:	f000 f8cc 	bl	80018a8 <tm_thread_resume>

    /* Create a queue for the message passing.  */
    tm_queue_create(0);
 8001710:	2000      	movs	r0, #0
 8001712:	f000 f8f5 	bl	8001900 <tm_queue_create>

    /* Create the reporting thread. It will preempt the other 
       threads and print out the test results.  */
    tm_thread_create(5, 12, tm_message_processing_thread_report);
 8001716:	4a06      	ldr	r2, [pc, #24]	; (8001730 <tm_message_processing_initialize+0x34>)
 8001718:	210c      	movs	r1, #12
 800171a:	2005      	movs	r0, #5
 800171c:	f000 f880 	bl	8001820 <tm_thread_create>
    tm_thread_resume(5);
 8001720:	2005      	movs	r0, #5
 8001722:	f000 f8c1 	bl	80018a8 <tm_thread_resume>
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	08001735 	.word	0x08001735
 8001730:	080017a5 	.word	0x080017a5

08001734 <tm_message_processing_thread_0_entry>:


/* Define the message processing thread.  */
void  tm_message_processing_thread_0_entry(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

    /* Initialize the source message.   */
    tm_message_sent[0] =  0x11112222;
 8001738:	4b13      	ldr	r3, [pc, #76]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 800173a:	4a14      	ldr	r2, [pc, #80]	; (800178c <tm_message_processing_thread_0_entry+0x58>)
 800173c:	601a      	str	r2, [r3, #0]
    tm_message_sent[1] =  0x33334444;
 800173e:	4b12      	ldr	r3, [pc, #72]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 8001740:	4a13      	ldr	r2, [pc, #76]	; (8001790 <tm_message_processing_thread_0_entry+0x5c>)
 8001742:	605a      	str	r2, [r3, #4]
    tm_message_sent[2] =  0x55556666;
 8001744:	4b10      	ldr	r3, [pc, #64]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 8001746:	4a13      	ldr	r2, [pc, #76]	; (8001794 <tm_message_processing_thread_0_entry+0x60>)
 8001748:	609a      	str	r2, [r3, #8]
    tm_message_sent[3] =  0x77778888;
 800174a:	4b0f      	ldr	r3, [pc, #60]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 800174c:	4a12      	ldr	r2, [pc, #72]	; (8001798 <tm_message_processing_thread_0_entry+0x64>)
 800174e:	60da      	str	r2, [r3, #12]

    while(1)
    {   	
        /* Send a message to the queue.  */
        tm_queue_send(0, tm_message_sent);
 8001750:	490d      	ldr	r1, [pc, #52]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 8001752:	2000      	movs	r0, #0
 8001754:	f000 f90a 	bl	800196c <tm_queue_send>

        /* Receive a message from the queue.  */
        tm_queue_receive(0, tm_message_received);
 8001758:	4910      	ldr	r1, [pc, #64]	; (800179c <tm_message_processing_thread_0_entry+0x68>)
 800175a:	2000      	movs	r0, #0
 800175c:	f000 f92e 	bl	80019bc <tm_queue_receive>

        /* Check for invalid message.  */
        if (tm_message_received[3] != tm_message_sent[3])
 8001760:	4b0e      	ldr	r3, [pc, #56]	; (800179c <tm_message_processing_thread_0_entry+0x68>)
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	4b08      	ldr	r3, [pc, #32]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	429a      	cmp	r2, r3
 800176a:	d10a      	bne.n	8001782 <tm_message_processing_thread_0_entry+0x4e>
            break;

        /* Increment the last word of the 16-byte message.  */
        tm_message_sent[3]++;
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	3301      	adds	r3, #1
 8001772:	4a05      	ldr	r2, [pc, #20]	; (8001788 <tm_message_processing_thread_0_entry+0x54>)
 8001774:	60d3      	str	r3, [r2, #12]

        /* Increment the number of messages sent and received.  */
        tm_message_processing_counter++;
 8001776:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <tm_message_processing_thread_0_entry+0x6c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	3301      	adds	r3, #1
 800177c:	4a08      	ldr	r2, [pc, #32]	; (80017a0 <tm_message_processing_thread_0_entry+0x6c>)
 800177e:	6013      	str	r3, [r2, #0]
        tm_queue_send(0, tm_message_sent);
 8001780:	e7e6      	b.n	8001750 <tm_message_processing_thread_0_entry+0x1c>
            break;
 8001782:	bf00      	nop
    }
}
 8001784:	bf00      	nop
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20000340 	.word	0x20000340
 800178c:	11112222 	.word	0x11112222
 8001790:	33334444 	.word	0x33334444
 8001794:	55556666 	.word	0x55556666
 8001798:	77778888 	.word	0x77778888
 800179c:	20000350 	.word	0x20000350
 80017a0:	2000033c 	.word	0x2000033c

080017a4 <tm_message_processing_thread_report>:


/* Define the message test reporting thread.  */
void  tm_message_processing_thread_report(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
unsigned long   last_counter;
unsigned long   relative_time;


    /* Initialize the last counter.  */
    last_counter =  0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	607b      	str	r3, [r7, #4]

    /* Initialize the relative time.  */
    relative_time =  0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	603b      	str	r3, [r7, #0]

    while(1)
    {

        /* Sleep to allow the test to run.  */
        tm_thread_sleep(TM_TEST_DURATION);
 80017b2:	201e      	movs	r0, #30
 80017b4:	f000 f894 	bl	80018e0 <tm_thread_sleep>

        /* Increment the relative time.  */
        relative_time =  relative_time + TM_TEST_DURATION;
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	331e      	adds	r3, #30
 80017bc:	603b      	str	r3, [r7, #0]

        /* Print results to the stdio window.  */
        printf("**** Thread-Metric Message Processing Test **** Relative Time: %lu\n\r", relative_time);
 80017be:	6839      	ldr	r1, [r7, #0]
 80017c0:	480b      	ldr	r0, [pc, #44]	; (80017f0 <tm_message_processing_thread_report+0x4c>)
 80017c2:	f008 fac7 	bl	8009d54 <iprintf>

        /* See if there are any errors.  */
        if (tm_message_processing_counter == last_counter)
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <tm_message_processing_thread_report+0x50>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d102      	bne.n	80017d6 <tm_message_processing_thread_report+0x32>
        {

            printf("ERROR: Invalid counter value(s). Error sending/receiving messages!\n\r");
 80017d0:	4809      	ldr	r0, [pc, #36]	; (80017f8 <tm_message_processing_thread_report+0x54>)
 80017d2:	f008 fabf 	bl	8009d54 <iprintf>
        }

        /* Show the time period total.  */
        printf("Time Period Total:  %lu\n\n\r", tm_message_processing_counter - last_counter);
 80017d6:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <tm_message_processing_thread_report+0x50>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	4619      	mov	r1, r3
 80017e0:	4806      	ldr	r0, [pc, #24]	; (80017fc <tm_message_processing_thread_report+0x58>)
 80017e2:	f008 fab7 	bl	8009d54 <iprintf>

        /* Save the last counter.  */
        last_counter =  tm_message_processing_counter;
 80017e6:	4b03      	ldr	r3, [pc, #12]	; (80017f4 <tm_message_processing_thread_report+0x50>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	607b      	str	r3, [r7, #4]
        tm_thread_sleep(TM_TEST_DURATION);
 80017ec:	e7e1      	b.n	80017b2 <tm_message_processing_thread_report+0xe>
 80017ee:	bf00      	nop
 80017f0:	0800afc8 	.word	0x0800afc8
 80017f4:	2000033c 	.word	0x2000033c
 80017f8:	0800b010 	.word	0x0800b010
 80017fc:	0800b058 	.word	0x0800b058

08001800 <tm_initialize>:


/* This function called from main performs basic RTOS initialization,
   calls the test initialization function, and then starts the RTOS function. */
void tm_initialize(void (*test_initialization_function)(void))
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
    /* Save the test initialization function. */
    tm_initialization_function = test_initialization_function;
 8001808:	4a04      	ldr	r2, [pc, #16]	; (800181c <tm_initialize+0x1c>)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6013      	str	r3, [r2, #0]

    /* Call the previously defined initialization function. */
    (tm_initialization_function)();
 800180e:	4b03      	ldr	r3, [pc, #12]	; (800181c <tm_initialize+0x1c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4798      	blx	r3
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	2000038c 	.word	0x2000038c

08001820 <tm_thread_create>:
/* This function takes a thread ID and priority and attempts to create the
   file in the underlying RTOS. Valid priorities range from 1 through 255,
   where 1 is the highest priority and 255 is the lowest. If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned. */
int tm_thread_create(int thread_id, int priority, void (*entry_function)(void))
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b0a6      	sub	sp, #152	; 0x98
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
	// Remember the actual thread entry.
	   // tm_thread_entry_functions[thread_id] = entry_function;
	    char str[100];
	    sprintf(str, "%d",thread_id);
 800182c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001830:	68fa      	ldr	r2, [r7, #12]
 8001832:	4919      	ldr	r1, [pc, #100]	; (8001898 <tm_thread_create+0x78>)
 8001834:	4618      	mov	r0, r3
 8001836:	f008 fb2b 	bl	8009e90 <siprintf>

	    // Create the thread under CMSIS-RTOS.
	    osThreadAttr_t thread_attr = {
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	2224      	movs	r2, #36	; 0x24
 8001840:	2100      	movs	r1, #0
 8001842:	4618      	mov	r0, r3
 8001844:	f008 f99e 	bl	8009b84 <memset>
 8001848:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001852:	627b      	str	r3, [r7, #36]	; 0x24
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	62bb      	str	r3, [r7, #40]	; 0x28
	        .name = str,
	        //.stack_mem = tm_thread_stack_area[thread_id],
	        .stack_size = 3*1024,
	        .priority = priority
	    };
	    tm_thread_array[thread_id] = osThreadNew((osThreadFunc_t)entry_function, NULL, &thread_attr);
 8001858:	f107 0310 	add.w	r3, r7, #16
 800185c:	461a      	mov	r2, r3
 800185e:	2100      	movs	r1, #0
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f005 f8e9 	bl	8006a38 <osThreadNew>
 8001866:	4602      	mov	r2, r0
 8001868:	490c      	ldr	r1, [pc, #48]	; (800189c <tm_thread_create+0x7c>)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	    // Determine if the thread create was successful.
	    if (tm_thread_array[thread_id] != NULL)
 8001870:	4a0a      	ldr	r2, [pc, #40]	; (800189c <tm_thread_create+0x7c>)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d004      	beq.n	8001886 <tm_thread_create+0x66>
	    {
	    	printf("done\r\n");
 800187c:	4808      	ldr	r0, [pc, #32]	; (80018a0 <tm_thread_create+0x80>)
 800187e:	f008 faef 	bl	8009e60 <puts>
	    	return TM_SUCCESS;
 8001882:	2300      	movs	r3, #0
 8001884:	e003      	b.n	800188e <tm_thread_create+0x6e>
	    }

	    else
	    {
	    	printf("failed\r\n");
 8001886:	4807      	ldr	r0, [pc, #28]	; (80018a4 <tm_thread_create+0x84>)
 8001888:	f008 faea 	bl	8009e60 <puts>
	    	 return TM_ERROR;
 800188c:	2301      	movs	r3, #1
	    }
}
 800188e:	4618      	mov	r0, r3
 8001890:	3798      	adds	r7, #152	; 0x98
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	0800b074 	.word	0x0800b074
 800189c:	20000360 	.word	0x20000360
 80018a0:	0800b078 	.word	0x0800b078
 80018a4:	0800b080 	.word	0x0800b080

080018a8 <tm_thread_resume>:


/* This function resumes the specified thread.  If successful, the function should
   return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int tm_thread_resume(int thread_id)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
    /* Resume the thread with the specified ID. */
    if (osThreadResume(tm_thread_array[thread_id]) == osOK) {
 80018b0:	4a09      	ldr	r2, [pc, #36]	; (80018d8 <tm_thread_resume+0x30>)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f005 f94f 	bl	8006b5c <osThreadResume>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <tm_thread_resume+0x20>
        /* Thread resume successful. */
        return TM_SUCCESS;
 80018c4:	2300      	movs	r3, #0
 80018c6:	e003      	b.n	80018d0 <tm_thread_resume+0x28>
        printf("resumed\n\r");
    }
    else
    {
    	printf("not resumed\n\r");
 80018c8:	4804      	ldr	r0, [pc, #16]	; (80018dc <tm_thread_resume+0x34>)
 80018ca:	f008 fa43 	bl	8009d54 <iprintf>
    }
    /* Thread resume failed. */
    return TM_ERROR;
 80018ce:	2301      	movs	r3, #1
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000360 	.word	0x20000360
 80018dc:	0800b088 	.word	0x0800b088

080018e0 <tm_thread_sleep>:

/* This function suspends the specified thread for the specified number
   of seconds.  If successful, the function should return TM_SUCCESS.
   Otherwise, TM_ERROR should be returned.  */
void tm_thread_sleep(int seconds)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
	 osDelay(seconds * 1000);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018ee:	fb02 f303 	mul.w	r3, r2, r3
 80018f2:	4618      	mov	r0, r3
 80018f4:	f005 f953 	bl	8006b9e <osDelay>
}
 80018f8:	bf00      	nop
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <tm_queue_create>:


/* This function creates the specified queue.  If successful, the function should
   return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int  tm_queue_create(int queue_id)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b0a2      	sub	sp, #136	; 0x88
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	char str[100];
	sprintf(str, "%d",queue_id);
 8001908:	f107 0320 	add.w	r3, r7, #32
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	4915      	ldr	r1, [pc, #84]	; (8001964 <tm_queue_create+0x64>)
 8001910:	4618      	mov	r0, r3
 8001912:	f008 fabd 	bl	8009e90 <siprintf>
	osMessageQueueAttr_t queue_attr = {
 8001916:	f107 0308 	add.w	r3, r7, #8
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	609a      	str	r2, [r3, #8]
 8001922:	60da      	str	r2, [r3, #12]
 8001924:	611a      	str	r2, [r3, #16]
 8001926:	615a      	str	r2, [r3, #20]
 8001928:	f107 0320 	add.w	r3, r7, #32
 800192c:	60bb      	str	r3, [r7, #8]
	        .attr_bits = 0U,        // No special attributes needed
	        .cb_mem = NULL,         // Allocate memory from the heap
	        .cb_size = 0U           // Use default size
	    };

	    osMessageQueueId_t queue = osMessageQueueNew(TM_CMSIS_QUEUE_SIZE, sizeof(unsigned long), &queue_attr);
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	461a      	mov	r2, r3
 8001934:	2104      	movs	r1, #4
 8001936:	20c8      	movs	r0, #200	; 0xc8
 8001938:	f005 f94c 	bl	8006bd4 <osMessageQueueNew>
 800193c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	    if (queue == NULL) {
 8001940:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <tm_queue_create+0x4c>
	        return TM_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e006      	b.n	800195a <tm_queue_create+0x5a>
	    }

	    // Save the queue ID in the global variable for future use
	    tm_queue_array[queue_id] = queue;
 800194c:	4906      	ldr	r1, [pc, #24]	; (8001968 <tm_queue_create+0x68>)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001954:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	    return TM_SUCCESS;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3788      	adds	r7, #136	; 0x88
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	0800b074 	.word	0x0800b074
 8001968:	20000388 	.word	0x20000388

0800196c <tm_queue_send>:


/* This function sends a 16-byte message to the specified queue.  If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int  tm_queue_send(int queue_id, unsigned long *message_ptr)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
	        return TM_ERROR;
	    }

	    return TM_SUCCESS;*/

	    for (int i = 0; i < (sizeof(message_ptr) / sizeof(unsigned long)); i++) {
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	e014      	b.n	80019a6 <tm_queue_send+0x3a>
	        osStatus_t status = osMessageQueuePut( tm_queue_array[queue_id], &message_ptr[i], 0U, 0U);
 800197c:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <tm_queue_send+0x4c>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	18d1      	adds	r1, r2, r3
 800198c:	2300      	movs	r3, #0
 800198e:	2200      	movs	r2, #0
 8001990:	f005 f994 	bl	8006cbc <osMessageQueuePut>
 8001994:	60b8      	str	r0, [r7, #8]
	        if (status != osOK) {
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <tm_queue_send+0x34>
	            return TM_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e006      	b.n	80019ae <tm_queue_send+0x42>
	    for (int i = 0; i < (sizeof(message_ptr) / sizeof(unsigned long)); i++) {
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3301      	adds	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0e7      	beq.n	800197c <tm_queue_send+0x10>
	        }
	    }
	    return TM_SUCCESS;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000388 	.word	0x20000388

080019bc <tm_queue_receive>:


/* This function receives a 16-byte message from the specified queue.  If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int  tm_queue_receive(int queue_id, unsigned long *message_ptr)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	   	    if (status != osOK) {
	   	        return TM_ERROR;
	   	    }

	   	    return TM_SUCCESS;*/
	osMessageQueueId_t queue = tm_queue_array[queue_id];
 80019c6:	4a1b      	ldr	r2, [pc, #108]	; (8001a34 <tm_queue_receive+0x78>)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ce:	613b      	str	r3, [r7, #16]
	uint32_t message_count = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61fb      	str	r3, [r7, #28]
	unsigned long *message_buf_ptr = message_ptr;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	61bb      	str	r3, [r7, #24]

	for (int i = 0; i < (sizeof(message_ptr) / sizeof(unsigned long)); i++) {
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
 80019dc:	e01a      	b.n	8001a14 <tm_queue_receive+0x58>
	    osStatus_t status = osMessageQueueGet(queue, message_buf_ptr, NULL, osWaitForever);
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
 80019e2:	2200      	movs	r2, #0
 80019e4:	69b9      	ldr	r1, [r7, #24]
 80019e6:	6938      	ldr	r0, [r7, #16]
 80019e8:	f005 f9c8 	bl	8006d7c <osMessageQueueGet>
 80019ec:	60f8      	str	r0, [r7, #12]
	    if (status == osOK) {
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d106      	bne.n	8001a02 <tm_queue_receive+0x46>
	        message_buf_ptr++;
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	3304      	adds	r3, #4
 80019f8:	61bb      	str	r3, [r7, #24]
	        message_count++;
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	3301      	adds	r3, #1
 80019fe:	61fb      	str	r3, [r7, #28]
 8001a00:	e005      	b.n	8001a0e <tm_queue_receive+0x52>
	    } else if (status == osErrorResource) {
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f113 0f03 	cmn.w	r3, #3
 8001a08:	d008      	beq.n	8001a1c <tm_queue_receive+0x60>
	        // Queue is empty
	        break;
	    } else {
	        // Other error occurred
	        return TM_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e00d      	b.n	8001a2a <tm_queue_receive+0x6e>
	for (int i = 0; i < (sizeof(message_ptr) / sizeof(unsigned long)); i++) {
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	3301      	adds	r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d0e1      	beq.n	80019de <tm_queue_receive+0x22>
 8001a1a:	e000      	b.n	8001a1e <tm_queue_receive+0x62>
	        break;
 8001a1c:	bf00      	nop
	    }
	}

	if (message_count == 0) {
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d101      	bne.n	8001a28 <tm_queue_receive+0x6c>
	    return TM_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <tm_queue_receive+0x6e>
	}

	return TM_SUCCESS;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3720      	adds	r7, #32
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000388 	.word	0x20000388

08001a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a70 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a3c:	480d      	ldr	r0, [pc, #52]	; (8001a74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a3e:	490e      	ldr	r1, [pc, #56]	; (8001a78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a40:	4a0e      	ldr	r2, [pc, #56]	; (8001a7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a44:	e002      	b.n	8001a4c <LoopCopyDataInit>

08001a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a4a:	3304      	adds	r3, #4

08001a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a50:	d3f9      	bcc.n	8001a46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a52:	4a0b      	ldr	r2, [pc, #44]	; (8001a80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a54:	4c0b      	ldr	r4, [pc, #44]	; (8001a84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a58:	e001      	b.n	8001a5e <LoopFillZerobss>

08001a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a5c:	3204      	adds	r2, #4

08001a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a60:	d3fb      	bcc.n	8001a5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a62:	f7ff fe2b 	bl	80016bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a66:	f008 f85b 	bl	8009b20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a6a:	f7fe fdc3 	bl	80005f4 <main>
  bx  lr    
 8001a6e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001a70:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a78:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001a7c:	0800b170 	.word	0x0800b170
  ldr r2, =_sbss
 8001a80:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001a84:	20009400 	.word	0x20009400

08001a88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a88:	e7fe      	b.n	8001a88 <ADC_IRQHandler>
	...

08001a8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a90:	4b0e      	ldr	r3, [pc, #56]	; (8001acc <HAL_Init+0x40>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0d      	ldr	r2, [pc, #52]	; (8001acc <HAL_Init+0x40>)
 8001a96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <HAL_Init+0x40>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a0a      	ldr	r2, [pc, #40]	; (8001acc <HAL_Init+0x40>)
 8001aa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001aa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aa8:	4b08      	ldr	r3, [pc, #32]	; (8001acc <HAL_Init+0x40>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a07      	ldr	r2, [pc, #28]	; (8001acc <HAL_Init+0x40>)
 8001aae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ab2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ab4:	2003      	movs	r0, #3
 8001ab6:	f000 f8d8 	bl	8001c6a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aba:	2000      	movs	r0, #0
 8001abc:	f7ff fcbc 	bl	8001438 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ac0:	f7ff f95c 	bl	8000d7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023c00 	.word	0x40023c00

08001ad0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ad4:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <HAL_IncTick+0x20>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <HAL_IncTick+0x24>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4413      	add	r3, r2
 8001ae0:	4a04      	ldr	r2, [pc, #16]	; (8001af4 <HAL_IncTick+0x24>)
 8001ae2:	6013      	str	r3, [r2, #0]
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	20000008 	.word	0x20000008
 8001af4:	20000390 	.word	0x20000390

08001af8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return uwTick;
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <HAL_GetTick+0x14>)
 8001afe:	681b      	ldr	r3, [r3, #0]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000390 	.word	0x20000390

08001b10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b20:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b42:	4a04      	ldr	r2, [pc, #16]	; (8001b54 <__NVIC_SetPriorityGrouping+0x44>)
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	60d3      	str	r3, [r2, #12]
}
 8001b48:	bf00      	nop
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b5c:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <__NVIC_GetPriorityGrouping+0x18>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	0a1b      	lsrs	r3, r3, #8
 8001b62:	f003 0307 	and.w	r3, r3, #7
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	db0b      	blt.n	8001b9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	f003 021f 	and.w	r2, r3, #31
 8001b8c:	4907      	ldr	r1, [pc, #28]	; (8001bac <__NVIC_EnableIRQ+0x38>)
 8001b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b92:	095b      	lsrs	r3, r3, #5
 8001b94:	2001      	movs	r0, #1
 8001b96:	fa00 f202 	lsl.w	r2, r0, r2
 8001b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	6039      	str	r1, [r7, #0]
 8001bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	db0a      	blt.n	8001bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	490c      	ldr	r1, [pc, #48]	; (8001bfc <__NVIC_SetPriority+0x4c>)
 8001bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bce:	0112      	lsls	r2, r2, #4
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd8:	e00a      	b.n	8001bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4908      	ldr	r1, [pc, #32]	; (8001c00 <__NVIC_SetPriority+0x50>)
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	3b04      	subs	r3, #4
 8001be8:	0112      	lsls	r2, r2, #4
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	440b      	add	r3, r1
 8001bee:	761a      	strb	r2, [r3, #24]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000e100 	.word	0xe000e100
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b089      	sub	sp, #36	; 0x24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f1c3 0307 	rsb	r3, r3, #7
 8001c1e:	2b04      	cmp	r3, #4
 8001c20:	bf28      	it	cs
 8001c22:	2304      	movcs	r3, #4
 8001c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d902      	bls.n	8001c34 <NVIC_EncodePriority+0x30>
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	3b03      	subs	r3, #3
 8001c32:	e000      	b.n	8001c36 <NVIC_EncodePriority+0x32>
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	f04f 32ff 	mov.w	r2, #4294967295
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43da      	mvns	r2, r3
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	401a      	ands	r2, r3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	43d9      	mvns	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	4313      	orrs	r3, r2
         );
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3724      	adds	r7, #36	; 0x24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f7ff ff4c 	bl	8001b10 <__NVIC_SetPriorityGrouping>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
 8001c8c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c92:	f7ff ff61 	bl	8001b58 <__NVIC_GetPriorityGrouping>
 8001c96:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	6978      	ldr	r0, [r7, #20]
 8001c9e:	f7ff ffb1 	bl	8001c04 <NVIC_EncodePriority>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ca8:	4611      	mov	r1, r2
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff ff80 	bl	8001bb0 <__NVIC_SetPriority>
}
 8001cb0:	bf00      	nop
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ff54 	bl	8001b74 <__NVIC_EnableIRQ>
}
 8001ccc:	bf00      	nop
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e00e      	b.n	8001d04 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	795b      	ldrb	r3, [r3, #5]
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d105      	bne.n	8001cfc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff f86c 	bl	8000dd4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e03b      	b.n	8001d96 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d106      	bne.n	8001d38 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff f870 	bl	8000e18 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685a      	ldr	r2, [r3, #4]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	430a      	orrs	r2, r1
 8001d54:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d5c:	f023 0107 	bic.w	r1, r3, #7
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001d76:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	68d1      	ldr	r1, [r2, #12]
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6812      	ldr	r2, [r2, #0]
 8001d82:	430b      	orrs	r3, r1
 8001d84:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b084      	sub	sp, #16
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d026      	beq.n	8001e0e <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d021      	beq.n	8001e0e <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001dd8:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dde:	f043 0201 	orr.w	r2, r3, #1
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2201      	movs	r2, #1
 8001dec:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2204      	movs	r2, #4
 8001df2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f003 0320 	and.w	r3, r3, #32
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d026      	beq.n	8001e66 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d021      	beq.n	8001e66 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e30:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2220      	movs	r2, #32
 8001e38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e3e:	f043 0202 	orr.w	r2, r3, #2
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2204      	movs	r2, #4
 8001e4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f003 0308 	and.w	r3, r3, #8
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d026      	beq.n	8001ebe <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d021      	beq.n	8001ebe <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e88:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2208      	movs	r2, #8
 8001e90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e96:	f043 0204 	orr.w	r2, r3, #4
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2204      	movs	r2, #4
 8001ea2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d013      	beq.n	8001ef0 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d00e      	beq.n	8001ef0 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ee0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f853 	bl	8001f96 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d024      	beq.n	8001f44 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d01f      	beq.n	8001f44 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001f12:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f003 0310 	and.w	r3, r3, #16
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d01f      	beq.n	8001f8e <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d01a      	beq.n	8001f8e <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f66:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2210      	movs	r2, #16
 8001f6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 f80e 	bl	8001faa <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
	...

08001fc0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b087      	sub	sp, #28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <HAL_DMA2D_ConfigLayer+0x20>
 8001fdc:	2302      	movs	r3, #2
 8001fde:	e079      	b.n	80020d4 <HAL_DMA2D_ConfigLayer+0x114>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2202      	movs	r2, #2
 8001fec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	011b      	lsls	r3, r3, #4
 8001ff4:	3318      	adds	r3, #24
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	041b      	lsls	r3, r3, #16
 8002006:	4313      	orrs	r3, r2
 8002008:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800200a:	4b35      	ldr	r3, [pc, #212]	; (80020e0 <HAL_DMA2D_ConfigLayer+0x120>)
 800200c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	2b0a      	cmp	r3, #10
 8002014:	d003      	beq.n	800201e <HAL_DMA2D_ConfigLayer+0x5e>
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b09      	cmp	r3, #9
 800201c:	d107      	bne.n	800202e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002026:	697a      	ldr	r2, [r7, #20]
 8002028:	4313      	orrs	r3, r2
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	e005      	b.n	800203a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	061b      	lsls	r3, r3, #24
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	4313      	orrs	r3, r2
 8002038:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d120      	bne.n	8002082 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	43db      	mvns	r3, r3
 800204a:	ea02 0103 	and.w	r1, r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	697a      	ldr	r2, [r7, #20]
 8002054:	430a      	orrs	r2, r1
 8002056:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	6812      	ldr	r2, [r2, #0]
 8002060:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b0a      	cmp	r3, #10
 8002068:	d003      	beq.n	8002072 <HAL_DMA2D_ConfigLayer+0xb2>
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b09      	cmp	r3, #9
 8002070:	d127      	bne.n	80020c2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	68da      	ldr	r2, [r3, #12]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800207e:	629a      	str	r2, [r3, #40]	; 0x28
 8002080:	e01f      	b.n	80020c2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	69da      	ldr	r2, [r3, #28]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	43db      	mvns	r3, r3
 800208c:	ea02 0103 	and.w	r1, r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	430a      	orrs	r2, r1
 8002098:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	6812      	ldr	r2, [r2, #0]
 80020a2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	2b0a      	cmp	r3, #10
 80020aa:	d003      	beq.n	80020b4 <HAL_DMA2D_ConfigLayer+0xf4>
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b09      	cmp	r3, #9
 80020b2:	d106      	bne.n	80020c2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	68da      	ldr	r2, [r3, #12]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80020c0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	371c      	adds	r7, #28
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	ff03000f 	.word	0xff03000f

080020e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b089      	sub	sp, #36	; 0x24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020f2:	2300      	movs	r3, #0
 80020f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	61fb      	str	r3, [r7, #28]
 80020fe:	e177      	b.n	80023f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002100:	2201      	movs	r2, #1
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	4013      	ands	r3, r2
 8002112:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	429a      	cmp	r2, r3
 800211a:	f040 8166 	bne.w	80023ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f003 0303 	and.w	r3, r3, #3
 8002126:	2b01      	cmp	r3, #1
 8002128:	d005      	beq.n	8002136 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002132:	2b02      	cmp	r3, #2
 8002134:	d130      	bne.n	8002198 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	2203      	movs	r2, #3
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4013      	ands	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4313      	orrs	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800216c:	2201      	movs	r2, #1
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4013      	ands	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	091b      	lsrs	r3, r3, #4
 8002182:	f003 0201 	and.w	r2, r3, #1
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	2b03      	cmp	r3, #3
 80021a2:	d017      	beq.n	80021d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	2203      	movs	r2, #3
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4013      	ands	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 0303 	and.w	r3, r3, #3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d123      	bne.n	8002228 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	08da      	lsrs	r2, r3, #3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3208      	adds	r2, #8
 80021e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	220f      	movs	r2, #15
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4013      	ands	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	691a      	ldr	r2, [r3, #16]
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	f003 0307 	and.w	r3, r3, #7
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	08da      	lsrs	r2, r3, #3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3208      	adds	r2, #8
 8002222:	69b9      	ldr	r1, [r7, #24]
 8002224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	2203      	movs	r2, #3
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	4013      	ands	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f003 0203 	and.w	r2, r3, #3
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4313      	orrs	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002264:	2b00      	cmp	r3, #0
 8002266:	f000 80c0 	beq.w	80023ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	4b66      	ldr	r3, [pc, #408]	; (8002408 <HAL_GPIO_Init+0x324>)
 8002270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002272:	4a65      	ldr	r2, [pc, #404]	; (8002408 <HAL_GPIO_Init+0x324>)
 8002274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002278:	6453      	str	r3, [r2, #68]	; 0x44
 800227a:	4b63      	ldr	r3, [pc, #396]	; (8002408 <HAL_GPIO_Init+0x324>)
 800227c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002286:	4a61      	ldr	r2, [pc, #388]	; (800240c <HAL_GPIO_Init+0x328>)
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	089b      	lsrs	r3, r3, #2
 800228c:	3302      	adds	r3, #2
 800228e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002292:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	220f      	movs	r2, #15
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4013      	ands	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a58      	ldr	r2, [pc, #352]	; (8002410 <HAL_GPIO_Init+0x32c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d037      	beq.n	8002322 <HAL_GPIO_Init+0x23e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a57      	ldr	r2, [pc, #348]	; (8002414 <HAL_GPIO_Init+0x330>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d031      	beq.n	800231e <HAL_GPIO_Init+0x23a>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a56      	ldr	r2, [pc, #344]	; (8002418 <HAL_GPIO_Init+0x334>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d02b      	beq.n	800231a <HAL_GPIO_Init+0x236>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a55      	ldr	r2, [pc, #340]	; (800241c <HAL_GPIO_Init+0x338>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d025      	beq.n	8002316 <HAL_GPIO_Init+0x232>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a54      	ldr	r2, [pc, #336]	; (8002420 <HAL_GPIO_Init+0x33c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d01f      	beq.n	8002312 <HAL_GPIO_Init+0x22e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a53      	ldr	r2, [pc, #332]	; (8002424 <HAL_GPIO_Init+0x340>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d019      	beq.n	800230e <HAL_GPIO_Init+0x22a>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a52      	ldr	r2, [pc, #328]	; (8002428 <HAL_GPIO_Init+0x344>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d013      	beq.n	800230a <HAL_GPIO_Init+0x226>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a51      	ldr	r2, [pc, #324]	; (800242c <HAL_GPIO_Init+0x348>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00d      	beq.n	8002306 <HAL_GPIO_Init+0x222>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a50      	ldr	r2, [pc, #320]	; (8002430 <HAL_GPIO_Init+0x34c>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d007      	beq.n	8002302 <HAL_GPIO_Init+0x21e>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4f      	ldr	r2, [pc, #316]	; (8002434 <HAL_GPIO_Init+0x350>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d101      	bne.n	80022fe <HAL_GPIO_Init+0x21a>
 80022fa:	2309      	movs	r3, #9
 80022fc:	e012      	b.n	8002324 <HAL_GPIO_Init+0x240>
 80022fe:	230a      	movs	r3, #10
 8002300:	e010      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002302:	2308      	movs	r3, #8
 8002304:	e00e      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002306:	2307      	movs	r3, #7
 8002308:	e00c      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800230a:	2306      	movs	r3, #6
 800230c:	e00a      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800230e:	2305      	movs	r3, #5
 8002310:	e008      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002312:	2304      	movs	r3, #4
 8002314:	e006      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002316:	2303      	movs	r3, #3
 8002318:	e004      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800231a:	2302      	movs	r3, #2
 800231c:	e002      	b.n	8002324 <HAL_GPIO_Init+0x240>
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <HAL_GPIO_Init+0x240>
 8002322:	2300      	movs	r3, #0
 8002324:	69fa      	ldr	r2, [r7, #28]
 8002326:	f002 0203 	and.w	r2, r2, #3
 800232a:	0092      	lsls	r2, r2, #2
 800232c:	4093      	lsls	r3, r2
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4313      	orrs	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002334:	4935      	ldr	r1, [pc, #212]	; (800240c <HAL_GPIO_Init+0x328>)
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	089b      	lsrs	r3, r3, #2
 800233a:	3302      	adds	r3, #2
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002342:	4b3d      	ldr	r3, [pc, #244]	; (8002438 <HAL_GPIO_Init+0x354>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002366:	4a34      	ldr	r2, [pc, #208]	; (8002438 <HAL_GPIO_Init+0x354>)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800236c:	4b32      	ldr	r3, [pc, #200]	; (8002438 <HAL_GPIO_Init+0x354>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002390:	4a29      	ldr	r2, [pc, #164]	; (8002438 <HAL_GPIO_Init+0x354>)
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002396:	4b28      	ldr	r3, [pc, #160]	; (8002438 <HAL_GPIO_Init+0x354>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	43db      	mvns	r3, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4013      	ands	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023ba:	4a1f      	ldr	r2, [pc, #124]	; (8002438 <HAL_GPIO_Init+0x354>)
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023c0:	4b1d      	ldr	r3, [pc, #116]	; (8002438 <HAL_GPIO_Init+0x354>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023e4:	4a14      	ldr	r2, [pc, #80]	; (8002438 <HAL_GPIO_Init+0x354>)
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3301      	adds	r3, #1
 80023ee:	61fb      	str	r3, [r7, #28]
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	2b0f      	cmp	r3, #15
 80023f4:	f67f ae84 	bls.w	8002100 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	3724      	adds	r7, #36	; 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	40023800 	.word	0x40023800
 800240c:	40013800 	.word	0x40013800
 8002410:	40020000 	.word	0x40020000
 8002414:	40020400 	.word	0x40020400
 8002418:	40020800 	.word	0x40020800
 800241c:	40020c00 	.word	0x40020c00
 8002420:	40021000 	.word	0x40021000
 8002424:	40021400 	.word	0x40021400
 8002428:	40021800 	.word	0x40021800
 800242c:	40021c00 	.word	0x40021c00
 8002430:	40022000 	.word	0x40022000
 8002434:	40022400 	.word	0x40022400
 8002438:	40013c00 	.word	0x40013c00

0800243c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
 8002448:	4613      	mov	r3, r2
 800244a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800244c:	787b      	ldrb	r3, [r7, #1]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002452:	887a      	ldrh	r2, [r7, #2]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002458:	e003      	b.n	8002462 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800245a:	887b      	ldrh	r3, [r7, #2]
 800245c:	041a      	lsls	r2, r3, #16
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	619a      	str	r2, [r3, #24]
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b086      	sub	sp, #24
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f003 ff86 	bl	8006396 <USB_GetMode>
 800248a:	4603      	mov	r3, r0
 800248c:	2b01      	cmp	r3, #1
 800248e:	f040 80f6 	bne.w	800267e <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f003 ff6a 	bl	8006370 <USB_ReadInterrupts>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 80ec 	beq.w	800267c <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f003 ff61 	bl	8006370 <USB_ReadInterrupts>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024b8:	d104      	bne.n	80024c4 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80024c2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f003 ff51 	bl	8006370 <USB_ReadInterrupts>
 80024ce:	4603      	mov	r3, r0
 80024d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024d8:	d104      	bne.n	80024e4 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80024e2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f003 ff41 	bl	8006370 <USB_ReadInterrupts>
 80024ee:	4603      	mov	r3, r0
 80024f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024f8:	d104      	bne.n	8002504 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002502:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4618      	mov	r0, r3
 800250a:	f003 ff31 	bl	8006370 <USB_ReadInterrupts>
 800250e:	4603      	mov	r3, r0
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b02      	cmp	r3, #2
 8002516:	d103      	bne.n	8002520 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2202      	movs	r2, #2
 800251e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f003 ff23 	bl	8006370 <USB_ReadInterrupts>
 800252a:	4603      	mov	r3, r0
 800252c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002530:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002534:	d11c      	bne.n	8002570 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800253e:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	2b00      	cmp	r3, #0
 800254e:	d10f      	bne.n	8002570 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002550:	2110      	movs	r1, #16
 8002552:	6938      	ldr	r0, [r7, #16]
 8002554:	f003 fe50 	bl	80061f8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002558:	6938      	ldr	r0, [r7, #16]
 800255a:	f003 fe81 	bl	8006260 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2101      	movs	r1, #1
 8002564:	4618      	mov	r0, r3
 8002566:	f003 ff24 	bl	80063b2 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f007 fa4e 	bl	8009a0c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f003 fefb 	bl	8006370 <USB_ReadInterrupts>
 800257a:	4603      	mov	r3, r0
 800257c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002580:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002584:	d102      	bne.n	800258c <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f001 f829 	bl	80035de <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f003 feed 	bl	8006370 <USB_ReadInterrupts>
 8002596:	4603      	mov	r3, r0
 8002598:	f003 0308 	and.w	r3, r3, #8
 800259c:	2b08      	cmp	r3, #8
 800259e:	d106      	bne.n	80025ae <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f007 fa17 	bl	80099d4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2208      	movs	r2, #8
 80025ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f003 fedc 	bl	8006370 <USB_ReadInterrupts>
 80025b8:	4603      	mov	r3, r0
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2b10      	cmp	r3, #16
 80025c0:	d101      	bne.n	80025c6 <HAL_HCD_IRQHandler+0x158>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <HAL_HCD_IRQHandler+0x15a>
 80025c6:	2300      	movs	r3, #0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d012      	beq.n	80025f2 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	699a      	ldr	r2, [r3, #24]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0210 	bic.w	r2, r2, #16
 80025da:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f000 ff2c 	bl	800343a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699a      	ldr	r2, [r3, #24]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f042 0210 	orr.w	r2, r2, #16
 80025f0:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f003 feba 	bl	8006370 <USB_ReadInterrupts>
 80025fc:	4603      	mov	r3, r0
 80025fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002602:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002606:	d13a      	bne.n	800267e <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4618      	mov	r0, r3
 800260e:	f003 ff0a 	bl	8006426 <USB_HC_ReadInterrupt>
 8002612:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	e025      	b.n	8002666 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f003 030f 	and.w	r3, r3, #15
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	fa22 f303 	lsr.w	r3, r2, r3
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b00      	cmp	r3, #0
 800262c:	d018      	beq.n	8002660 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	015a      	lsls	r2, r3, #5
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4413      	add	r3, r2
 8002636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002644:	d106      	bne.n	8002654 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	4619      	mov	r1, r3
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f000 f836 	bl	80026be <HCD_HC_IN_IRQHandler>
 8002652:	e005      	b.n	8002660 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	b2db      	uxtb	r3, r3
 8002658:	4619      	mov	r1, r3
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 fb84 	bl	8002d68 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	3301      	adds	r3, #1
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	429a      	cmp	r2, r3
 800266e:	d3d4      	bcc.n	800261a <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002678:	615a      	str	r2, [r3, #20]
 800267a:	e000      	b.n	800267e <HAL_HCD_IRQHandler+0x210>
      return;
 800267c:	bf00      	nop
    }
  }
}
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002692:	2b01      	cmp	r3, #1
 8002694:	d101      	bne.n	800269a <HAL_HCD_Stop+0x16>
 8002696:	2302      	movs	r3, #2
 8002698:	e00d      	b.n	80026b6 <HAL_HCD_Stop+0x32>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f003 ffca 	bl	8006640 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b086      	sub	sp, #24
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	460b      	mov	r3, r1
 80026c8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80026d4:	78fb      	ldrb	r3, [r7, #3]
 80026d6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	015a      	lsls	r2, r3, #5
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	4413      	add	r3, r2
 80026e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f003 0304 	and.w	r3, r3, #4
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d11a      	bne.n	8002724 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	015a      	lsls	r2, r3, #5
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	4413      	add	r3, r2
 80026f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026fa:	461a      	mov	r2, r3
 80026fc:	2304      	movs	r3, #4
 80026fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	212c      	movs	r1, #44	; 0x2c
 8002706:	fb01 f303 	mul.w	r3, r1, r3
 800270a:	4413      	add	r3, r2
 800270c:	3361      	adds	r3, #97	; 0x61
 800270e:	2206      	movs	r2, #6
 8002710:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	4611      	mov	r1, r2
 800271c:	4618      	mov	r0, r3
 800271e:	f003 fe93 	bl	8006448 <USB_HC_Halt>
 8002722:	e0af      	b.n	8002884 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	015a      	lsls	r2, r3, #5
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	4413      	add	r3, r2
 800272c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800273a:	d11b      	bne.n	8002774 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	015a      	lsls	r2, r3, #5
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	4413      	add	r3, r2
 8002744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002748:	461a      	mov	r2, r3
 800274a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800274e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	212c      	movs	r1, #44	; 0x2c
 8002756:	fb01 f303 	mul.w	r3, r1, r3
 800275a:	4413      	add	r3, r2
 800275c:	3361      	adds	r3, #97	; 0x61
 800275e:	2207      	movs	r2, #7
 8002760:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	b2d2      	uxtb	r2, r2
 800276a:	4611      	mov	r1, r2
 800276c:	4618      	mov	r0, r3
 800276e:	f003 fe6b 	bl	8006448 <USB_HC_Halt>
 8002772:	e087      	b.n	8002884 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	015a      	lsls	r2, r3, #5
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	4413      	add	r3, r2
 800277c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f003 0320 	and.w	r3, r3, #32
 8002786:	2b20      	cmp	r3, #32
 8002788:	d109      	bne.n	800279e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	015a      	lsls	r2, r3, #5
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	4413      	add	r3, r2
 8002792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002796:	461a      	mov	r2, r3
 8002798:	2320      	movs	r3, #32
 800279a:	6093      	str	r3, [r2, #8]
 800279c:	e072      	b.n	8002884 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	015a      	lsls	r2, r3, #5
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	4413      	add	r3, r2
 80027a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0308 	and.w	r3, r3, #8
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	d11a      	bne.n	80027ea <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	015a      	lsls	r2, r3, #5
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	4413      	add	r3, r2
 80027bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027c0:	461a      	mov	r2, r3
 80027c2:	2308      	movs	r3, #8
 80027c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	212c      	movs	r1, #44	; 0x2c
 80027cc:	fb01 f303 	mul.w	r3, r1, r3
 80027d0:	4413      	add	r3, r2
 80027d2:	3361      	adds	r3, #97	; 0x61
 80027d4:	2205      	movs	r2, #5
 80027d6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	4611      	mov	r1, r2
 80027e2:	4618      	mov	r0, r3
 80027e4:	f003 fe30 	bl	8006448 <USB_HC_Halt>
 80027e8:	e04c      	b.n	8002884 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	015a      	lsls	r2, r3, #5
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	4413      	add	r3, r2
 80027f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002800:	d11b      	bne.n	800283a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	015a      	lsls	r2, r3, #5
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4413      	add	r3, r2
 800280a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800280e:	461a      	mov	r2, r3
 8002810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002814:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	212c      	movs	r1, #44	; 0x2c
 800281c:	fb01 f303 	mul.w	r3, r1, r3
 8002820:	4413      	add	r3, r2
 8002822:	3361      	adds	r3, #97	; 0x61
 8002824:	2208      	movs	r2, #8
 8002826:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	b2d2      	uxtb	r2, r2
 8002830:	4611      	mov	r1, r2
 8002832:	4618      	mov	r0, r3
 8002834:	f003 fe08 	bl	8006448 <USB_HC_Halt>
 8002838:	e024      	b.n	8002884 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	015a      	lsls	r2, r3, #5
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4413      	add	r3, r2
 8002842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800284c:	2b80      	cmp	r3, #128	; 0x80
 800284e:	d119      	bne.n	8002884 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	4413      	add	r3, r2
 8002858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800285c:	461a      	mov	r2, r3
 800285e:	2380      	movs	r3, #128	; 0x80
 8002860:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	212c      	movs	r1, #44	; 0x2c
 8002868:	fb01 f303 	mul.w	r3, r1, r3
 800286c:	4413      	add	r3, r2
 800286e:	3361      	adds	r3, #97	; 0x61
 8002870:	2206      	movs	r2, #6
 8002872:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	4611      	mov	r1, r2
 800287e:	4618      	mov	r0, r3
 8002880:	f003 fde2 	bl	8006448 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	015a      	lsls	r2, r3, #5
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	4413      	add	r3, r2
 800288c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800289a:	d112      	bne.n	80028c2 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f003 fdce 	bl	8006448 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	015a      	lsls	r2, r3, #5
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	4413      	add	r3, r2
 80028b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028b8:	461a      	mov	r2, r3
 80028ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028be:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80028c0:	e24e      	b.n	8002d60 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	015a      	lsls	r2, r3, #5
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4413      	add	r3, r2
 80028ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	f040 80df 	bne.w	8002a98 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d019      	beq.n	8002916 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	212c      	movs	r1, #44	; 0x2c
 80028e8:	fb01 f303 	mul.w	r3, r1, r3
 80028ec:	4413      	add	r3, r2
 80028ee:	3348      	adds	r3, #72	; 0x48
 80028f0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	0159      	lsls	r1, r3, #5
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	440b      	add	r3, r1
 80028fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002904:	1ad2      	subs	r2, r2, r3
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	202c      	movs	r0, #44	; 0x2c
 800290c:	fb00 f303 	mul.w	r3, r0, r3
 8002910:	440b      	add	r3, r1
 8002912:	3350      	adds	r3, #80	; 0x50
 8002914:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	212c      	movs	r1, #44	; 0x2c
 800291c:	fb01 f303 	mul.w	r3, r1, r3
 8002920:	4413      	add	r3, r2
 8002922:	3361      	adds	r3, #97	; 0x61
 8002924:	2201      	movs	r2, #1
 8002926:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	212c      	movs	r1, #44	; 0x2c
 800292e:	fb01 f303 	mul.w	r3, r1, r3
 8002932:	4413      	add	r3, r2
 8002934:	335c      	adds	r3, #92	; 0x5c
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	015a      	lsls	r2, r3, #5
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	4413      	add	r3, r2
 8002942:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002946:	461a      	mov	r2, r3
 8002948:	2301      	movs	r3, #1
 800294a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	212c      	movs	r1, #44	; 0x2c
 8002952:	fb01 f303 	mul.w	r3, r1, r3
 8002956:	4413      	add	r3, r2
 8002958:	333f      	adds	r3, #63	; 0x3f
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d009      	beq.n	8002974 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	212c      	movs	r1, #44	; 0x2c
 8002966:	fb01 f303 	mul.w	r3, r1, r3
 800296a:	4413      	add	r3, r2
 800296c:	333f      	adds	r3, #63	; 0x3f
 800296e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002970:	2b02      	cmp	r3, #2
 8002972:	d111      	bne.n	8002998 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	b2d2      	uxtb	r2, r2
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	f003 fd62 	bl	8006448 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	015a      	lsls	r2, r3, #5
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	4413      	add	r3, r2
 800298c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002990:	461a      	mov	r2, r3
 8002992:	2310      	movs	r3, #16
 8002994:	6093      	str	r3, [r2, #8]
 8002996:	e03a      	b.n	8002a0e <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	212c      	movs	r1, #44	; 0x2c
 800299e:	fb01 f303 	mul.w	r3, r1, r3
 80029a2:	4413      	add	r3, r2
 80029a4:	333f      	adds	r3, #63	; 0x3f
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d009      	beq.n	80029c0 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	212c      	movs	r1, #44	; 0x2c
 80029b2:	fb01 f303 	mul.w	r3, r1, r3
 80029b6:	4413      	add	r3, r2
 80029b8:	333f      	adds	r3, #63	; 0x3f
 80029ba:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d126      	bne.n	8002a0e <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	015a      	lsls	r2, r3, #5
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	4413      	add	r3, r2
 80029c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	0151      	lsls	r1, r2, #5
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	440a      	add	r2, r1
 80029d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80029de:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	212c      	movs	r1, #44	; 0x2c
 80029e6:	fb01 f303 	mul.w	r3, r1, r3
 80029ea:	4413      	add	r3, r2
 80029ec:	3360      	adds	r3, #96	; 0x60
 80029ee:	2201      	movs	r2, #1
 80029f0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	b2d9      	uxtb	r1, r3
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	202c      	movs	r0, #44	; 0x2c
 80029fc:	fb00 f303 	mul.w	r3, r0, r3
 8002a00:	4413      	add	r3, r2
 8002a02:	3360      	adds	r3, #96	; 0x60
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	461a      	mov	r2, r3
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f007 f80d 	bl	8009a28 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d12b      	bne.n	8002a6e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	212c      	movs	r1, #44	; 0x2c
 8002a1c:	fb01 f303 	mul.w	r3, r1, r3
 8002a20:	4413      	add	r3, r2
 8002a22:	3348      	adds	r3, #72	; 0x48
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6879      	ldr	r1, [r7, #4]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	202c      	movs	r0, #44	; 0x2c
 8002a2c:	fb00 f202 	mul.w	r2, r0, r2
 8002a30:	440a      	add	r2, r1
 8002a32:	3240      	adds	r2, #64	; 0x40
 8002a34:	8812      	ldrh	r2, [r2, #0]
 8002a36:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 818e 	beq.w	8002d60 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	212c      	movs	r1, #44	; 0x2c
 8002a4a:	fb01 f303 	mul.w	r3, r1, r3
 8002a4e:	4413      	add	r3, r2
 8002a50:	3354      	adds	r3, #84	; 0x54
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	f083 0301 	eor.w	r3, r3, #1
 8002a58:	b2d8      	uxtb	r0, r3
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	212c      	movs	r1, #44	; 0x2c
 8002a60:	fb01 f303 	mul.w	r3, r1, r3
 8002a64:	4413      	add	r3, r2
 8002a66:	3354      	adds	r3, #84	; 0x54
 8002a68:	4602      	mov	r2, r0
 8002a6a:	701a      	strb	r2, [r3, #0]
}
 8002a6c:	e178      	b.n	8002d60 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	212c      	movs	r1, #44	; 0x2c
 8002a74:	fb01 f303 	mul.w	r3, r1, r3
 8002a78:	4413      	add	r3, r2
 8002a7a:	3354      	adds	r3, #84	; 0x54
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	f083 0301 	eor.w	r3, r3, #1
 8002a82:	b2d8      	uxtb	r0, r3
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	212c      	movs	r1, #44	; 0x2c
 8002a8a:	fb01 f303 	mul.w	r3, r1, r3
 8002a8e:	4413      	add	r3, r2
 8002a90:	3354      	adds	r3, #84	; 0x54
 8002a92:	4602      	mov	r2, r0
 8002a94:	701a      	strb	r2, [r3, #0]
}
 8002a96:	e163      	b.n	8002d60 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	015a      	lsls	r2, r3, #5
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	f040 80f6 	bne.w	8002c9c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	212c      	movs	r1, #44	; 0x2c
 8002ab6:	fb01 f303 	mul.w	r3, r1, r3
 8002aba:	4413      	add	r3, r2
 8002abc:	3361      	adds	r3, #97	; 0x61
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d109      	bne.n	8002ad8 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	212c      	movs	r1, #44	; 0x2c
 8002aca:	fb01 f303 	mul.w	r3, r1, r3
 8002ace:	4413      	add	r3, r2
 8002ad0:	3360      	adds	r3, #96	; 0x60
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	701a      	strb	r2, [r3, #0]
 8002ad6:	e0c9      	b.n	8002c6c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	212c      	movs	r1, #44	; 0x2c
 8002ade:	fb01 f303 	mul.w	r3, r1, r3
 8002ae2:	4413      	add	r3, r2
 8002ae4:	3361      	adds	r3, #97	; 0x61
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b05      	cmp	r3, #5
 8002aea:	d109      	bne.n	8002b00 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	212c      	movs	r1, #44	; 0x2c
 8002af2:	fb01 f303 	mul.w	r3, r1, r3
 8002af6:	4413      	add	r3, r2
 8002af8:	3360      	adds	r3, #96	; 0x60
 8002afa:	2205      	movs	r2, #5
 8002afc:	701a      	strb	r2, [r3, #0]
 8002afe:	e0b5      	b.n	8002c6c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	212c      	movs	r1, #44	; 0x2c
 8002b06:	fb01 f303 	mul.w	r3, r1, r3
 8002b0a:	4413      	add	r3, r2
 8002b0c:	3361      	adds	r3, #97	; 0x61
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	2b06      	cmp	r3, #6
 8002b12:	d009      	beq.n	8002b28 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	212c      	movs	r1, #44	; 0x2c
 8002b1a:	fb01 f303 	mul.w	r3, r1, r3
 8002b1e:	4413      	add	r3, r2
 8002b20:	3361      	adds	r3, #97	; 0x61
 8002b22:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d150      	bne.n	8002bca <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	212c      	movs	r1, #44	; 0x2c
 8002b2e:	fb01 f303 	mul.w	r3, r1, r3
 8002b32:	4413      	add	r3, r2
 8002b34:	335c      	adds	r3, #92	; 0x5c
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	202c      	movs	r0, #44	; 0x2c
 8002b40:	fb00 f303 	mul.w	r3, r0, r3
 8002b44:	440b      	add	r3, r1
 8002b46:	335c      	adds	r3, #92	; 0x5c
 8002b48:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	212c      	movs	r1, #44	; 0x2c
 8002b50:	fb01 f303 	mul.w	r3, r1, r3
 8002b54:	4413      	add	r3, r2
 8002b56:	335c      	adds	r3, #92	; 0x5c
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d912      	bls.n	8002b84 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	212c      	movs	r1, #44	; 0x2c
 8002b64:	fb01 f303 	mul.w	r3, r1, r3
 8002b68:	4413      	add	r3, r2
 8002b6a:	335c      	adds	r3, #92	; 0x5c
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	212c      	movs	r1, #44	; 0x2c
 8002b76:	fb01 f303 	mul.w	r3, r1, r3
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3360      	adds	r3, #96	; 0x60
 8002b7e:	2204      	movs	r2, #4
 8002b80:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002b82:	e073      	b.n	8002c6c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	212c      	movs	r1, #44	; 0x2c
 8002b8a:	fb01 f303 	mul.w	r3, r1, r3
 8002b8e:	4413      	add	r3, r2
 8002b90:	3360      	adds	r3, #96	; 0x60
 8002b92:	2202      	movs	r2, #2
 8002b94:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	015a      	lsls	r2, r3, #5
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002bac:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002bb4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	015a      	lsls	r2, r3, #5
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002bc8:	e050      	b.n	8002c6c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	212c      	movs	r1, #44	; 0x2c
 8002bd0:	fb01 f303 	mul.w	r3, r1, r3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	3361      	adds	r3, #97	; 0x61
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	d122      	bne.n	8002c24 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	212c      	movs	r1, #44	; 0x2c
 8002be4:	fb01 f303 	mul.w	r3, r1, r3
 8002be8:	4413      	add	r3, r2
 8002bea:	3360      	adds	r3, #96	; 0x60
 8002bec:	2202      	movs	r2, #2
 8002bee:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	015a      	lsls	r2, r3, #5
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c06:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c0e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	015a      	lsls	r2, r3, #5
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	e023      	b.n	8002c6c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	212c      	movs	r1, #44	; 0x2c
 8002c2a:	fb01 f303 	mul.w	r3, r1, r3
 8002c2e:	4413      	add	r3, r2
 8002c30:	3361      	adds	r3, #97	; 0x61
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	2b07      	cmp	r3, #7
 8002c36:	d119      	bne.n	8002c6c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	212c      	movs	r1, #44	; 0x2c
 8002c3e:	fb01 f303 	mul.w	r3, r1, r3
 8002c42:	4413      	add	r3, r2
 8002c44:	335c      	adds	r3, #92	; 0x5c
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	1c5a      	adds	r2, r3, #1
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	202c      	movs	r0, #44	; 0x2c
 8002c50:	fb00 f303 	mul.w	r3, r0, r3
 8002c54:	440b      	add	r3, r1
 8002c56:	335c      	adds	r3, #92	; 0x5c
 8002c58:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	212c      	movs	r1, #44	; 0x2c
 8002c60:	fb01 f303 	mul.w	r3, r1, r3
 8002c64:	4413      	add	r3, r2
 8002c66:	3360      	adds	r3, #96	; 0x60
 8002c68:	2204      	movs	r2, #4
 8002c6a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	015a      	lsls	r2, r3, #5
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	4413      	add	r3, r2
 8002c74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c78:	461a      	mov	r2, r3
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	b2d9      	uxtb	r1, r3
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	202c      	movs	r0, #44	; 0x2c
 8002c88:	fb00 f303 	mul.w	r3, r0, r3
 8002c8c:	4413      	add	r3, r2
 8002c8e:	3360      	adds	r3, #96	; 0x60
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	461a      	mov	r2, r3
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f006 fec7 	bl	8009a28 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002c9a:	e061      	b.n	8002d60 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	015a      	lsls	r2, r3, #5
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 0310 	and.w	r3, r3, #16
 8002cae:	2b10      	cmp	r3, #16
 8002cb0:	d156      	bne.n	8002d60 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	212c      	movs	r1, #44	; 0x2c
 8002cb8:	fb01 f303 	mul.w	r3, r1, r3
 8002cbc:	4413      	add	r3, r2
 8002cbe:	333f      	adds	r3, #63	; 0x3f
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2b03      	cmp	r3, #3
 8002cc4:	d111      	bne.n	8002cea <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	212c      	movs	r1, #44	; 0x2c
 8002ccc:	fb01 f303 	mul.w	r3, r1, r3
 8002cd0:	4413      	add	r3, r2
 8002cd2:	335c      	adds	r3, #92	; 0x5c
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	b2d2      	uxtb	r2, r2
 8002ce0:	4611      	mov	r1, r2
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f003 fbb0 	bl	8006448 <USB_HC_Halt>
 8002ce8:	e031      	b.n	8002d4e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	212c      	movs	r1, #44	; 0x2c
 8002cf0:	fb01 f303 	mul.w	r3, r1, r3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	333f      	adds	r3, #63	; 0x3f
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d009      	beq.n	8002d12 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	212c      	movs	r1, #44	; 0x2c
 8002d04:	fb01 f303 	mul.w	r3, r1, r3
 8002d08:	4413      	add	r3, r2
 8002d0a:	333f      	adds	r3, #63	; 0x3f
 8002d0c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d11d      	bne.n	8002d4e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	212c      	movs	r1, #44	; 0x2c
 8002d18:	fb01 f303 	mul.w	r3, r1, r3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	335c      	adds	r3, #92	; 0x5c
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d110      	bne.n	8002d4e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	212c      	movs	r1, #44	; 0x2c
 8002d32:	fb01 f303 	mul.w	r3, r1, r3
 8002d36:	4413      	add	r3, r2
 8002d38:	3361      	adds	r3, #97	; 0x61
 8002d3a:	2203      	movs	r2, #3
 8002d3c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	b2d2      	uxtb	r2, r2
 8002d46:	4611      	mov	r1, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f003 fb7d 	bl	8006448 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	015a      	lsls	r2, r3, #5
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	4413      	add	r3, r2
 8002d56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	2310      	movs	r3, #16
 8002d5e:	6093      	str	r3, [r2, #8]
}
 8002d60:	bf00      	nop
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b088      	sub	sp, #32
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	015a      	lsls	r2, r3, #5
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	4413      	add	r3, r2
 8002d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f003 0304 	and.w	r3, r3, #4
 8002d94:	2b04      	cmp	r3, #4
 8002d96:	d11a      	bne.n	8002dce <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	015a      	lsls	r2, r3, #5
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	4413      	add	r3, r2
 8002da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da4:	461a      	mov	r2, r3
 8002da6:	2304      	movs	r3, #4
 8002da8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	212c      	movs	r1, #44	; 0x2c
 8002db0:	fb01 f303 	mul.w	r3, r1, r3
 8002db4:	4413      	add	r3, r2
 8002db6:	3361      	adds	r3, #97	; 0x61
 8002db8:	2206      	movs	r2, #6
 8002dba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	4611      	mov	r1, r2
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f003 fb3e 	bl	8006448 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002dcc:	e331      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	015a      	lsls	r2, r3, #5
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 0320 	and.w	r3, r3, #32
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d12e      	bne.n	8002e42 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	015a      	lsls	r2, r3, #5
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	4413      	add	r3, r2
 8002dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002df0:	461a      	mov	r2, r3
 8002df2:	2320      	movs	r3, #32
 8002df4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	212c      	movs	r1, #44	; 0x2c
 8002dfc:	fb01 f303 	mul.w	r3, r1, r3
 8002e00:	4413      	add	r3, r2
 8002e02:	333d      	adds	r3, #61	; 0x3d
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	f040 8313 	bne.w	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	212c      	movs	r1, #44	; 0x2c
 8002e12:	fb01 f303 	mul.w	r3, r1, r3
 8002e16:	4413      	add	r3, r2
 8002e18:	333d      	adds	r3, #61	; 0x3d
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	212c      	movs	r1, #44	; 0x2c
 8002e24:	fb01 f303 	mul.w	r3, r1, r3
 8002e28:	4413      	add	r3, r2
 8002e2a:	3360      	adds	r3, #96	; 0x60
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	b2d2      	uxtb	r2, r2
 8002e38:	4611      	mov	r1, r2
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f003 fb04 	bl	8006448 <USB_HC_Halt>
}
 8002e40:	e2f7      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	015a      	lsls	r2, r3, #5
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	4413      	add	r3, r2
 8002e4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e58:	d112      	bne.n	8002e80 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	015a      	lsls	r2, r3, #5
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	4413      	add	r3, r2
 8002e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e66:	461a      	mov	r2, r3
 8002e68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e6c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	b2d2      	uxtb	r2, r2
 8002e76:	4611      	mov	r1, r2
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f003 fae5 	bl	8006448 <USB_HC_Halt>
}
 8002e7e:	e2d8      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	015a      	lsls	r2, r3, #5
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	4413      	add	r3, r2
 8002e88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d140      	bne.n	8002f18 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	212c      	movs	r1, #44	; 0x2c
 8002e9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ea0:	4413      	add	r3, r2
 8002ea2:	335c      	adds	r3, #92	; 0x5c
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	015a      	lsls	r2, r3, #5
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	4413      	add	r3, r2
 8002eb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eba:	2b40      	cmp	r3, #64	; 0x40
 8002ebc:	d111      	bne.n	8002ee2 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	212c      	movs	r1, #44	; 0x2c
 8002ec4:	fb01 f303 	mul.w	r3, r1, r3
 8002ec8:	4413      	add	r3, r2
 8002eca:	333d      	adds	r3, #61	; 0x3d
 8002ecc:	2201      	movs	r2, #1
 8002ece:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	015a      	lsls	r2, r3, #5
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002edc:	461a      	mov	r2, r3
 8002ede:	2340      	movs	r3, #64	; 0x40
 8002ee0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	015a      	lsls	r2, r3, #5
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	4413      	add	r3, r2
 8002eea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eee:	461a      	mov	r2, r3
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	212c      	movs	r1, #44	; 0x2c
 8002efa:	fb01 f303 	mul.w	r3, r1, r3
 8002efe:	4413      	add	r3, r2
 8002f00:	3361      	adds	r3, #97	; 0x61
 8002f02:	2201      	movs	r2, #1
 8002f04:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f003 fa99 	bl	8006448 <USB_HC_Halt>
}
 8002f16:	e28c      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	015a      	lsls	r2, r3, #5
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	4413      	add	r3, r2
 8002f20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f2a:	2b40      	cmp	r3, #64	; 0x40
 8002f2c:	d12c      	bne.n	8002f88 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	212c      	movs	r1, #44	; 0x2c
 8002f34:	fb01 f303 	mul.w	r3, r1, r3
 8002f38:	4413      	add	r3, r2
 8002f3a:	3361      	adds	r3, #97	; 0x61
 8002f3c:	2204      	movs	r2, #4
 8002f3e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	212c      	movs	r1, #44	; 0x2c
 8002f46:	fb01 f303 	mul.w	r3, r1, r3
 8002f4a:	4413      	add	r3, r2
 8002f4c:	333d      	adds	r3, #61	; 0x3d
 8002f4e:	2201      	movs	r2, #1
 8002f50:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	212c      	movs	r1, #44	; 0x2c
 8002f58:	fb01 f303 	mul.w	r3, r1, r3
 8002f5c:	4413      	add	r3, r2
 8002f5e:	335c      	adds	r3, #92	; 0x5c
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	697a      	ldr	r2, [r7, #20]
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	4611      	mov	r1, r2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f003 fa6a 	bl	8006448 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	015a      	lsls	r2, r3, #5
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f80:	461a      	mov	r2, r3
 8002f82:	2340      	movs	r3, #64	; 0x40
 8002f84:	6093      	str	r3, [r2, #8]
}
 8002f86:	e254      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	015a      	lsls	r2, r3, #5
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	4413      	add	r3, r2
 8002f90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 0308 	and.w	r3, r3, #8
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d11a      	bne.n	8002fd4 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	015a      	lsls	r2, r3, #5
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002faa:	461a      	mov	r2, r3
 8002fac:	2308      	movs	r3, #8
 8002fae:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	212c      	movs	r1, #44	; 0x2c
 8002fb6:	fb01 f303 	mul.w	r3, r1, r3
 8002fba:	4413      	add	r3, r2
 8002fbc:	3361      	adds	r3, #97	; 0x61
 8002fbe:	2205      	movs	r2, #5
 8002fc0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	b2d2      	uxtb	r2, r2
 8002fca:	4611      	mov	r1, r2
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f003 fa3b 	bl	8006448 <USB_HC_Halt>
}
 8002fd2:	e22e      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	015a      	lsls	r2, r3, #5
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	4413      	add	r3, r2
 8002fdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f003 0310 	and.w	r3, r3, #16
 8002fe6:	2b10      	cmp	r3, #16
 8002fe8:	d140      	bne.n	800306c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	212c      	movs	r1, #44	; 0x2c
 8002ff0:	fb01 f303 	mul.w	r3, r1, r3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	335c      	adds	r3, #92	; 0x5c
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	212c      	movs	r1, #44	; 0x2c
 8003002:	fb01 f303 	mul.w	r3, r1, r3
 8003006:	4413      	add	r3, r2
 8003008:	3361      	adds	r3, #97	; 0x61
 800300a:	2203      	movs	r2, #3
 800300c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	212c      	movs	r1, #44	; 0x2c
 8003014:	fb01 f303 	mul.w	r3, r1, r3
 8003018:	4413      	add	r3, r2
 800301a:	333d      	adds	r3, #61	; 0x3d
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d112      	bne.n	8003048 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	212c      	movs	r1, #44	; 0x2c
 8003028:	fb01 f303 	mul.w	r3, r1, r3
 800302c:	4413      	add	r3, r2
 800302e:	333c      	adds	r3, #60	; 0x3c
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d108      	bne.n	8003048 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	212c      	movs	r1, #44	; 0x2c
 800303c:	fb01 f303 	mul.w	r3, r1, r3
 8003040:	4413      	add	r3, r2
 8003042:	333d      	adds	r3, #61	; 0x3d
 8003044:	2201      	movs	r2, #1
 8003046:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	b2d2      	uxtb	r2, r2
 8003050:	4611      	mov	r1, r2
 8003052:	4618      	mov	r0, r3
 8003054:	f003 f9f8 	bl	8006448 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	015a      	lsls	r2, r3, #5
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	4413      	add	r3, r2
 8003060:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003064:	461a      	mov	r2, r3
 8003066:	2310      	movs	r3, #16
 8003068:	6093      	str	r3, [r2, #8]
}
 800306a:	e1e2      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	4413      	add	r3, r2
 8003074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307e:	2b80      	cmp	r3, #128	; 0x80
 8003080:	d164      	bne.n	800314c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d111      	bne.n	80030ae <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	212c      	movs	r1, #44	; 0x2c
 8003090:	fb01 f303 	mul.w	r3, r1, r3
 8003094:	4413      	add	r3, r2
 8003096:	3361      	adds	r3, #97	; 0x61
 8003098:	2206      	movs	r2, #6
 800309a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	697a      	ldr	r2, [r7, #20]
 80030a2:	b2d2      	uxtb	r2, r2
 80030a4:	4611      	mov	r1, r2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f003 f9ce 	bl	8006448 <USB_HC_Halt>
 80030ac:	e044      	b.n	8003138 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	212c      	movs	r1, #44	; 0x2c
 80030b4:	fb01 f303 	mul.w	r3, r1, r3
 80030b8:	4413      	add	r3, r2
 80030ba:	335c      	adds	r3, #92	; 0x5c
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	202c      	movs	r0, #44	; 0x2c
 80030c6:	fb00 f303 	mul.w	r3, r0, r3
 80030ca:	440b      	add	r3, r1
 80030cc:	335c      	adds	r3, #92	; 0x5c
 80030ce:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	212c      	movs	r1, #44	; 0x2c
 80030d6:	fb01 f303 	mul.w	r3, r1, r3
 80030da:	4413      	add	r3, r2
 80030dc:	335c      	adds	r3, #92	; 0x5c
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d920      	bls.n	8003126 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	212c      	movs	r1, #44	; 0x2c
 80030ea:	fb01 f303 	mul.w	r3, r1, r3
 80030ee:	4413      	add	r3, r2
 80030f0:	335c      	adds	r3, #92	; 0x5c
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	212c      	movs	r1, #44	; 0x2c
 80030fc:	fb01 f303 	mul.w	r3, r1, r3
 8003100:	4413      	add	r3, r2
 8003102:	3360      	adds	r3, #96	; 0x60
 8003104:	2204      	movs	r2, #4
 8003106:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	b2d9      	uxtb	r1, r3
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	202c      	movs	r0, #44	; 0x2c
 8003112:	fb00 f303 	mul.w	r3, r0, r3
 8003116:	4413      	add	r3, r2
 8003118:	3360      	adds	r3, #96	; 0x60
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f006 fc82 	bl	8009a28 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003124:	e008      	b.n	8003138 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	212c      	movs	r1, #44	; 0x2c
 800312c:	fb01 f303 	mul.w	r3, r1, r3
 8003130:	4413      	add	r3, r2
 8003132:	3360      	adds	r3, #96	; 0x60
 8003134:	2202      	movs	r2, #2
 8003136:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	015a      	lsls	r2, r3, #5
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	4413      	add	r3, r2
 8003140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003144:	461a      	mov	r2, r3
 8003146:	2380      	movs	r3, #128	; 0x80
 8003148:	6093      	str	r3, [r2, #8]
}
 800314a:	e172      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	015a      	lsls	r2, r3, #5
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	4413      	add	r3, r2
 8003154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800315e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003162:	d11b      	bne.n	800319c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	212c      	movs	r1, #44	; 0x2c
 800316a:	fb01 f303 	mul.w	r3, r1, r3
 800316e:	4413      	add	r3, r2
 8003170:	3361      	adds	r3, #97	; 0x61
 8003172:	2208      	movs	r2, #8
 8003174:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	b2d2      	uxtb	r2, r2
 800317e:	4611      	mov	r1, r2
 8003180:	4618      	mov	r0, r3
 8003182:	f003 f961 	bl	8006448 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	015a      	lsls	r2, r3, #5
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	4413      	add	r3, r2
 800318e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003192:	461a      	mov	r2, r3
 8003194:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003198:	6093      	str	r3, [r2, #8]
}
 800319a:	e14a      	b.n	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	015a      	lsls	r2, r3, #5
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	4413      	add	r3, r2
 80031a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	f040 813f 	bne.w	8003432 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	212c      	movs	r1, #44	; 0x2c
 80031ba:	fb01 f303 	mul.w	r3, r1, r3
 80031be:	4413      	add	r3, r2
 80031c0:	3361      	adds	r3, #97	; 0x61
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d17d      	bne.n	80032c4 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	212c      	movs	r1, #44	; 0x2c
 80031ce:	fb01 f303 	mul.w	r3, r1, r3
 80031d2:	4413      	add	r3, r2
 80031d4:	3360      	adds	r3, #96	; 0x60
 80031d6:	2201      	movs	r2, #1
 80031d8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	212c      	movs	r1, #44	; 0x2c
 80031e0:	fb01 f303 	mul.w	r3, r1, r3
 80031e4:	4413      	add	r3, r2
 80031e6:	333f      	adds	r3, #63	; 0x3f
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d00a      	beq.n	8003204 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	212c      	movs	r1, #44	; 0x2c
 80031f4:	fb01 f303 	mul.w	r3, r1, r3
 80031f8:	4413      	add	r3, r2
 80031fa:	333f      	adds	r3, #63	; 0x3f
 80031fc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80031fe:	2b03      	cmp	r3, #3
 8003200:	f040 8100 	bne.w	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d113      	bne.n	8003234 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	212c      	movs	r1, #44	; 0x2c
 8003212:	fb01 f303 	mul.w	r3, r1, r3
 8003216:	4413      	add	r3, r2
 8003218:	3355      	adds	r3, #85	; 0x55
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	f083 0301 	eor.w	r3, r3, #1
 8003220:	b2d8      	uxtb	r0, r3
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	212c      	movs	r1, #44	; 0x2c
 8003228:	fb01 f303 	mul.w	r3, r1, r3
 800322c:	4413      	add	r3, r2
 800322e:	3355      	adds	r3, #85	; 0x55
 8003230:	4602      	mov	r2, r0
 8003232:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	2b01      	cmp	r3, #1
 800323a:	f040 80e3 	bne.w	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	212c      	movs	r1, #44	; 0x2c
 8003244:	fb01 f303 	mul.w	r3, r1, r3
 8003248:	4413      	add	r3, r2
 800324a:	334c      	adds	r3, #76	; 0x4c
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	f000 80d8 	beq.w	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	212c      	movs	r1, #44	; 0x2c
 800325a:	fb01 f303 	mul.w	r3, r1, r3
 800325e:	4413      	add	r3, r2
 8003260:	334c      	adds	r3, #76	; 0x4c
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6879      	ldr	r1, [r7, #4]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	202c      	movs	r0, #44	; 0x2c
 800326a:	fb00 f202 	mul.w	r2, r0, r2
 800326e:	440a      	add	r2, r1
 8003270:	3240      	adds	r2, #64	; 0x40
 8003272:	8812      	ldrh	r2, [r2, #0]
 8003274:	4413      	add	r3, r2
 8003276:	3b01      	subs	r3, #1
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	202c      	movs	r0, #44	; 0x2c
 800327e:	fb00 f202 	mul.w	r2, r0, r2
 8003282:	440a      	add	r2, r1
 8003284:	3240      	adds	r2, #64	; 0x40
 8003286:	8812      	ldrh	r2, [r2, #0]
 8003288:	fbb3 f3f2 	udiv	r3, r3, r2
 800328c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b00      	cmp	r3, #0
 8003296:	f000 80b5 	beq.w	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	212c      	movs	r1, #44	; 0x2c
 80032a0:	fb01 f303 	mul.w	r3, r1, r3
 80032a4:	4413      	add	r3, r2
 80032a6:	3355      	adds	r3, #85	; 0x55
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	f083 0301 	eor.w	r3, r3, #1
 80032ae:	b2d8      	uxtb	r0, r3
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	212c      	movs	r1, #44	; 0x2c
 80032b6:	fb01 f303 	mul.w	r3, r1, r3
 80032ba:	4413      	add	r3, r2
 80032bc:	3355      	adds	r3, #85	; 0x55
 80032be:	4602      	mov	r2, r0
 80032c0:	701a      	strb	r2, [r3, #0]
 80032c2:	e09f      	b.n	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	212c      	movs	r1, #44	; 0x2c
 80032ca:	fb01 f303 	mul.w	r3, r1, r3
 80032ce:	4413      	add	r3, r2
 80032d0:	3361      	adds	r3, #97	; 0x61
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d109      	bne.n	80032ec <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	212c      	movs	r1, #44	; 0x2c
 80032de:	fb01 f303 	mul.w	r3, r1, r3
 80032e2:	4413      	add	r3, r2
 80032e4:	3360      	adds	r3, #96	; 0x60
 80032e6:	2202      	movs	r2, #2
 80032e8:	701a      	strb	r2, [r3, #0]
 80032ea:	e08b      	b.n	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	212c      	movs	r1, #44	; 0x2c
 80032f2:	fb01 f303 	mul.w	r3, r1, r3
 80032f6:	4413      	add	r3, r2
 80032f8:	3361      	adds	r3, #97	; 0x61
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	2b04      	cmp	r3, #4
 80032fe:	d109      	bne.n	8003314 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	212c      	movs	r1, #44	; 0x2c
 8003306:	fb01 f303 	mul.w	r3, r1, r3
 800330a:	4413      	add	r3, r2
 800330c:	3360      	adds	r3, #96	; 0x60
 800330e:	2202      	movs	r2, #2
 8003310:	701a      	strb	r2, [r3, #0]
 8003312:	e077      	b.n	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	212c      	movs	r1, #44	; 0x2c
 800331a:	fb01 f303 	mul.w	r3, r1, r3
 800331e:	4413      	add	r3, r2
 8003320:	3361      	adds	r3, #97	; 0x61
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	2b05      	cmp	r3, #5
 8003326:	d109      	bne.n	800333c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	212c      	movs	r1, #44	; 0x2c
 800332e:	fb01 f303 	mul.w	r3, r1, r3
 8003332:	4413      	add	r3, r2
 8003334:	3360      	adds	r3, #96	; 0x60
 8003336:	2205      	movs	r2, #5
 8003338:	701a      	strb	r2, [r3, #0]
 800333a:	e063      	b.n	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	212c      	movs	r1, #44	; 0x2c
 8003342:	fb01 f303 	mul.w	r3, r1, r3
 8003346:	4413      	add	r3, r2
 8003348:	3361      	adds	r3, #97	; 0x61
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	2b06      	cmp	r3, #6
 800334e:	d009      	beq.n	8003364 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	212c      	movs	r1, #44	; 0x2c
 8003356:	fb01 f303 	mul.w	r3, r1, r3
 800335a:	4413      	add	r3, r2
 800335c:	3361      	adds	r3, #97	; 0x61
 800335e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003360:	2b08      	cmp	r3, #8
 8003362:	d14f      	bne.n	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	212c      	movs	r1, #44	; 0x2c
 800336a:	fb01 f303 	mul.w	r3, r1, r3
 800336e:	4413      	add	r3, r2
 8003370:	335c      	adds	r3, #92	; 0x5c
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	1c5a      	adds	r2, r3, #1
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	202c      	movs	r0, #44	; 0x2c
 800337c:	fb00 f303 	mul.w	r3, r0, r3
 8003380:	440b      	add	r3, r1
 8003382:	335c      	adds	r3, #92	; 0x5c
 8003384:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	212c      	movs	r1, #44	; 0x2c
 800338c:	fb01 f303 	mul.w	r3, r1, r3
 8003390:	4413      	add	r3, r2
 8003392:	335c      	adds	r3, #92	; 0x5c
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2b02      	cmp	r3, #2
 8003398:	d912      	bls.n	80033c0 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	212c      	movs	r1, #44	; 0x2c
 80033a0:	fb01 f303 	mul.w	r3, r1, r3
 80033a4:	4413      	add	r3, r2
 80033a6:	335c      	adds	r3, #92	; 0x5c
 80033a8:	2200      	movs	r2, #0
 80033aa:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	212c      	movs	r1, #44	; 0x2c
 80033b2:	fb01 f303 	mul.w	r3, r1, r3
 80033b6:	4413      	add	r3, r2
 80033b8:	3360      	adds	r3, #96	; 0x60
 80033ba:	2204      	movs	r2, #4
 80033bc:	701a      	strb	r2, [r3, #0]
 80033be:	e021      	b.n	8003404 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	212c      	movs	r1, #44	; 0x2c
 80033c6:	fb01 f303 	mul.w	r3, r1, r3
 80033ca:	4413      	add	r3, r2
 80033cc:	3360      	adds	r3, #96	; 0x60
 80033ce:	2202      	movs	r2, #2
 80033d0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	015a      	lsls	r2, r3, #5
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	4413      	add	r3, r2
 80033da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80033e8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033f0:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	015a      	lsls	r2, r3, #5
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	4413      	add	r3, r2
 80033fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033fe:	461a      	mov	r2, r3
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	015a      	lsls	r2, r3, #5
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	4413      	add	r3, r2
 800340c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003410:	461a      	mov	r2, r3
 8003412:	2302      	movs	r3, #2
 8003414:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	b2d9      	uxtb	r1, r3
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	202c      	movs	r0, #44	; 0x2c
 8003420:	fb00 f303 	mul.w	r3, r0, r3
 8003424:	4413      	add	r3, r2
 8003426:	3360      	adds	r3, #96	; 0x60
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	461a      	mov	r2, r3
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f006 fafb 	bl	8009a28 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003432:	bf00      	nop
 8003434:	3720      	adds	r7, #32
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b08a      	sub	sp, #40	; 0x28
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003454:	69fb      	ldr	r3, [r7, #28]
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	0c5b      	lsrs	r3, r3, #17
 8003460:	f003 030f 	and.w	r3, r3, #15
 8003464:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	091b      	lsrs	r3, r3, #4
 800346a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800346e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2b02      	cmp	r3, #2
 8003474:	d004      	beq.n	8003480 <HCD_RXQLVL_IRQHandler+0x46>
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	2b05      	cmp	r3, #5
 800347a:	f000 80a9 	beq.w	80035d0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800347e:	e0aa      	b.n	80035d6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 80a6 	beq.w	80035d4 <HCD_RXQLVL_IRQHandler+0x19a>
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	212c      	movs	r1, #44	; 0x2c
 800348e:	fb01 f303 	mul.w	r3, r1, r3
 8003492:	4413      	add	r3, r2
 8003494:	3344      	adds	r3, #68	; 0x44
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	f000 809b 	beq.w	80035d4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	212c      	movs	r1, #44	; 0x2c
 80034a4:	fb01 f303 	mul.w	r3, r1, r3
 80034a8:	4413      	add	r3, r2
 80034aa:	3350      	adds	r3, #80	; 0x50
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	441a      	add	r2, r3
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	202c      	movs	r0, #44	; 0x2c
 80034b8:	fb00 f303 	mul.w	r3, r0, r3
 80034bc:	440b      	add	r3, r1
 80034be:	334c      	adds	r3, #76	; 0x4c
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d87a      	bhi.n	80035bc <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	212c      	movs	r1, #44	; 0x2c
 80034d0:	fb01 f303 	mul.w	r3, r1, r3
 80034d4:	4413      	add	r3, r2
 80034d6:	3344      	adds	r3, #68	; 0x44
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	b292      	uxth	r2, r2
 80034de:	4619      	mov	r1, r3
 80034e0:	f002 feee 	bl	80062c0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	212c      	movs	r1, #44	; 0x2c
 80034ea:	fb01 f303 	mul.w	r3, r1, r3
 80034ee:	4413      	add	r3, r2
 80034f0:	3344      	adds	r3, #68	; 0x44
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	441a      	add	r2, r3
 80034f8:	6879      	ldr	r1, [r7, #4]
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	202c      	movs	r0, #44	; 0x2c
 80034fe:	fb00 f303 	mul.w	r3, r0, r3
 8003502:	440b      	add	r3, r1
 8003504:	3344      	adds	r3, #68	; 0x44
 8003506:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	212c      	movs	r1, #44	; 0x2c
 800350e:	fb01 f303 	mul.w	r3, r1, r3
 8003512:	4413      	add	r3, r2
 8003514:	3350      	adds	r3, #80	; 0x50
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	441a      	add	r2, r3
 800351c:	6879      	ldr	r1, [r7, #4]
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	202c      	movs	r0, #44	; 0x2c
 8003522:	fb00 f303 	mul.w	r3, r0, r3
 8003526:	440b      	add	r3, r1
 8003528:	3350      	adds	r3, #80	; 0x50
 800352a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	015a      	lsls	r2, r3, #5
 8003530:	6a3b      	ldr	r3, [r7, #32]
 8003532:	4413      	add	r3, r2
 8003534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	0cdb      	lsrs	r3, r3, #19
 800353c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003540:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	212c      	movs	r1, #44	; 0x2c
 8003548:	fb01 f303 	mul.w	r3, r1, r3
 800354c:	4413      	add	r3, r2
 800354e:	3340      	adds	r3, #64	; 0x40
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4293      	cmp	r3, r2
 8003558:	d13c      	bne.n	80035d4 <HCD_RXQLVL_IRQHandler+0x19a>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d039      	beq.n	80035d4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	015a      	lsls	r2, r3, #5
 8003564:	6a3b      	ldr	r3, [r7, #32]
 8003566:	4413      	add	r3, r2
 8003568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003576:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800357e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	015a      	lsls	r2, r3, #5
 8003584:	6a3b      	ldr	r3, [r7, #32]
 8003586:	4413      	add	r3, r2
 8003588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800358c:	461a      	mov	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	212c      	movs	r1, #44	; 0x2c
 8003598:	fb01 f303 	mul.w	r3, r1, r3
 800359c:	4413      	add	r3, r2
 800359e:	3354      	adds	r3, #84	; 0x54
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	f083 0301 	eor.w	r3, r3, #1
 80035a6:	b2d8      	uxtb	r0, r3
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	212c      	movs	r1, #44	; 0x2c
 80035ae:	fb01 f303 	mul.w	r3, r1, r3
 80035b2:	4413      	add	r3, r2
 80035b4:	3354      	adds	r3, #84	; 0x54
 80035b6:	4602      	mov	r2, r0
 80035b8:	701a      	strb	r2, [r3, #0]
      break;
 80035ba:	e00b      	b.n	80035d4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	212c      	movs	r1, #44	; 0x2c
 80035c2:	fb01 f303 	mul.w	r3, r1, r3
 80035c6:	4413      	add	r3, r2
 80035c8:	3360      	adds	r3, #96	; 0x60
 80035ca:	2204      	movs	r2, #4
 80035cc:	701a      	strb	r2, [r3, #0]
      break;
 80035ce:	e001      	b.n	80035d4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80035d0:	bf00      	nop
 80035d2:	e000      	b.n	80035d6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80035d4:	bf00      	nop
  }
}
 80035d6:	bf00      	nop
 80035d8:	3728      	adds	r7, #40	; 0x28
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b086      	sub	sp, #24
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800360a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b02      	cmp	r3, #2
 8003614:	d10b      	bne.n	800362e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b01      	cmp	r3, #1
 800361e:	d102      	bne.n	8003626 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f006 f9e5 	bl	80099f0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	f043 0302 	orr.w	r3, r3, #2
 800362c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b08      	cmp	r3, #8
 8003636:	d132      	bne.n	800369e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f043 0308 	orr.w	r3, r3, #8
 800363e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b04      	cmp	r3, #4
 8003648:	d126      	bne.n	8003698 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	2b02      	cmp	r3, #2
 8003650:	d113      	bne.n	800367a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003658:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800365c:	d106      	bne.n	800366c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2102      	movs	r1, #2
 8003664:	4618      	mov	r0, r3
 8003666:	f002 fea4 	bl	80063b2 <USB_InitFSLSPClkSel>
 800366a:	e011      	b.n	8003690 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2101      	movs	r1, #1
 8003672:	4618      	mov	r0, r3
 8003674:	f002 fe9d 	bl	80063b2 <USB_InitFSLSPClkSel>
 8003678:	e00a      	b.n	8003690 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d106      	bne.n	8003690 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003688:	461a      	mov	r2, r3
 800368a:	f64e 2360 	movw	r3, #60000	; 0xea60
 800368e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f006 f9db 	bl	8009a4c <HAL_HCD_PortEnabled_Callback>
 8003696:	e002      	b.n	800369e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f006 f9e5 	bl	8009a68 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 0320 	and.w	r3, r3, #32
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d103      	bne.n	80036b0 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	f043 0320 	orr.w	r3, r3, #32
 80036ae:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80036b6:	461a      	mov	r2, r3
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	6013      	str	r3, [r2, #0]
}
 80036bc:	bf00      	nop
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e12b      	b.n	800392e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d106      	bne.n	80036f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7fd fbbc 	bl	8000e68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2224      	movs	r2, #36	; 0x24
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0201 	bic.w	r2, r2, #1
 8003706:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003716:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003726:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003728:	f001 f964 	bl	80049f4 <HAL_RCC_GetPCLK1Freq>
 800372c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	4a81      	ldr	r2, [pc, #516]	; (8003938 <HAL_I2C_Init+0x274>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d807      	bhi.n	8003748 <HAL_I2C_Init+0x84>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4a80      	ldr	r2, [pc, #512]	; (800393c <HAL_I2C_Init+0x278>)
 800373c:	4293      	cmp	r3, r2
 800373e:	bf94      	ite	ls
 8003740:	2301      	movls	r3, #1
 8003742:	2300      	movhi	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	e006      	b.n	8003756 <HAL_I2C_Init+0x92>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4a7d      	ldr	r2, [pc, #500]	; (8003940 <HAL_I2C_Init+0x27c>)
 800374c:	4293      	cmp	r3, r2
 800374e:	bf94      	ite	ls
 8003750:	2301      	movls	r3, #1
 8003752:	2300      	movhi	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e0e7      	b.n	800392e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	4a78      	ldr	r2, [pc, #480]	; (8003944 <HAL_I2C_Init+0x280>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	0c9b      	lsrs	r3, r3, #18
 8003768:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	430a      	orrs	r2, r1
 800377c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	4a6a      	ldr	r2, [pc, #424]	; (8003938 <HAL_I2C_Init+0x274>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d802      	bhi.n	8003798 <HAL_I2C_Init+0xd4>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	3301      	adds	r3, #1
 8003796:	e009      	b.n	80037ac <HAL_I2C_Init+0xe8>
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800379e:	fb02 f303 	mul.w	r3, r2, r3
 80037a2:	4a69      	ldr	r2, [pc, #420]	; (8003948 <HAL_I2C_Init+0x284>)
 80037a4:	fba2 2303 	umull	r2, r3, r2, r3
 80037a8:	099b      	lsrs	r3, r3, #6
 80037aa:	3301      	adds	r3, #1
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	430b      	orrs	r3, r1
 80037b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80037be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	495c      	ldr	r1, [pc, #368]	; (8003938 <HAL_I2C_Init+0x274>)
 80037c8:	428b      	cmp	r3, r1
 80037ca:	d819      	bhi.n	8003800 <HAL_I2C_Init+0x13c>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	1e59      	subs	r1, r3, #1
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80037da:	1c59      	adds	r1, r3, #1
 80037dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80037e0:	400b      	ands	r3, r1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <HAL_I2C_Init+0x138>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1e59      	subs	r1, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80037f4:	3301      	adds	r3, #1
 80037f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037fa:	e051      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 80037fc:	2304      	movs	r3, #4
 80037fe:	e04f      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d111      	bne.n	800382c <HAL_I2C_Init+0x168>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	1e58      	subs	r0, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	440b      	add	r3, r1
 8003816:	fbb0 f3f3 	udiv	r3, r0, r3
 800381a:	3301      	adds	r3, #1
 800381c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003820:	2b00      	cmp	r3, #0
 8003822:	bf0c      	ite	eq
 8003824:	2301      	moveq	r3, #1
 8003826:	2300      	movne	r3, #0
 8003828:	b2db      	uxtb	r3, r3
 800382a:	e012      	b.n	8003852 <HAL_I2C_Init+0x18e>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	1e58      	subs	r0, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6859      	ldr	r1, [r3, #4]
 8003834:	460b      	mov	r3, r1
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	0099      	lsls	r1, r3, #2
 800383c:	440b      	add	r3, r1
 800383e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003842:	3301      	adds	r3, #1
 8003844:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003848:	2b00      	cmp	r3, #0
 800384a:	bf0c      	ite	eq
 800384c:	2301      	moveq	r3, #1
 800384e:	2300      	movne	r3, #0
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_I2C_Init+0x196>
 8003856:	2301      	movs	r3, #1
 8003858:	e022      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10e      	bne.n	8003880 <HAL_I2C_Init+0x1bc>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	1e58      	subs	r0, r3, #1
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6859      	ldr	r1, [r3, #4]
 800386a:	460b      	mov	r3, r1
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	440b      	add	r3, r1
 8003870:	fbb0 f3f3 	udiv	r3, r0, r3
 8003874:	3301      	adds	r3, #1
 8003876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800387a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800387e:	e00f      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	1e58      	subs	r0, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6859      	ldr	r1, [r3, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	0099      	lsls	r1, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	fbb0 f3f3 	udiv	r3, r0, r3
 8003896:	3301      	adds	r3, #1
 8003898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800389c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	6809      	ldr	r1, [r1, #0]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6911      	ldr	r1, [r2, #16]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	68d2      	ldr	r2, [r2, #12]
 80038da:	4311      	orrs	r1, r2
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6812      	ldr	r2, [r2, #0]
 80038e0:	430b      	orrs	r3, r1
 80038e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	695a      	ldr	r2, [r3, #20]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	000186a0 	.word	0x000186a0
 800393c:	001e847f 	.word	0x001e847f
 8003940:	003d08ff 	.word	0x003d08ff
 8003944:	431bde83 	.word	0x431bde83
 8003948:	10624dd3 	.word	0x10624dd3

0800394c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b20      	cmp	r3, #32
 8003960:	d129      	bne.n	80039b6 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2224      	movs	r2, #36	; 0x24
 8003966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0201 	bic.w	r2, r2, #1
 8003978:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0210 	bic.w	r2, r2, #16
 8003988:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f042 0201 	orr.w	r2, r2, #1
 80039a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	e000      	b.n	80039b8 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80039b6:	2302      	movs	r3, #2
  }
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80039ce:	2300      	movs	r3, #0
 80039d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b20      	cmp	r3, #32
 80039dc:	d12a      	bne.n	8003a34 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2224      	movs	r2, #36	; 0x24
 80039e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 0201 	bic.w	r2, r2, #1
 80039f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80039fe:	89fb      	ldrh	r3, [r7, #14]
 8003a00:	f023 030f 	bic.w	r3, r3, #15
 8003a04:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	89fb      	ldrh	r3, [r7, #14]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	89fa      	ldrh	r2, [r7, #14]
 8003a16:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f042 0201 	orr.w	r2, r2, #1
 8003a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	e000      	b.n	8003a36 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003a34:	2302      	movs	r3, #2
  }
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3714      	adds	r7, #20
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
	...

08003a44 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e0bf      	b.n	8003bd6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d106      	bne.n	8003a70 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7fd fa66 	bl	8000f3c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699a      	ldr	r2, [r3, #24]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8003a86:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	6999      	ldr	r1, [r3, #24]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003a9c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6899      	ldr	r1, [r3, #8]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	4b4a      	ldr	r3, [pc, #296]	; (8003be0 <HAL_LTDC_Init+0x19c>)
 8003ab8:	400b      	ands	r3, r1
 8003aba:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	041b      	lsls	r3, r3, #16
 8003ac2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6899      	ldr	r1, [r3, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699a      	ldr	r2, [r3, #24]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68d9      	ldr	r1, [r3, #12]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	4b3e      	ldr	r3, [pc, #248]	; (8003be0 <HAL_LTDC_Init+0x19c>)
 8003ae6:	400b      	ands	r3, r1
 8003ae8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	041b      	lsls	r3, r3, #16
 8003af0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68d9      	ldr	r1, [r3, #12]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1a      	ldr	r2, [r3, #32]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6919      	ldr	r1, [r3, #16]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	4b33      	ldr	r3, [pc, #204]	; (8003be0 <HAL_LTDC_Init+0x19c>)
 8003b14:	400b      	ands	r3, r1
 8003b16:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	041b      	lsls	r3, r3, #16
 8003b1e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6919      	ldr	r1, [r3, #16]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6959      	ldr	r1, [r3, #20]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4b27      	ldr	r3, [pc, #156]	; (8003be0 <HAL_LTDC_Init+0x19c>)
 8003b42:	400b      	ands	r3, r1
 8003b44:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4a:	041b      	lsls	r3, r3, #16
 8003b4c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6959      	ldr	r1, [r3, #20]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	430a      	orrs	r2, r1
 8003b62:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b6a:	021b      	lsls	r3, r3, #8
 8003b6c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003b74:	041b      	lsls	r3, r3, #16
 8003b76:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8003b86:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f042 0206 	orr.w	r2, r2, #6
 8003bb2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	699a      	ldr	r2, [r3, #24]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	f000f800 	.word	0xf000f800

08003be4 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfa:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d023      	beq.n	8003c4e <HAL_LTDC_IRQHandler+0x6a>
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d01e      	beq.n	8003c4e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f022 0204 	bic.w	r2, r2, #4
 8003c1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2204      	movs	r2, #4
 8003c26:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003c2e:	f043 0201 	orr.w	r2, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2204      	movs	r2, #4
 8003c3c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 f86f 	bl	8003d2c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d023      	beq.n	8003ca0 <HAL_LTDC_IRQHandler+0xbc>
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d01e      	beq.n	8003ca0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0202 	bic.w	r2, r2, #2
 8003c70:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2202      	movs	r2, #2
 8003c78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003c80:	f043 0202 	orr.w	r2, r3, #2
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f846 	bl	8003d2c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d01b      	beq.n	8003ce2 <HAL_LTDC_IRQHandler+0xfe>
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d016      	beq.n	8003ce2 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f022 0201 	bic.w	r2, r2, #1
 8003cc2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 f82f 	bl	8003d40 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d01b      	beq.n	8003d24 <HAL_LTDC_IRQHandler+0x140>
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d016      	beq.n	8003d24 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 0208 	bic.w	r2, r2, #8
 8003d04:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2208      	movs	r2, #8
 8003d0c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 f818 	bl	8003d54 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8003d24:	bf00      	nop
 8003d26:	3710      	adds	r7, #16
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003d68:	b5b0      	push	{r4, r5, r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d101      	bne.n	8003d82 <HAL_LTDC_ConfigLayer+0x1a>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	e02c      	b.n	8003ddc <HAL_LTDC_ConfigLayer+0x74>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2134      	movs	r1, #52	; 0x34
 8003d98:	fb01 f303 	mul.w	r3, r1, r3
 8003d9c:	4413      	add	r3, r2
 8003d9e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4614      	mov	r4, r2
 8003da6:	461d      	mov	r5, r3
 8003da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003db0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003db2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003db4:	682b      	ldr	r3, [r5, #0]
 8003db6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	68b9      	ldr	r1, [r7, #8]
 8003dbc:	68f8      	ldr	r0, [r7, #12]
 8003dbe:	f000 f811 	bl	8003de4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bdb0      	pop	{r4, r5, r7, pc}

08003de4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b089      	sub	sp, #36	; 0x24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	0c1b      	lsrs	r3, r3, #16
 8003dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e00:	4413      	add	r3, r2
 8003e02:	041b      	lsls	r3, r3, #16
 8003e04:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	01db      	lsls	r3, r3, #7
 8003e10:	4413      	add	r3, r2
 8003e12:	3384      	adds	r3, #132	; 0x84
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	68fa      	ldr	r2, [r7, #12]
 8003e18:	6812      	ldr	r2, [r2, #0]
 8003e1a:	4611      	mov	r1, r2
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	01d2      	lsls	r2, r2, #7
 8003e20:	440a      	add	r2, r1
 8003e22:	3284      	adds	r2, #132	; 0x84
 8003e24:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003e28:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	0c1b      	lsrs	r3, r3, #16
 8003e36:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003e3a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003e3c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4619      	mov	r1, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	01db      	lsls	r3, r3, #7
 8003e48:	440b      	add	r3, r1
 8003e4a:	3384      	adds	r3, #132	; 0x84
 8003e4c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003e52:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	68da      	ldr	r2, [r3, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e62:	4413      	add	r3, r2
 8003e64:	041b      	lsls	r3, r3, #16
 8003e66:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	01db      	lsls	r3, r3, #7
 8003e72:	4413      	add	r3, r2
 8003e74:	3384      	adds	r3, #132	; 0x84
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	01d2      	lsls	r2, r2, #7
 8003e82:	440a      	add	r2, r1
 8003e84:	3284      	adds	r2, #132	; 0x84
 8003e86:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003e8a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e9a:	4413      	add	r3, r2
 8003e9c:	1c5a      	adds	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	01db      	lsls	r3, r3, #7
 8003ea8:	440b      	add	r3, r1
 8003eaa:	3384      	adds	r3, #132	; 0x84
 8003eac:	4619      	mov	r1, r3
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	01db      	lsls	r3, r3, #7
 8003ebe:	4413      	add	r3, r2
 8003ec0:	3384      	adds	r3, #132	; 0x84
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	4611      	mov	r1, r2
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	01d2      	lsls	r2, r2, #7
 8003ece:	440a      	add	r2, r1
 8003ed0:	3284      	adds	r2, #132	; 0x84
 8003ed2:	f023 0307 	bic.w	r3, r3, #7
 8003ed6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	461a      	mov	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	01db      	lsls	r3, r3, #7
 8003ee2:	4413      	add	r3, r2
 8003ee4:	3384      	adds	r3, #132	; 0x84
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003ef4:	021b      	lsls	r3, r3, #8
 8003ef6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003efe:	041b      	lsls	r3, r3, #16
 8003f00:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	061b      	lsls	r3, r3, #24
 8003f08:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	461a      	mov	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	01db      	lsls	r3, r3, #7
 8003f14:	4413      	add	r3, r2
 8003f16:	3384      	adds	r3, #132	; 0x84
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	01db      	lsls	r3, r3, #7
 8003f24:	4413      	add	r3, r2
 8003f26:	3384      	adds	r3, #132	; 0x84
 8003f28:	461a      	mov	r2, r3
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f34:	461a      	mov	r2, r3
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	431a      	orrs	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4619      	mov	r1, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	01db      	lsls	r3, r3, #7
 8003f48:	440b      	add	r3, r1
 8003f4a:	3384      	adds	r3, #132	; 0x84
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	01db      	lsls	r3, r3, #7
 8003f5e:	4413      	add	r3, r2
 8003f60:	3384      	adds	r3, #132	; 0x84
 8003f62:	695b      	ldr	r3, [r3, #20]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	6812      	ldr	r2, [r2, #0]
 8003f68:	4611      	mov	r1, r2
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	01d2      	lsls	r2, r2, #7
 8003f6e:	440a      	add	r2, r1
 8003f70:	3284      	adds	r2, #132	; 0x84
 8003f72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f76:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	01db      	lsls	r3, r3, #7
 8003f82:	4413      	add	r3, r2
 8003f84:	3384      	adds	r3, #132	; 0x84
 8003f86:	461a      	mov	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	461a      	mov	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	01db      	lsls	r3, r3, #7
 8003f98:	4413      	add	r3, r2
 8003f9a:	3384      	adds	r3, #132	; 0x84
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	6812      	ldr	r2, [r2, #0]
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	01d2      	lsls	r2, r2, #7
 8003fa8:	440a      	add	r2, r1
 8003faa:	3284      	adds	r2, #132	; 0x84
 8003fac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003fb0:	f023 0307 	bic.w	r3, r3, #7
 8003fb4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	69da      	ldr	r2, [r3, #28]
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	68f9      	ldr	r1, [r7, #12]
 8003fc0:	6809      	ldr	r1, [r1, #0]
 8003fc2:	4608      	mov	r0, r1
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	01c9      	lsls	r1, r1, #7
 8003fc8:	4401      	add	r1, r0
 8003fca:	3184      	adds	r1, #132	; 0x84
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	01db      	lsls	r3, r3, #7
 8003fda:	4413      	add	r3, r2
 8003fdc:	3384      	adds	r3, #132	; 0x84
 8003fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	01db      	lsls	r3, r3, #7
 8003fea:	4413      	add	r3, r2
 8003fec:	3384      	adds	r3, #132	; 0x84
 8003fee:	461a      	mov	r2, r3
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	01db      	lsls	r3, r3, #7
 8003ffe:	4413      	add	r3, r2
 8004000:	3384      	adds	r3, #132	; 0x84
 8004002:	461a      	mov	r2, r3
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d102      	bne.n	8004018 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8004012:	2304      	movs	r3, #4
 8004014:	61fb      	str	r3, [r7, #28]
 8004016:	e01b      	b.n	8004050 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d102      	bne.n	8004026 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004020:	2303      	movs	r3, #3
 8004022:	61fb      	str	r3, [r7, #28]
 8004024:	e014      	b.n	8004050 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	2b04      	cmp	r3, #4
 800402c:	d00b      	beq.n	8004046 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004032:	2b02      	cmp	r3, #2
 8004034:	d007      	beq.n	8004046 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800403a:	2b03      	cmp	r3, #3
 800403c:	d003      	beq.n	8004046 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004042:	2b07      	cmp	r3, #7
 8004044:	d102      	bne.n	800404c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8004046:	2302      	movs	r3, #2
 8004048:	61fb      	str	r3, [r7, #28]
 800404a:	e001      	b.n	8004050 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800404c:	2301      	movs	r3, #1
 800404e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	461a      	mov	r2, r3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	01db      	lsls	r3, r3, #7
 800405a:	4413      	add	r3, r2
 800405c:	3384      	adds	r3, #132	; 0x84
 800405e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	6812      	ldr	r2, [r2, #0]
 8004064:	4611      	mov	r1, r2
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	01d2      	lsls	r2, r2, #7
 800406a:	440a      	add	r2, r1
 800406c:	3284      	adds	r2, #132	; 0x84
 800406e:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8004072:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004078:	69fa      	ldr	r2, [r7, #28]
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	6859      	ldr	r1, [r3, #4]
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	1acb      	subs	r3, r1, r3
 800408a:	69f9      	ldr	r1, [r7, #28]
 800408c:	fb01 f303 	mul.w	r3, r1, r3
 8004090:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004092:	68f9      	ldr	r1, [r7, #12]
 8004094:	6809      	ldr	r1, [r1, #0]
 8004096:	4608      	mov	r0, r1
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	01c9      	lsls	r1, r1, #7
 800409c:	4401      	add	r1, r0
 800409e:	3184      	adds	r1, #132	; 0x84
 80040a0:	4313      	orrs	r3, r2
 80040a2:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	461a      	mov	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	01db      	lsls	r3, r3, #7
 80040ae:	4413      	add	r3, r2
 80040b0:	3384      	adds	r3, #132	; 0x84
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	4611      	mov	r1, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	01d2      	lsls	r2, r2, #7
 80040be:	440a      	add	r2, r1
 80040c0:	3284      	adds	r2, #132	; 0x84
 80040c2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80040c6:	f023 0307 	bic.w	r3, r3, #7
 80040ca:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	461a      	mov	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	01db      	lsls	r3, r3, #7
 80040d6:	4413      	add	r3, r2
 80040d8:	3384      	adds	r3, #132	; 0x84
 80040da:	461a      	mov	r2, r3
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e0:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	461a      	mov	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	01db      	lsls	r3, r3, #7
 80040ec:	4413      	add	r3, r2
 80040ee:	3384      	adds	r3, #132	; 0x84
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	6812      	ldr	r2, [r2, #0]
 80040f6:	4611      	mov	r1, r2
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	01d2      	lsls	r2, r2, #7
 80040fc:	440a      	add	r2, r1
 80040fe:	3284      	adds	r2, #132	; 0x84
 8004100:	f043 0301 	orr.w	r3, r3, #1
 8004104:	6013      	str	r3, [r2, #0]
}
 8004106:	bf00      	nop
 8004108:	3724      	adds	r7, #36	; 0x24
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
	...

08004114 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e267      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d075      	beq.n	800421e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004132:	4b88      	ldr	r3, [pc, #544]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 030c 	and.w	r3, r3, #12
 800413a:	2b04      	cmp	r3, #4
 800413c:	d00c      	beq.n	8004158 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800413e:	4b85      	ldr	r3, [pc, #532]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004146:	2b08      	cmp	r3, #8
 8004148:	d112      	bne.n	8004170 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800414a:	4b82      	ldr	r3, [pc, #520]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004152:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004156:	d10b      	bne.n	8004170 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004158:	4b7e      	ldr	r3, [pc, #504]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d05b      	beq.n	800421c <HAL_RCC_OscConfig+0x108>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d157      	bne.n	800421c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e242      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004178:	d106      	bne.n	8004188 <HAL_RCC_OscConfig+0x74>
 800417a:	4b76      	ldr	r3, [pc, #472]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a75      	ldr	r2, [pc, #468]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	e01d      	b.n	80041c4 <HAL_RCC_OscConfig+0xb0>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004190:	d10c      	bne.n	80041ac <HAL_RCC_OscConfig+0x98>
 8004192:	4b70      	ldr	r3, [pc, #448]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a6f      	ldr	r2, [pc, #444]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004198:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	4b6d      	ldr	r3, [pc, #436]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a6c      	ldr	r2, [pc, #432]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	e00b      	b.n	80041c4 <HAL_RCC_OscConfig+0xb0>
 80041ac:	4b69      	ldr	r3, [pc, #420]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a68      	ldr	r2, [pc, #416]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041b6:	6013      	str	r3, [r2, #0]
 80041b8:	4b66      	ldr	r3, [pc, #408]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a65      	ldr	r2, [pc, #404]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d013      	beq.n	80041f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041cc:	f7fd fc94 	bl	8001af8 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041d4:	f7fd fc90 	bl	8001af8 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b64      	cmp	r3, #100	; 0x64
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e207      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e6:	4b5b      	ldr	r3, [pc, #364]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0f0      	beq.n	80041d4 <HAL_RCC_OscConfig+0xc0>
 80041f2:	e014      	b.n	800421e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f4:	f7fd fc80 	bl	8001af8 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041fc:	f7fd fc7c 	bl	8001af8 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b64      	cmp	r3, #100	; 0x64
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e1f3      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800420e:	4b51      	ldr	r3, [pc, #324]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0xe8>
 800421a:	e000      	b.n	800421e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800421c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d063      	beq.n	80042f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800422a:	4b4a      	ldr	r3, [pc, #296]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 030c 	and.w	r3, r3, #12
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00b      	beq.n	800424e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004236:	4b47      	ldr	r3, [pc, #284]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800423e:	2b08      	cmp	r3, #8
 8004240:	d11c      	bne.n	800427c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004242:	4b44      	ldr	r3, [pc, #272]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d116      	bne.n	800427c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800424e:	4b41      	ldr	r3, [pc, #260]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d005      	beq.n	8004266 <HAL_RCC_OscConfig+0x152>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d001      	beq.n	8004266 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e1c7      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004266:	4b3b      	ldr	r3, [pc, #236]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	691b      	ldr	r3, [r3, #16]
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	4937      	ldr	r1, [pc, #220]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004276:	4313      	orrs	r3, r2
 8004278:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800427a:	e03a      	b.n	80042f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d020      	beq.n	80042c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004284:	4b34      	ldr	r3, [pc, #208]	; (8004358 <HAL_RCC_OscConfig+0x244>)
 8004286:	2201      	movs	r2, #1
 8004288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428a:	f7fd fc35 	bl	8001af8 <HAL_GetTick>
 800428e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004292:	f7fd fc31 	bl	8001af8 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e1a8      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a4:	4b2b      	ldr	r3, [pc, #172]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042b0:	4b28      	ldr	r3, [pc, #160]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	4925      	ldr	r1, [pc, #148]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	600b      	str	r3, [r1, #0]
 80042c4:	e015      	b.n	80042f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042c6:	4b24      	ldr	r3, [pc, #144]	; (8004358 <HAL_RCC_OscConfig+0x244>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042cc:	f7fd fc14 	bl	8001af8 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042d4:	f7fd fc10 	bl	8001af8 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e187      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042e6:	4b1b      	ldr	r3, [pc, #108]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1f0      	bne.n	80042d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0308 	and.w	r3, r3, #8
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d036      	beq.n	800436c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d016      	beq.n	8004334 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004306:	4b15      	ldr	r3, [pc, #84]	; (800435c <HAL_RCC_OscConfig+0x248>)
 8004308:	2201      	movs	r2, #1
 800430a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800430c:	f7fd fbf4 	bl	8001af8 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004314:	f7fd fbf0 	bl	8001af8 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e167      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004326:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <HAL_RCC_OscConfig+0x240>)
 8004328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f0      	beq.n	8004314 <HAL_RCC_OscConfig+0x200>
 8004332:	e01b      	b.n	800436c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004334:	4b09      	ldr	r3, [pc, #36]	; (800435c <HAL_RCC_OscConfig+0x248>)
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433a:	f7fd fbdd 	bl	8001af8 <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004340:	e00e      	b.n	8004360 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004342:	f7fd fbd9 	bl	8001af8 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d907      	bls.n	8004360 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e150      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
 8004354:	40023800 	.word	0x40023800
 8004358:	42470000 	.word	0x42470000
 800435c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004360:	4b88      	ldr	r3, [pc, #544]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004362:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1ea      	bne.n	8004342 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 8097 	beq.w	80044a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800437a:	2300      	movs	r3, #0
 800437c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800437e:	4b81      	ldr	r3, [pc, #516]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10f      	bne.n	80043aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800438a:	2300      	movs	r3, #0
 800438c:	60bb      	str	r3, [r7, #8]
 800438e:	4b7d      	ldr	r3, [pc, #500]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004392:	4a7c      	ldr	r2, [pc, #496]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004398:	6413      	str	r3, [r2, #64]	; 0x40
 800439a:	4b7a      	ldr	r3, [pc, #488]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a6:	2301      	movs	r3, #1
 80043a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043aa:	4b77      	ldr	r3, [pc, #476]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d118      	bne.n	80043e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043b6:	4b74      	ldr	r3, [pc, #464]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a73      	ldr	r2, [pc, #460]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043c2:	f7fd fb99 	bl	8001af8 <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c8:	e008      	b.n	80043dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ca:	f7fd fb95 	bl	8001af8 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d901      	bls.n	80043dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e10c      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043dc:	4b6a      	ldr	r3, [pc, #424]	; (8004588 <HAL_RCC_OscConfig+0x474>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d106      	bne.n	80043fe <HAL_RCC_OscConfig+0x2ea>
 80043f0:	4b64      	ldr	r3, [pc, #400]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80043f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f4:	4a63      	ldr	r2, [pc, #396]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	6713      	str	r3, [r2, #112]	; 0x70
 80043fc:	e01c      	b.n	8004438 <HAL_RCC_OscConfig+0x324>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	2b05      	cmp	r3, #5
 8004404:	d10c      	bne.n	8004420 <HAL_RCC_OscConfig+0x30c>
 8004406:	4b5f      	ldr	r3, [pc, #380]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440a:	4a5e      	ldr	r2, [pc, #376]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800440c:	f043 0304 	orr.w	r3, r3, #4
 8004410:	6713      	str	r3, [r2, #112]	; 0x70
 8004412:	4b5c      	ldr	r3, [pc, #368]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004416:	4a5b      	ldr	r2, [pc, #364]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004418:	f043 0301 	orr.w	r3, r3, #1
 800441c:	6713      	str	r3, [r2, #112]	; 0x70
 800441e:	e00b      	b.n	8004438 <HAL_RCC_OscConfig+0x324>
 8004420:	4b58      	ldr	r3, [pc, #352]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004424:	4a57      	ldr	r2, [pc, #348]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004426:	f023 0301 	bic.w	r3, r3, #1
 800442a:	6713      	str	r3, [r2, #112]	; 0x70
 800442c:	4b55      	ldr	r3, [pc, #340]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800442e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004430:	4a54      	ldr	r2, [pc, #336]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004432:	f023 0304 	bic.w	r3, r3, #4
 8004436:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d015      	beq.n	800446c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004440:	f7fd fb5a 	bl	8001af8 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004446:	e00a      	b.n	800445e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004448:	f7fd fb56 	bl	8001af8 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	f241 3288 	movw	r2, #5000	; 0x1388
 8004456:	4293      	cmp	r3, r2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e0cb      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800445e:	4b49      	ldr	r3, [pc, #292]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d0ee      	beq.n	8004448 <HAL_RCC_OscConfig+0x334>
 800446a:	e014      	b.n	8004496 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800446c:	f7fd fb44 	bl	8001af8 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004472:	e00a      	b.n	800448a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004474:	f7fd fb40 	bl	8001af8 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004482:	4293      	cmp	r3, r2
 8004484:	d901      	bls.n	800448a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e0b5      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800448a:	4b3e      	ldr	r3, [pc, #248]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800448c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d1ee      	bne.n	8004474 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004496:	7dfb      	ldrb	r3, [r7, #23]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d105      	bne.n	80044a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800449c:	4b39      	ldr	r3, [pc, #228]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	4a38      	ldr	r2, [pc, #224]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80044a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f000 80a1 	beq.w	80045f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044b2:	4b34      	ldr	r3, [pc, #208]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b08      	cmp	r3, #8
 80044bc:	d05c      	beq.n	8004578 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d141      	bne.n	800454a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044c6:	4b31      	ldr	r3, [pc, #196]	; (800458c <HAL_RCC_OscConfig+0x478>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044cc:	f7fd fb14 	bl	8001af8 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044d4:	f7fd fb10 	bl	8001af8 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e087      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e6:	4b27      	ldr	r3, [pc, #156]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1f0      	bne.n	80044d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69da      	ldr	r2, [r3, #28]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	019b      	lsls	r3, r3, #6
 8004502:	431a      	orrs	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004508:	085b      	lsrs	r3, r3, #1
 800450a:	3b01      	subs	r3, #1
 800450c:	041b      	lsls	r3, r3, #16
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004514:	061b      	lsls	r3, r3, #24
 8004516:	491b      	ldr	r1, [pc, #108]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 8004518:	4313      	orrs	r3, r2
 800451a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800451c:	4b1b      	ldr	r3, [pc, #108]	; (800458c <HAL_RCC_OscConfig+0x478>)
 800451e:	2201      	movs	r2, #1
 8004520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004522:	f7fd fae9 	bl	8001af8 <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800452a:	f7fd fae5 	bl	8001af8 <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e05c      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800453c:	4b11      	ldr	r3, [pc, #68]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0f0      	beq.n	800452a <HAL_RCC_OscConfig+0x416>
 8004548:	e054      	b.n	80045f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454a:	4b10      	ldr	r3, [pc, #64]	; (800458c <HAL_RCC_OscConfig+0x478>)
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004550:	f7fd fad2 	bl	8001af8 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004558:	f7fd face 	bl	8001af8 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e045      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800456a:	4b06      	ldr	r3, [pc, #24]	; (8004584 <HAL_RCC_OscConfig+0x470>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f0      	bne.n	8004558 <HAL_RCC_OscConfig+0x444>
 8004576:	e03d      	b.n	80045f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d107      	bne.n	8004590 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e038      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
 8004584:	40023800 	.word	0x40023800
 8004588:	40007000 	.word	0x40007000
 800458c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004590:	4b1b      	ldr	r3, [pc, #108]	; (8004600 <HAL_RCC_OscConfig+0x4ec>)
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d028      	beq.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d121      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d11a      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045c0:	4013      	ands	r3, r2
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d111      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d6:	085b      	lsrs	r3, r3, #1
 80045d8:	3b01      	subs	r3, #1
 80045da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045dc:	429a      	cmp	r2, r3
 80045de:	d107      	bne.n	80045f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d001      	beq.n	80045f4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e000      	b.n	80045f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3718      	adds	r7, #24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	40023800 	.word	0x40023800

08004604 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d101      	bne.n	8004618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e0cc      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004618:	4b68      	ldr	r3, [pc, #416]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 030f 	and.w	r3, r3, #15
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d90c      	bls.n	8004640 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004626:	4b65      	ldr	r3, [pc, #404]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800462e:	4b63      	ldr	r3, [pc, #396]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 030f 	and.w	r3, r3, #15
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	429a      	cmp	r2, r3
 800463a:	d001      	beq.n	8004640 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0b8      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b00      	cmp	r3, #0
 800464a:	d020      	beq.n	800468e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004658:	4b59      	ldr	r3, [pc, #356]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	4a58      	ldr	r2, [pc, #352]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800465e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004662:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b00      	cmp	r3, #0
 800466e:	d005      	beq.n	800467c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004670:	4b53      	ldr	r3, [pc, #332]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	4a52      	ldr	r2, [pc, #328]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004676:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800467a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800467c:	4b50      	ldr	r3, [pc, #320]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	494d      	ldr	r1, [pc, #308]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	4313      	orrs	r3, r2
 800468c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d044      	beq.n	8004724 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d107      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	4b47      	ldr	r3, [pc, #284]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d119      	bne.n	80046e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e07f      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d003      	beq.n	80046c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046be:	2b03      	cmp	r3, #3
 80046c0:	d107      	bne.n	80046d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046c2:	4b3f      	ldr	r3, [pc, #252]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d109      	bne.n	80046e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e06f      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d2:	4b3b      	ldr	r3, [pc, #236]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e067      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046e2:	4b37      	ldr	r3, [pc, #220]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f023 0203 	bic.w	r2, r3, #3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	4934      	ldr	r1, [pc, #208]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046f4:	f7fd fa00 	bl	8001af8 <HAL_GetTick>
 80046f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fa:	e00a      	b.n	8004712 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046fc:	f7fd f9fc 	bl	8001af8 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	f241 3288 	movw	r2, #5000	; 0x1388
 800470a:	4293      	cmp	r3, r2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e04f      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004712:	4b2b      	ldr	r3, [pc, #172]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 020c 	and.w	r2, r3, #12
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	429a      	cmp	r2, r3
 8004722:	d1eb      	bne.n	80046fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004724:	4b25      	ldr	r3, [pc, #148]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d20c      	bcs.n	800474c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004732:	4b22      	ldr	r3, [pc, #136]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	b2d2      	uxtb	r2, r2
 8004738:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800473a:	4b20      	ldr	r3, [pc, #128]	; (80047bc <HAL_RCC_ClockConfig+0x1b8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 030f 	and.w	r3, r3, #15
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	429a      	cmp	r2, r3
 8004746:	d001      	beq.n	800474c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e032      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	2b00      	cmp	r3, #0
 8004756:	d008      	beq.n	800476a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004758:	4b19      	ldr	r3, [pc, #100]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	4916      	ldr	r1, [pc, #88]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004766:	4313      	orrs	r3, r2
 8004768:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d009      	beq.n	800478a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004776:	4b12      	ldr	r3, [pc, #72]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	00db      	lsls	r3, r3, #3
 8004784:	490e      	ldr	r1, [pc, #56]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004786:	4313      	orrs	r3, r2
 8004788:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800478a:	f000 f821 	bl	80047d0 <HAL_RCC_GetSysClockFreq>
 800478e:	4602      	mov	r2, r0
 8004790:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	091b      	lsrs	r3, r3, #4
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	490a      	ldr	r1, [pc, #40]	; (80047c4 <HAL_RCC_ClockConfig+0x1c0>)
 800479c:	5ccb      	ldrb	r3, [r1, r3]
 800479e:	fa22 f303 	lsr.w	r3, r2, r3
 80047a2:	4a09      	ldr	r2, [pc, #36]	; (80047c8 <HAL_RCC_ClockConfig+0x1c4>)
 80047a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047a6:	4b09      	ldr	r3, [pc, #36]	; (80047cc <HAL_RCC_ClockConfig+0x1c8>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fc fe44 	bl	8001438 <HAL_InitTick>

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	40023c00 	.word	0x40023c00
 80047c0:	40023800 	.word	0x40023800
 80047c4:	0800b0b0 	.word	0x0800b0b0
 80047c8:	20000000 	.word	0x20000000
 80047cc:	20000004 	.word	0x20000004

080047d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047d4:	b094      	sub	sp, #80	; 0x50
 80047d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	647b      	str	r3, [r7, #68]	; 0x44
 80047dc:	2300      	movs	r3, #0
 80047de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047e0:	2300      	movs	r3, #0
 80047e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047e8:	4b79      	ldr	r3, [pc, #484]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f003 030c 	and.w	r3, r3, #12
 80047f0:	2b08      	cmp	r3, #8
 80047f2:	d00d      	beq.n	8004810 <HAL_RCC_GetSysClockFreq+0x40>
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	f200 80e1 	bhi.w	80049bc <HAL_RCC_GetSysClockFreq+0x1ec>
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_RCC_GetSysClockFreq+0x34>
 80047fe:	2b04      	cmp	r3, #4
 8004800:	d003      	beq.n	800480a <HAL_RCC_GetSysClockFreq+0x3a>
 8004802:	e0db      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004804:	4b73      	ldr	r3, [pc, #460]	; (80049d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004806:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004808:	e0db      	b.n	80049c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800480a:	4b73      	ldr	r3, [pc, #460]	; (80049d8 <HAL_RCC_GetSysClockFreq+0x208>)
 800480c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800480e:	e0d8      	b.n	80049c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004810:	4b6f      	ldr	r3, [pc, #444]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004818:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800481a:	4b6d      	ldr	r3, [pc, #436]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x200>)
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d063      	beq.n	80048ee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004826:	4b6a      	ldr	r3, [pc, #424]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	099b      	lsrs	r3, r3, #6
 800482c:	2200      	movs	r2, #0
 800482e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004830:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004838:	633b      	str	r3, [r7, #48]	; 0x30
 800483a:	2300      	movs	r3, #0
 800483c:	637b      	str	r3, [r7, #52]	; 0x34
 800483e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004842:	4622      	mov	r2, r4
 8004844:	462b      	mov	r3, r5
 8004846:	f04f 0000 	mov.w	r0, #0
 800484a:	f04f 0100 	mov.w	r1, #0
 800484e:	0159      	lsls	r1, r3, #5
 8004850:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004854:	0150      	lsls	r0, r2, #5
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4621      	mov	r1, r4
 800485c:	1a51      	subs	r1, r2, r1
 800485e:	6139      	str	r1, [r7, #16]
 8004860:	4629      	mov	r1, r5
 8004862:	eb63 0301 	sbc.w	r3, r3, r1
 8004866:	617b      	str	r3, [r7, #20]
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f04f 0300 	mov.w	r3, #0
 8004870:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004874:	4659      	mov	r1, fp
 8004876:	018b      	lsls	r3, r1, #6
 8004878:	4651      	mov	r1, sl
 800487a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800487e:	4651      	mov	r1, sl
 8004880:	018a      	lsls	r2, r1, #6
 8004882:	4651      	mov	r1, sl
 8004884:	ebb2 0801 	subs.w	r8, r2, r1
 8004888:	4659      	mov	r1, fp
 800488a:	eb63 0901 	sbc.w	r9, r3, r1
 800488e:	f04f 0200 	mov.w	r2, #0
 8004892:	f04f 0300 	mov.w	r3, #0
 8004896:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800489a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800489e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048a2:	4690      	mov	r8, r2
 80048a4:	4699      	mov	r9, r3
 80048a6:	4623      	mov	r3, r4
 80048a8:	eb18 0303 	adds.w	r3, r8, r3
 80048ac:	60bb      	str	r3, [r7, #8]
 80048ae:	462b      	mov	r3, r5
 80048b0:	eb49 0303 	adc.w	r3, r9, r3
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	f04f 0200 	mov.w	r2, #0
 80048ba:	f04f 0300 	mov.w	r3, #0
 80048be:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80048c2:	4629      	mov	r1, r5
 80048c4:	024b      	lsls	r3, r1, #9
 80048c6:	4621      	mov	r1, r4
 80048c8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80048cc:	4621      	mov	r1, r4
 80048ce:	024a      	lsls	r2, r1, #9
 80048d0:	4610      	mov	r0, r2
 80048d2:	4619      	mov	r1, r3
 80048d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048d6:	2200      	movs	r2, #0
 80048d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80048da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80048e0:	f7fb fcd6 	bl	8000290 <__aeabi_uldivmod>
 80048e4:	4602      	mov	r2, r0
 80048e6:	460b      	mov	r3, r1
 80048e8:	4613      	mov	r3, r2
 80048ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ec:	e058      	b.n	80049a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048ee:	4b38      	ldr	r3, [pc, #224]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	099b      	lsrs	r3, r3, #6
 80048f4:	2200      	movs	r2, #0
 80048f6:	4618      	mov	r0, r3
 80048f8:	4611      	mov	r1, r2
 80048fa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048fe:	623b      	str	r3, [r7, #32]
 8004900:	2300      	movs	r3, #0
 8004902:	627b      	str	r3, [r7, #36]	; 0x24
 8004904:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004908:	4642      	mov	r2, r8
 800490a:	464b      	mov	r3, r9
 800490c:	f04f 0000 	mov.w	r0, #0
 8004910:	f04f 0100 	mov.w	r1, #0
 8004914:	0159      	lsls	r1, r3, #5
 8004916:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800491a:	0150      	lsls	r0, r2, #5
 800491c:	4602      	mov	r2, r0
 800491e:	460b      	mov	r3, r1
 8004920:	4641      	mov	r1, r8
 8004922:	ebb2 0a01 	subs.w	sl, r2, r1
 8004926:	4649      	mov	r1, r9
 8004928:	eb63 0b01 	sbc.w	fp, r3, r1
 800492c:	f04f 0200 	mov.w	r2, #0
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004938:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800493c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004940:	ebb2 040a 	subs.w	r4, r2, sl
 8004944:	eb63 050b 	sbc.w	r5, r3, fp
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	00eb      	lsls	r3, r5, #3
 8004952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004956:	00e2      	lsls	r2, r4, #3
 8004958:	4614      	mov	r4, r2
 800495a:	461d      	mov	r5, r3
 800495c:	4643      	mov	r3, r8
 800495e:	18e3      	adds	r3, r4, r3
 8004960:	603b      	str	r3, [r7, #0]
 8004962:	464b      	mov	r3, r9
 8004964:	eb45 0303 	adc.w	r3, r5, r3
 8004968:	607b      	str	r3, [r7, #4]
 800496a:	f04f 0200 	mov.w	r2, #0
 800496e:	f04f 0300 	mov.w	r3, #0
 8004972:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004976:	4629      	mov	r1, r5
 8004978:	028b      	lsls	r3, r1, #10
 800497a:	4621      	mov	r1, r4
 800497c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004980:	4621      	mov	r1, r4
 8004982:	028a      	lsls	r2, r1, #10
 8004984:	4610      	mov	r0, r2
 8004986:	4619      	mov	r1, r3
 8004988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800498a:	2200      	movs	r2, #0
 800498c:	61bb      	str	r3, [r7, #24]
 800498e:	61fa      	str	r2, [r7, #28]
 8004990:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004994:	f7fb fc7c 	bl	8000290 <__aeabi_uldivmod>
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	4613      	mov	r3, r2
 800499e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80049a0:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	0c1b      	lsrs	r3, r3, #16
 80049a6:	f003 0303 	and.w	r3, r3, #3
 80049aa:	3301      	adds	r3, #1
 80049ac:	005b      	lsls	r3, r3, #1
 80049ae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80049b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80049ba:	e002      	b.n	80049c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049bc:	4b05      	ldr	r3, [pc, #20]	; (80049d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80049be:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80049c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3750      	adds	r7, #80	; 0x50
 80049c8:	46bd      	mov	sp, r7
 80049ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ce:	bf00      	nop
 80049d0:	40023800 	.word	0x40023800
 80049d4:	00f42400 	.word	0x00f42400
 80049d8:	007a1200 	.word	0x007a1200

080049dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049e0:	4b03      	ldr	r3, [pc, #12]	; (80049f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80049e2:	681b      	ldr	r3, [r3, #0]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	20000000 	.word	0x20000000

080049f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049f8:	f7ff fff0 	bl	80049dc <HAL_RCC_GetHCLKFreq>
 80049fc:	4602      	mov	r2, r0
 80049fe:	4b05      	ldr	r3, [pc, #20]	; (8004a14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	0a9b      	lsrs	r3, r3, #10
 8004a04:	f003 0307 	and.w	r3, r3, #7
 8004a08:	4903      	ldr	r1, [pc, #12]	; (8004a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a0a:	5ccb      	ldrb	r3, [r1, r3]
 8004a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	40023800 	.word	0x40023800
 8004a18:	0800b0c0 	.word	0x0800b0c0

08004a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a20:	f7ff ffdc 	bl	80049dc <HAL_RCC_GetHCLKFreq>
 8004a24:	4602      	mov	r2, r0
 8004a26:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	0b5b      	lsrs	r3, r3, #13
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	4903      	ldr	r1, [pc, #12]	; (8004a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a32:	5ccb      	ldrb	r3, [r1, r3]
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	0800b0c0 	.word	0x0800b0c0

08004a44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	220f      	movs	r2, #15
 8004a52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004a54:	4b12      	ldr	r3, [pc, #72]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f003 0203 	and.w	r2, r3, #3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004a60:	4b0f      	ldr	r3, [pc, #60]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004a6c:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004a78:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	08db      	lsrs	r3, r3, #3
 8004a7e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004a86:	4b07      	ldr	r3, [pc, #28]	; (8004aa4 <HAL_RCC_GetClockConfig+0x60>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 020f 	and.w	r2, r3, #15
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	601a      	str	r2, [r3, #0]
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40023800 	.word	0x40023800
 8004aa4:	40023c00 	.word	0x40023c00

08004aa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10b      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d105      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d075      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004adc:	4b91      	ldr	r3, [pc, #580]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ae2:	f7fd f809 	bl	8001af8 <HAL_GetTick>
 8004ae6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ae8:	e008      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004aea:	f7fd f805 	bl	8001af8 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d901      	bls.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e189      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004afc:	4b8a      	ldr	r3, [pc, #552]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1f0      	bne.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0301 	and.w	r3, r3, #1
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d009      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	019a      	lsls	r2, r3, #6
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	071b      	lsls	r3, r3, #28
 8004b20:	4981      	ldr	r1, [pc, #516]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d01f      	beq.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b34:	4b7c      	ldr	r3, [pc, #496]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b3a:	0f1b      	lsrs	r3, r3, #28
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	019a      	lsls	r2, r3, #6
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	061b      	lsls	r3, r3, #24
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	071b      	lsls	r3, r3, #28
 8004b54:	4974      	ldr	r1, [pc, #464]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b5c:	4b72      	ldr	r3, [pc, #456]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b62:	f023 021f 	bic.w	r2, r3, #31
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	496e      	ldr	r1, [pc, #440]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00d      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	019a      	lsls	r2, r3, #6
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	061b      	lsls	r3, r3, #24
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	071b      	lsls	r3, r3, #28
 8004b94:	4964      	ldr	r1, [pc, #400]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b9c:	4b61      	ldr	r3, [pc, #388]	; (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ba2:	f7fc ffa9 	bl	8001af8 <HAL_GetTick>
 8004ba6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004baa:	f7fc ffa5 	bl	8001af8 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e129      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bbc:	4b5a      	ldr	r3, [pc, #360]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0f0      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d105      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d079      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004be0:	4b52      	ldr	r3, [pc, #328]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004be6:	f7fc ff87 	bl	8001af8 <HAL_GetTick>
 8004bea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004bec:	e008      	b.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004bee:	f7fc ff83 	bl	8001af8 <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e107      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c00:	4b49      	ldr	r3, [pc, #292]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c0c:	d0ef      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0304 	and.w	r3, r3, #4
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d020      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004c1a:	4b43      	ldr	r3, [pc, #268]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c20:	0f1b      	lsrs	r3, r3, #28
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	019a      	lsls	r2, r3, #6
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	061b      	lsls	r3, r3, #24
 8004c34:	431a      	orrs	r2, r3
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	071b      	lsls	r3, r3, #28
 8004c3a:	493b      	ldr	r1, [pc, #236]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004c42:	4b39      	ldr	r3, [pc, #228]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c48:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	3b01      	subs	r3, #1
 8004c52:	021b      	lsls	r3, r3, #8
 8004c54:	4934      	ldr	r1, [pc, #208]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01e      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004c68:	4b2f      	ldr	r3, [pc, #188]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6e:	0e1b      	lsrs	r3, r3, #24
 8004c70:	f003 030f 	and.w	r3, r3, #15
 8004c74:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	019a      	lsls	r2, r3, #6
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	061b      	lsls	r3, r3, #24
 8004c80:	431a      	orrs	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	071b      	lsls	r3, r3, #28
 8004c88:	4927      	ldr	r1, [pc, #156]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004c90:	4b25      	ldr	r3, [pc, #148]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c96:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	4922      	ldr	r1, [pc, #136]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004ca6:	4b21      	ldr	r3, [pc, #132]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004ca8:	2201      	movs	r2, #1
 8004caa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cac:	f7fc ff24 	bl	8001af8 <HAL_GetTick>
 8004cb0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004cb4:	f7fc ff20 	bl	8001af8 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e0a4      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004cc6:	4b18      	ldr	r3, [pc, #96]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004cce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cd2:	d1ef      	bne.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0320 	and.w	r3, r3, #32
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 808b 	beq.w	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	4b10      	ldr	r3, [pc, #64]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	4a0f      	ldr	r2, [pc, #60]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8004cf2:	4b0d      	ldr	r3, [pc, #52]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004cfe:	4b0c      	ldr	r3, [pc, #48]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a0b      	ldr	r2, [pc, #44]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d08:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d0a:	f7fc fef5 	bl	8001af8 <HAL_GetTick>
 8004d0e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d10:	e010      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004d12:	f7fc fef1 	bl	8001af8 <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d909      	bls.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e075      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004d24:	42470068 	.word	0x42470068
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	42470070 	.word	0x42470070
 8004d30:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d34:	4b38      	ldr	r3, [pc, #224]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0e8      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d40:	4b36      	ldr	r3, [pc, #216]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d48:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d02f      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d028      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d5e:	4b2f      	ldr	r3, [pc, #188]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d66:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d68:	4b2d      	ldr	r3, [pc, #180]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d6e:	4b2c      	ldr	r3, [pc, #176]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d74:	4a29      	ldr	r2, [pc, #164]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d7a:	4b28      	ldr	r3, [pc, #160]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d114      	bne.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d86:	f7fc feb7 	bl	8001af8 <HAL_GetTick>
 8004d8a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8c:	e00a      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d8e:	f7fc feb3 	bl	8001af8 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e035      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da4:	4b1d      	ldr	r3, [pc, #116]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d0ee      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004dbc:	d10d      	bne.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004dbe:	4b17      	ldr	r3, [pc, #92]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dca:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004dce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dd2:	4912      	ldr	r1, [pc, #72]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	608b      	str	r3, [r1, #8]
 8004dd8:	e005      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004dda:	4b10      	ldr	r3, [pc, #64]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	4a0f      	ldr	r2, [pc, #60]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004de0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004de4:	6093      	str	r3, [r2, #8]
 8004de6:	4b0d      	ldr	r3, [pc, #52]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004de8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004df2:	490a      	ldr	r1, [pc, #40]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0310 	and.w	r3, r3, #16
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d004      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004e0a:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004e0c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004e0e:	2300      	movs	r3, #0
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3718      	adds	r7, #24
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40007000 	.word	0x40007000
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	42470e40 	.word	0x42470e40
 8004e24:	424711e0 	.word	0x424711e0

08004e28 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e025      	b.n	8004e88 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d106      	bne.n	8004e56 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7fc fae7 	bl	8001424 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2202      	movs	r2, #2
 8004e5a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	3304      	adds	r3, #4
 8004e66:	4619      	mov	r1, r3
 8004e68:	4610      	mov	r0, r2
 8004e6a:	f001 f8dd 	bl	8006028 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	461a      	mov	r2, r3
 8004e78:	6839      	ldr	r1, [r7, #0]
 8004e7a:	f001 f932 	bl	80060e2 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3708      	adds	r7, #8
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e07b      	b.n	8004f9a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d108      	bne.n	8004ebc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eb2:	d009      	beq.n	8004ec8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	61da      	str	r2, [r3, #28]
 8004eba:	e005      	b.n	8004ec8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7fc f95a 	bl	800119c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004efe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004f10:	431a      	orrs	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	431a      	orrs	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f42:	431a      	orrs	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f4c:	ea42 0103 	orr.w	r1, r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f54:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	0c1b      	lsrs	r3, r3, #16
 8004f66:	f003 0104 	and.w	r1, r3, #4
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6e:	f003 0210 	and.w	r2, r3, #16
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	430a      	orrs	r2, r1
 8004f78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	69da      	ldr	r2, [r3, #28]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3708      	adds	r7, #8
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b082      	sub	sp, #8
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e041      	b.n	8005038 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7fc f92f 	bl	800122c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2202      	movs	r2, #2
 8004fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	3304      	adds	r3, #4
 8004fde:	4619      	mov	r1, r3
 8004fe0:	4610      	mov	r0, r2
 8004fe2:	f000 fa95 	bl	8005510 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800504e:	b2db      	uxtb	r3, r3
 8005050:	2b01      	cmp	r3, #1
 8005052:	d001      	beq.n	8005058 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e04e      	b.n	80050f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a23      	ldr	r2, [pc, #140]	; (8005104 <HAL_TIM_Base_Start_IT+0xc4>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d022      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005082:	d01d      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a1f      	ldr	r2, [pc, #124]	; (8005108 <HAL_TIM_Base_Start_IT+0xc8>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d018      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1e      	ldr	r2, [pc, #120]	; (800510c <HAL_TIM_Base_Start_IT+0xcc>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d013      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a1c      	ldr	r2, [pc, #112]	; (8005110 <HAL_TIM_Base_Start_IT+0xd0>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00e      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1b      	ldr	r2, [pc, #108]	; (8005114 <HAL_TIM_Base_Start_IT+0xd4>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d009      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a19      	ldr	r2, [pc, #100]	; (8005118 <HAL_TIM_Base_Start_IT+0xd8>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d004      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a18      	ldr	r2, [pc, #96]	; (800511c <HAL_TIM_Base_Start_IT+0xdc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d111      	bne.n	80050e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 0307 	and.w	r3, r3, #7
 80050ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2b06      	cmp	r3, #6
 80050d0:	d010      	beq.n	80050f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f042 0201 	orr.w	r2, r2, #1
 80050e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e2:	e007      	b.n	80050f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f042 0201 	orr.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	40010000 	.word	0x40010000
 8005108:	40000400 	.word	0x40000400
 800510c:	40000800 	.word	0x40000800
 8005110:	40000c00 	.word	0x40000c00
 8005114:	40010400 	.word	0x40010400
 8005118:	40014000 	.word	0x40014000
 800511c:	40001800 	.word	0x40001800

08005120 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b02      	cmp	r3, #2
 8005134:	d122      	bne.n	800517c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	2b02      	cmp	r3, #2
 8005142:	d11b      	bne.n	800517c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f06f 0202 	mvn.w	r2, #2
 800514c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	f003 0303 	and.w	r3, r3, #3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 f9b5 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 8005168:	e005      	b.n	8005176 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f9a7 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 f9b8 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f003 0304 	and.w	r3, r3, #4
 8005186:	2b04      	cmp	r3, #4
 8005188:	d122      	bne.n	80051d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b04      	cmp	r3, #4
 8005196:	d11b      	bne.n	80051d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0204 	mvn.w	r2, #4
 80051a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2202      	movs	r2, #2
 80051a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f98b 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 80051bc:	e005      	b.n	80051ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f97d 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 f98e 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b08      	cmp	r3, #8
 80051dc:	d122      	bne.n	8005224 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d11b      	bne.n	8005224 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f06f 0208 	mvn.w	r2, #8
 80051f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2204      	movs	r2, #4
 80051fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f961 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 8005210:	e005      	b.n	800521e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f953 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f964 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f003 0310 	and.w	r3, r3, #16
 800522e:	2b10      	cmp	r3, #16
 8005230:	d122      	bne.n	8005278 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0310 	and.w	r3, r3, #16
 800523c:	2b10      	cmp	r3, #16
 800523e:	d11b      	bne.n	8005278 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0210 	mvn.w	r2, #16
 8005248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2208      	movs	r2, #8
 800524e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f937 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 8005264:	e005      	b.n	8005272 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f929 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f93a 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b01      	cmp	r3, #1
 8005284:	d10e      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b01      	cmp	r3, #1
 8005292:	d107      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f06f 0201 	mvn.w	r2, #1
 800529c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7fb fd54 	bl	8000d4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ae:	2b80      	cmp	r3, #128	; 0x80
 80052b0:	d10e      	bne.n	80052d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052bc:	2b80      	cmp	r3, #128	; 0x80
 80052be:	d107      	bne.n	80052d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 fae0 	bl	8005890 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052da:	2b40      	cmp	r3, #64	; 0x40
 80052dc:	d10e      	bne.n	80052fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e8:	2b40      	cmp	r3, #64	; 0x40
 80052ea:	d107      	bne.n	80052fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f8ff 	bl	80054fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	f003 0320 	and.w	r3, r3, #32
 8005306:	2b20      	cmp	r3, #32
 8005308:	d10e      	bne.n	8005328 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f003 0320 	and.w	r3, r3, #32
 8005314:	2b20      	cmp	r3, #32
 8005316:	d107      	bne.n	8005328 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f06f 0220 	mvn.w	r2, #32
 8005320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 faaa 	bl	800587c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005328:	bf00      	nop
 800532a:	3708      	adds	r7, #8
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800533a:	2300      	movs	r3, #0
 800533c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <HAL_TIM_ConfigClockSource+0x1c>
 8005348:	2302      	movs	r3, #2
 800534a:	e0b4      	b.n	80054b6 <HAL_TIM_ConfigClockSource+0x186>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800536a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005372:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005384:	d03e      	beq.n	8005404 <HAL_TIM_ConfigClockSource+0xd4>
 8005386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800538a:	f200 8087 	bhi.w	800549c <HAL_TIM_ConfigClockSource+0x16c>
 800538e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005392:	f000 8086 	beq.w	80054a2 <HAL_TIM_ConfigClockSource+0x172>
 8005396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800539a:	d87f      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 800539c:	2b70      	cmp	r3, #112	; 0x70
 800539e:	d01a      	beq.n	80053d6 <HAL_TIM_ConfigClockSource+0xa6>
 80053a0:	2b70      	cmp	r3, #112	; 0x70
 80053a2:	d87b      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053a4:	2b60      	cmp	r3, #96	; 0x60
 80053a6:	d050      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x11a>
 80053a8:	2b60      	cmp	r3, #96	; 0x60
 80053aa:	d877      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053ac:	2b50      	cmp	r3, #80	; 0x50
 80053ae:	d03c      	beq.n	800542a <HAL_TIM_ConfigClockSource+0xfa>
 80053b0:	2b50      	cmp	r3, #80	; 0x50
 80053b2:	d873      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053b4:	2b40      	cmp	r3, #64	; 0x40
 80053b6:	d058      	beq.n	800546a <HAL_TIM_ConfigClockSource+0x13a>
 80053b8:	2b40      	cmp	r3, #64	; 0x40
 80053ba:	d86f      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053bc:	2b30      	cmp	r3, #48	; 0x30
 80053be:	d064      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053c0:	2b30      	cmp	r3, #48	; 0x30
 80053c2:	d86b      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053c4:	2b20      	cmp	r3, #32
 80053c6:	d060      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	d867      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d05c      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053d0:	2b10      	cmp	r3, #16
 80053d2:	d05a      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053d4:	e062      	b.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6818      	ldr	r0, [r3, #0]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	6899      	ldr	r1, [r3, #8]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f000 f9ad 	bl	8005744 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	609a      	str	r2, [r3, #8]
      break;
 8005402:	e04f      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6818      	ldr	r0, [r3, #0]
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	6899      	ldr	r1, [r3, #8]
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f000 f996 	bl	8005744 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005426:	609a      	str	r2, [r3, #8]
      break;
 8005428:	e03c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6818      	ldr	r0, [r3, #0]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	461a      	mov	r2, r3
 8005438:	f000 f90a 	bl	8005650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2150      	movs	r1, #80	; 0x50
 8005442:	4618      	mov	r0, r3
 8005444:	f000 f963 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 8005448:	e02c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6818      	ldr	r0, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	6859      	ldr	r1, [r3, #4]
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	461a      	mov	r2, r3
 8005458:	f000 f929 	bl	80056ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2160      	movs	r1, #96	; 0x60
 8005462:	4618      	mov	r0, r3
 8005464:	f000 f953 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 8005468:	e01c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6818      	ldr	r0, [r3, #0]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	6859      	ldr	r1, [r3, #4]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	461a      	mov	r2, r3
 8005478:	f000 f8ea 	bl	8005650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2140      	movs	r1, #64	; 0x40
 8005482:	4618      	mov	r0, r3
 8005484:	f000 f943 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 8005488:	e00c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4619      	mov	r1, r3
 8005494:	4610      	mov	r0, r2
 8005496:	f000 f93a 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 800549a:	e003      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	73fb      	strb	r3, [r7, #15]
      break;
 80054a0:	e000      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}

080054be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054c6:	bf00      	nop
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b083      	sub	sp, #12
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
	...

08005510 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a40      	ldr	r2, [pc, #256]	; (8005624 <TIM_Base_SetConfig+0x114>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d013      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800552e:	d00f      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a3d      	ldr	r2, [pc, #244]	; (8005628 <TIM_Base_SetConfig+0x118>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00b      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a3c      	ldr	r2, [pc, #240]	; (800562c <TIM_Base_SetConfig+0x11c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d007      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a3b      	ldr	r2, [pc, #236]	; (8005630 <TIM_Base_SetConfig+0x120>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d003      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a3a      	ldr	r2, [pc, #232]	; (8005634 <TIM_Base_SetConfig+0x124>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d108      	bne.n	8005562 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a2f      	ldr	r2, [pc, #188]	; (8005624 <TIM_Base_SetConfig+0x114>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d02b      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005570:	d027      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a2c      	ldr	r2, [pc, #176]	; (8005628 <TIM_Base_SetConfig+0x118>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d023      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a2b      	ldr	r2, [pc, #172]	; (800562c <TIM_Base_SetConfig+0x11c>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d01f      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a2a      	ldr	r2, [pc, #168]	; (8005630 <TIM_Base_SetConfig+0x120>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d01b      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a29      	ldr	r2, [pc, #164]	; (8005634 <TIM_Base_SetConfig+0x124>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d017      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a28      	ldr	r2, [pc, #160]	; (8005638 <TIM_Base_SetConfig+0x128>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d013      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a27      	ldr	r2, [pc, #156]	; (800563c <TIM_Base_SetConfig+0x12c>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00f      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a26      	ldr	r2, [pc, #152]	; (8005640 <TIM_Base_SetConfig+0x130>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00b      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a25      	ldr	r2, [pc, #148]	; (8005644 <TIM_Base_SetConfig+0x134>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d007      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a24      	ldr	r2, [pc, #144]	; (8005648 <TIM_Base_SetConfig+0x138>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d003      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a23      	ldr	r2, [pc, #140]	; (800564c <TIM_Base_SetConfig+0x13c>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d108      	bne.n	80055d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a0a      	ldr	r2, [pc, #40]	; (8005624 <TIM_Base_SetConfig+0x114>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d003      	beq.n	8005608 <TIM_Base_SetConfig+0xf8>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a0c      	ldr	r2, [pc, #48]	; (8005634 <TIM_Base_SetConfig+0x124>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d103      	bne.n	8005610 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	615a      	str	r2, [r3, #20]
}
 8005616:	bf00      	nop
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40010000 	.word	0x40010000
 8005628:	40000400 	.word	0x40000400
 800562c:	40000800 	.word	0x40000800
 8005630:	40000c00 	.word	0x40000c00
 8005634:	40010400 	.word	0x40010400
 8005638:	40014000 	.word	0x40014000
 800563c:	40014400 	.word	0x40014400
 8005640:	40014800 	.word	0x40014800
 8005644:	40001800 	.word	0x40001800
 8005648:	40001c00 	.word	0x40001c00
 800564c:	40002000 	.word	0x40002000

08005650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	f023 0201 	bic.w	r2, r3, #1
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800567a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f023 030a 	bic.w	r3, r3, #10
 800568c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	4313      	orrs	r3, r2
 8005694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	621a      	str	r2, [r3, #32]
}
 80056a2:	bf00      	nop
 80056a4:	371c      	adds	r7, #28
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b087      	sub	sp, #28
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	60f8      	str	r0, [r7, #12]
 80056b6:	60b9      	str	r1, [r7, #8]
 80056b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	f023 0210 	bic.w	r2, r3, #16
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a1b      	ldr	r3, [r3, #32]
 80056d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	031b      	lsls	r3, r3, #12
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	621a      	str	r2, [r3, #32]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800570e:	b480      	push	{r7}
 8005710:	b085      	sub	sp, #20
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005724:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4313      	orrs	r3, r2
 800572c:	f043 0307 	orr.w	r3, r3, #7
 8005730:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	609a      	str	r2, [r3, #8]
}
 8005738:	bf00      	nop
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005744:	b480      	push	{r7}
 8005746:	b087      	sub	sp, #28
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800575e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	021a      	lsls	r2, r3, #8
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	431a      	orrs	r2, r3
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	4313      	orrs	r3, r2
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	4313      	orrs	r3, r2
 8005770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	609a      	str	r2, [r3, #8]
}
 8005778:	bf00      	nop
 800577a:	371c      	adds	r7, #28
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005798:	2302      	movs	r3, #2
 800579a:	e05a      	b.n	8005852 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a21      	ldr	r2, [pc, #132]	; (8005860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d022      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e8:	d01d      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a1d      	ldr	r2, [pc, #116]	; (8005864 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d018      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a1b      	ldr	r2, [pc, #108]	; (8005868 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d013      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a1a      	ldr	r2, [pc, #104]	; (800586c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d00e      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a18      	ldr	r2, [pc, #96]	; (8005870 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d009      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a17      	ldr	r2, [pc, #92]	; (8005874 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d004      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a15      	ldr	r2, [pc, #84]	; (8005878 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d10c      	bne.n	8005840 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800582c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	4313      	orrs	r3, r2
 8005836:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68ba      	ldr	r2, [r7, #8]
 800583e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3714      	adds	r7, #20
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	40010000 	.word	0x40010000
 8005864:	40000400 	.word	0x40000400
 8005868:	40000800 	.word	0x40000800
 800586c:	40000c00 	.word	0x40000c00
 8005870:	40010400 	.word	0x40010400
 8005874:	40014000 	.word	0x40014000
 8005878:	40001800 	.word	0x40001800

0800587c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e03f      	b.n	8005936 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d106      	bne.n	80058d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f7fb fcd0 	bl	8001270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2224      	movs	r2, #36	; 0x24
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68da      	ldr	r2, [r3, #12]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f929 	bl	8005b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	691a      	ldr	r2, [r3, #16]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	695a      	ldr	r2, [r3, #20]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800590c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800591c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2220      	movs	r2, #32
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2220      	movs	r2, #32
 8005930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b08a      	sub	sp, #40	; 0x28
 8005942:	af02      	add	r7, sp, #8
 8005944:	60f8      	str	r0, [r7, #12]
 8005946:	60b9      	str	r1, [r7, #8]
 8005948:	603b      	str	r3, [r7, #0]
 800594a:	4613      	mov	r3, r2
 800594c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800594e:	2300      	movs	r3, #0
 8005950:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b20      	cmp	r3, #32
 800595c:	d17c      	bne.n	8005a58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <HAL_UART_Transmit+0x2c>
 8005964:	88fb      	ldrh	r3, [r7, #6]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e075      	b.n	8005a5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005974:	2b01      	cmp	r3, #1
 8005976:	d101      	bne.n	800597c <HAL_UART_Transmit+0x3e>
 8005978:	2302      	movs	r3, #2
 800597a:	e06e      	b.n	8005a5a <HAL_UART_Transmit+0x11c>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2221      	movs	r2, #33	; 0x21
 800598e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005992:	f7fc f8b1 	bl	8001af8 <HAL_GetTick>
 8005996:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	88fa      	ldrh	r2, [r7, #6]
 800599c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	88fa      	ldrh	r2, [r7, #6]
 80059a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ac:	d108      	bne.n	80059c0 <HAL_UART_Transmit+0x82>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d104      	bne.n	80059c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80059b6:	2300      	movs	r3, #0
 80059b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	61bb      	str	r3, [r7, #24]
 80059be:	e003      	b.n	80059c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059c4:	2300      	movs	r3, #0
 80059c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80059d0:	e02a      	b.n	8005a28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2200      	movs	r2, #0
 80059da:	2180      	movs	r1, #128	; 0x80
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	f000 f840 	bl	8005a62 <UART_WaitOnFlagUntilTimeout>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d001      	beq.n	80059ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e036      	b.n	8005a5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10b      	bne.n	8005a0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	881b      	ldrh	r3, [r3, #0]
 80059f6:	461a      	mov	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	3302      	adds	r3, #2
 8005a06:	61bb      	str	r3, [r7, #24]
 8005a08:	e007      	b.n	8005a1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	781a      	ldrb	r2, [r3, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	3301      	adds	r3, #1
 8005a18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	3b01      	subs	r3, #1
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1cf      	bne.n	80059d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	9300      	str	r3, [sp, #0]
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	2140      	movs	r1, #64	; 0x40
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 f810 	bl	8005a62 <UART_WaitOnFlagUntilTimeout>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d001      	beq.n	8005a4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e006      	b.n	8005a5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	e000      	b.n	8005a5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a58:	2302      	movs	r3, #2
  }
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3720      	adds	r7, #32
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b090      	sub	sp, #64	; 0x40
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	60f8      	str	r0, [r7, #12]
 8005a6a:	60b9      	str	r1, [r7, #8]
 8005a6c:	603b      	str	r3, [r7, #0]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a72:	e050      	b.n	8005b16 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7a:	d04c      	beq.n	8005b16 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d007      	beq.n	8005a92 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a82:	f7fc f839 	bl	8001af8 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d241      	bcs.n	8005b16 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	330c      	adds	r3, #12
 8005a98:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	330c      	adds	r3, #12
 8005ab0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ab2:	637a      	str	r2, [r7, #52]	; 0x34
 8005ab4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ab8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e5      	bne.n	8005a92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3314      	adds	r3, #20
 8005acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	e853 3f00 	ldrex	r3, [r3]
 8005ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	f023 0301 	bic.w	r3, r3, #1
 8005adc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	3314      	adds	r3, #20
 8005ae4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ae6:	623a      	str	r2, [r7, #32]
 8005ae8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aea:	69f9      	ldr	r1, [r7, #28]
 8005aec:	6a3a      	ldr	r2, [r7, #32]
 8005aee:	e841 2300 	strex	r3, r2, [r1]
 8005af2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d1e5      	bne.n	8005ac6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2220      	movs	r2, #32
 8005afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2220      	movs	r2, #32
 8005b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e00f      	b.n	8005b36 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	4013      	ands	r3, r2
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	bf0c      	ite	eq
 8005b26:	2301      	moveq	r3, #1
 8005b28:	2300      	movne	r3, #0
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	79fb      	ldrb	r3, [r7, #7]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d09f      	beq.n	8005a74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3740      	adds	r7, #64	; 0x40
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
	...

08005b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b44:	b0c0      	sub	sp, #256	; 0x100
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b5c:	68d9      	ldr	r1, [r3, #12]
 8005b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	ea40 0301 	orr.w	r3, r0, r1
 8005b68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	431a      	orrs	r2, r3
 8005b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	431a      	orrs	r2, r3
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b98:	f021 010c 	bic.w	r1, r1, #12
 8005b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005ba6:	430b      	orrs	r3, r1
 8005ba8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bba:	6999      	ldr	r1, [r3, #24]
 8005bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	ea40 0301 	orr.w	r3, r0, r1
 8005bc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	4b8f      	ldr	r3, [pc, #572]	; (8005e0c <UART_SetConfig+0x2cc>)
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d005      	beq.n	8005be0 <UART_SetConfig+0xa0>
 8005bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	4b8d      	ldr	r3, [pc, #564]	; (8005e10 <UART_SetConfig+0x2d0>)
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d104      	bne.n	8005bea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005be0:	f7fe ff1c 	bl	8004a1c <HAL_RCC_GetPCLK2Freq>
 8005be4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005be8:	e003      	b.n	8005bf2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bea:	f7fe ff03 	bl	80049f4 <HAL_RCC_GetPCLK1Freq>
 8005bee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bf6:	69db      	ldr	r3, [r3, #28]
 8005bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bfc:	f040 810c 	bne.w	8005e18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c04:	2200      	movs	r2, #0
 8005c06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005c0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005c12:	4622      	mov	r2, r4
 8005c14:	462b      	mov	r3, r5
 8005c16:	1891      	adds	r1, r2, r2
 8005c18:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c1a:	415b      	adcs	r3, r3
 8005c1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005c22:	4621      	mov	r1, r4
 8005c24:	eb12 0801 	adds.w	r8, r2, r1
 8005c28:	4629      	mov	r1, r5
 8005c2a:	eb43 0901 	adc.w	r9, r3, r1
 8005c2e:	f04f 0200 	mov.w	r2, #0
 8005c32:	f04f 0300 	mov.w	r3, #0
 8005c36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c42:	4690      	mov	r8, r2
 8005c44:	4699      	mov	r9, r3
 8005c46:	4623      	mov	r3, r4
 8005c48:	eb18 0303 	adds.w	r3, r8, r3
 8005c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005c50:	462b      	mov	r3, r5
 8005c52:	eb49 0303 	adc.w	r3, r9, r3
 8005c56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005c66:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005c6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005c6e:	460b      	mov	r3, r1
 8005c70:	18db      	adds	r3, r3, r3
 8005c72:	653b      	str	r3, [r7, #80]	; 0x50
 8005c74:	4613      	mov	r3, r2
 8005c76:	eb42 0303 	adc.w	r3, r2, r3
 8005c7a:	657b      	str	r3, [r7, #84]	; 0x54
 8005c7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005c80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005c84:	f7fa fb04 	bl	8000290 <__aeabi_uldivmod>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	4b61      	ldr	r3, [pc, #388]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005c8e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c92:	095b      	lsrs	r3, r3, #5
 8005c94:	011c      	lsls	r4, r3, #4
 8005c96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ca0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005ca4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005ca8:	4642      	mov	r2, r8
 8005caa:	464b      	mov	r3, r9
 8005cac:	1891      	adds	r1, r2, r2
 8005cae:	64b9      	str	r1, [r7, #72]	; 0x48
 8005cb0:	415b      	adcs	r3, r3
 8005cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005cb8:	4641      	mov	r1, r8
 8005cba:	eb12 0a01 	adds.w	sl, r2, r1
 8005cbe:	4649      	mov	r1, r9
 8005cc0:	eb43 0b01 	adc.w	fp, r3, r1
 8005cc4:	f04f 0200 	mov.w	r2, #0
 8005cc8:	f04f 0300 	mov.w	r3, #0
 8005ccc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cd8:	4692      	mov	sl, r2
 8005cda:	469b      	mov	fp, r3
 8005cdc:	4643      	mov	r3, r8
 8005cde:	eb1a 0303 	adds.w	r3, sl, r3
 8005ce2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005ce6:	464b      	mov	r3, r9
 8005ce8:	eb4b 0303 	adc.w	r3, fp, r3
 8005cec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005cfc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005d00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005d04:	460b      	mov	r3, r1
 8005d06:	18db      	adds	r3, r3, r3
 8005d08:	643b      	str	r3, [r7, #64]	; 0x40
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	eb42 0303 	adc.w	r3, r2, r3
 8005d10:	647b      	str	r3, [r7, #68]	; 0x44
 8005d12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005d1a:	f7fa fab9 	bl	8000290 <__aeabi_uldivmod>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	4611      	mov	r1, r2
 8005d24:	4b3b      	ldr	r3, [pc, #236]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005d26:	fba3 2301 	umull	r2, r3, r3, r1
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	2264      	movs	r2, #100	; 0x64
 8005d2e:	fb02 f303 	mul.w	r3, r2, r3
 8005d32:	1acb      	subs	r3, r1, r3
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005d3a:	4b36      	ldr	r3, [pc, #216]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005d3c:	fba3 2302 	umull	r2, r3, r3, r2
 8005d40:	095b      	lsrs	r3, r3, #5
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d48:	441c      	add	r4, r3
 8005d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005d58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005d5c:	4642      	mov	r2, r8
 8005d5e:	464b      	mov	r3, r9
 8005d60:	1891      	adds	r1, r2, r2
 8005d62:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d64:	415b      	adcs	r3, r3
 8005d66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d6c:	4641      	mov	r1, r8
 8005d6e:	1851      	adds	r1, r2, r1
 8005d70:	6339      	str	r1, [r7, #48]	; 0x30
 8005d72:	4649      	mov	r1, r9
 8005d74:	414b      	adcs	r3, r1
 8005d76:	637b      	str	r3, [r7, #52]	; 0x34
 8005d78:	f04f 0200 	mov.w	r2, #0
 8005d7c:	f04f 0300 	mov.w	r3, #0
 8005d80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005d84:	4659      	mov	r1, fp
 8005d86:	00cb      	lsls	r3, r1, #3
 8005d88:	4651      	mov	r1, sl
 8005d8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d8e:	4651      	mov	r1, sl
 8005d90:	00ca      	lsls	r2, r1, #3
 8005d92:	4610      	mov	r0, r2
 8005d94:	4619      	mov	r1, r3
 8005d96:	4603      	mov	r3, r0
 8005d98:	4642      	mov	r2, r8
 8005d9a:	189b      	adds	r3, r3, r2
 8005d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005da0:	464b      	mov	r3, r9
 8005da2:	460a      	mov	r2, r1
 8005da4:	eb42 0303 	adc.w	r3, r2, r3
 8005da8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005db8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005dbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	18db      	adds	r3, r3, r3
 8005dc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	eb42 0303 	adc.w	r3, r2, r3
 8005dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005dce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005dd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005dd6:	f7fa fa5b 	bl	8000290 <__aeabi_uldivmod>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	4b0d      	ldr	r3, [pc, #52]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005de0:	fba3 1302 	umull	r1, r3, r3, r2
 8005de4:	095b      	lsrs	r3, r3, #5
 8005de6:	2164      	movs	r1, #100	; 0x64
 8005de8:	fb01 f303 	mul.w	r3, r1, r3
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	3332      	adds	r3, #50	; 0x32
 8005df2:	4a08      	ldr	r2, [pc, #32]	; (8005e14 <UART_SetConfig+0x2d4>)
 8005df4:	fba2 2303 	umull	r2, r3, r2, r3
 8005df8:	095b      	lsrs	r3, r3, #5
 8005dfa:	f003 0207 	and.w	r2, r3, #7
 8005dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4422      	add	r2, r4
 8005e06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e08:	e105      	b.n	8006016 <UART_SetConfig+0x4d6>
 8005e0a:	bf00      	nop
 8005e0c:	40011000 	.word	0x40011000
 8005e10:	40011400 	.word	0x40011400
 8005e14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005e22:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005e26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005e2a:	4642      	mov	r2, r8
 8005e2c:	464b      	mov	r3, r9
 8005e2e:	1891      	adds	r1, r2, r2
 8005e30:	6239      	str	r1, [r7, #32]
 8005e32:	415b      	adcs	r3, r3
 8005e34:	627b      	str	r3, [r7, #36]	; 0x24
 8005e36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e3a:	4641      	mov	r1, r8
 8005e3c:	1854      	adds	r4, r2, r1
 8005e3e:	4649      	mov	r1, r9
 8005e40:	eb43 0501 	adc.w	r5, r3, r1
 8005e44:	f04f 0200 	mov.w	r2, #0
 8005e48:	f04f 0300 	mov.w	r3, #0
 8005e4c:	00eb      	lsls	r3, r5, #3
 8005e4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e52:	00e2      	lsls	r2, r4, #3
 8005e54:	4614      	mov	r4, r2
 8005e56:	461d      	mov	r5, r3
 8005e58:	4643      	mov	r3, r8
 8005e5a:	18e3      	adds	r3, r4, r3
 8005e5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005e60:	464b      	mov	r3, r9
 8005e62:	eb45 0303 	adc.w	r3, r5, r3
 8005e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005e76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e7a:	f04f 0200 	mov.w	r2, #0
 8005e7e:	f04f 0300 	mov.w	r3, #0
 8005e82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005e86:	4629      	mov	r1, r5
 8005e88:	008b      	lsls	r3, r1, #2
 8005e8a:	4621      	mov	r1, r4
 8005e8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e90:	4621      	mov	r1, r4
 8005e92:	008a      	lsls	r2, r1, #2
 8005e94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005e98:	f7fa f9fa 	bl	8000290 <__aeabi_uldivmod>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4b60      	ldr	r3, [pc, #384]	; (8006024 <UART_SetConfig+0x4e4>)
 8005ea2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ea6:	095b      	lsrs	r3, r3, #5
 8005ea8:	011c      	lsls	r4, r3, #4
 8005eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005eb4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005eb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005ebc:	4642      	mov	r2, r8
 8005ebe:	464b      	mov	r3, r9
 8005ec0:	1891      	adds	r1, r2, r2
 8005ec2:	61b9      	str	r1, [r7, #24]
 8005ec4:	415b      	adcs	r3, r3
 8005ec6:	61fb      	str	r3, [r7, #28]
 8005ec8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ecc:	4641      	mov	r1, r8
 8005ece:	1851      	adds	r1, r2, r1
 8005ed0:	6139      	str	r1, [r7, #16]
 8005ed2:	4649      	mov	r1, r9
 8005ed4:	414b      	adcs	r3, r1
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	f04f 0200 	mov.w	r2, #0
 8005edc:	f04f 0300 	mov.w	r3, #0
 8005ee0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ee4:	4659      	mov	r1, fp
 8005ee6:	00cb      	lsls	r3, r1, #3
 8005ee8:	4651      	mov	r1, sl
 8005eea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005eee:	4651      	mov	r1, sl
 8005ef0:	00ca      	lsls	r2, r1, #3
 8005ef2:	4610      	mov	r0, r2
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	4642      	mov	r2, r8
 8005efa:	189b      	adds	r3, r3, r2
 8005efc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005f00:	464b      	mov	r3, r9
 8005f02:	460a      	mov	r2, r1
 8005f04:	eb42 0303 	adc.w	r3, r2, r3
 8005f08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f16:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005f24:	4649      	mov	r1, r9
 8005f26:	008b      	lsls	r3, r1, #2
 8005f28:	4641      	mov	r1, r8
 8005f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f2e:	4641      	mov	r1, r8
 8005f30:	008a      	lsls	r2, r1, #2
 8005f32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005f36:	f7fa f9ab 	bl	8000290 <__aeabi_uldivmod>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	4b39      	ldr	r3, [pc, #228]	; (8006024 <UART_SetConfig+0x4e4>)
 8005f40:	fba3 1302 	umull	r1, r3, r3, r2
 8005f44:	095b      	lsrs	r3, r3, #5
 8005f46:	2164      	movs	r1, #100	; 0x64
 8005f48:	fb01 f303 	mul.w	r3, r1, r3
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	011b      	lsls	r3, r3, #4
 8005f50:	3332      	adds	r3, #50	; 0x32
 8005f52:	4a34      	ldr	r2, [pc, #208]	; (8006024 <UART_SetConfig+0x4e4>)
 8005f54:	fba2 2303 	umull	r2, r3, r2, r3
 8005f58:	095b      	lsrs	r3, r3, #5
 8005f5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f5e:	441c      	add	r4, r3
 8005f60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f64:	2200      	movs	r2, #0
 8005f66:	673b      	str	r3, [r7, #112]	; 0x70
 8005f68:	677a      	str	r2, [r7, #116]	; 0x74
 8005f6a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005f6e:	4642      	mov	r2, r8
 8005f70:	464b      	mov	r3, r9
 8005f72:	1891      	adds	r1, r2, r2
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	415b      	adcs	r3, r3
 8005f78:	60fb      	str	r3, [r7, #12]
 8005f7a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f7e:	4641      	mov	r1, r8
 8005f80:	1851      	adds	r1, r2, r1
 8005f82:	6039      	str	r1, [r7, #0]
 8005f84:	4649      	mov	r1, r9
 8005f86:	414b      	adcs	r3, r1
 8005f88:	607b      	str	r3, [r7, #4]
 8005f8a:	f04f 0200 	mov.w	r2, #0
 8005f8e:	f04f 0300 	mov.w	r3, #0
 8005f92:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f96:	4659      	mov	r1, fp
 8005f98:	00cb      	lsls	r3, r1, #3
 8005f9a:	4651      	mov	r1, sl
 8005f9c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fa0:	4651      	mov	r1, sl
 8005fa2:	00ca      	lsls	r2, r1, #3
 8005fa4:	4610      	mov	r0, r2
 8005fa6:	4619      	mov	r1, r3
 8005fa8:	4603      	mov	r3, r0
 8005faa:	4642      	mov	r2, r8
 8005fac:	189b      	adds	r3, r3, r2
 8005fae:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fb0:	464b      	mov	r3, r9
 8005fb2:	460a      	mov	r2, r1
 8005fb4:	eb42 0303 	adc.w	r3, r2, r3
 8005fb8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	663b      	str	r3, [r7, #96]	; 0x60
 8005fc4:	667a      	str	r2, [r7, #100]	; 0x64
 8005fc6:	f04f 0200 	mov.w	r2, #0
 8005fca:	f04f 0300 	mov.w	r3, #0
 8005fce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005fd2:	4649      	mov	r1, r9
 8005fd4:	008b      	lsls	r3, r1, #2
 8005fd6:	4641      	mov	r1, r8
 8005fd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fdc:	4641      	mov	r1, r8
 8005fde:	008a      	lsls	r2, r1, #2
 8005fe0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005fe4:	f7fa f954 	bl	8000290 <__aeabi_uldivmod>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	460b      	mov	r3, r1
 8005fec:	4b0d      	ldr	r3, [pc, #52]	; (8006024 <UART_SetConfig+0x4e4>)
 8005fee:	fba3 1302 	umull	r1, r3, r3, r2
 8005ff2:	095b      	lsrs	r3, r3, #5
 8005ff4:	2164      	movs	r1, #100	; 0x64
 8005ff6:	fb01 f303 	mul.w	r3, r1, r3
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	011b      	lsls	r3, r3, #4
 8005ffe:	3332      	adds	r3, #50	; 0x32
 8006000:	4a08      	ldr	r2, [pc, #32]	; (8006024 <UART_SetConfig+0x4e4>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	f003 020f 	and.w	r2, r3, #15
 800600c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4422      	add	r2, r4
 8006014:	609a      	str	r2, [r3, #8]
}
 8006016:	bf00      	nop
 8006018:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800601c:	46bd      	mov	sp, r7
 800601e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006022:	bf00      	nop
 8006024:	51eb851f 	.word	0x51eb851f

08006028 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d123      	bne.n	8006082 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006042:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006046:	683a      	ldr	r2, [r7, #0]
 8006048:	6851      	ldr	r1, [r2, #4]
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	6892      	ldr	r2, [r2, #8]
 800604e:	4311      	orrs	r1, r2
 8006050:	683a      	ldr	r2, [r7, #0]
 8006052:	68d2      	ldr	r2, [r2, #12]
 8006054:	4311      	orrs	r1, r2
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	6912      	ldr	r2, [r2, #16]
 800605a:	4311      	orrs	r1, r2
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	6952      	ldr	r2, [r2, #20]
 8006060:	4311      	orrs	r1, r2
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	6992      	ldr	r2, [r2, #24]
 8006066:	4311      	orrs	r1, r2
 8006068:	683a      	ldr	r2, [r7, #0]
 800606a:	69d2      	ldr	r2, [r2, #28]
 800606c:	4311      	orrs	r1, r2
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	6a12      	ldr	r2, [r2, #32]
 8006072:	4311      	orrs	r1, r2
 8006074:	683a      	ldr	r2, [r7, #0]
 8006076:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006078:	430a      	orrs	r2, r1
 800607a:	431a      	orrs	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	601a      	str	r2, [r3, #0]
 8006080:	e028      	b.n	80060d4 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	69d9      	ldr	r1, [r3, #28]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	4319      	orrs	r1, r3
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006098:	430b      	orrs	r3, r1
 800609a:	431a      	orrs	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80060a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	6851      	ldr	r1, [r2, #4]
 80060b0:	683a      	ldr	r2, [r7, #0]
 80060b2:	6892      	ldr	r2, [r2, #8]
 80060b4:	4311      	orrs	r1, r2
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	68d2      	ldr	r2, [r2, #12]
 80060ba:	4311      	orrs	r1, r2
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	6912      	ldr	r2, [r2, #16]
 80060c0:	4311      	orrs	r1, r2
 80060c2:	683a      	ldr	r2, [r7, #0]
 80060c4:	6952      	ldr	r2, [r2, #20]
 80060c6:	4311      	orrs	r1, r2
 80060c8:	683a      	ldr	r2, [r7, #0]
 80060ca:	6992      	ldr	r2, [r2, #24]
 80060cc:	430a      	orrs	r2, r1
 80060ce:	431a      	orrs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b085      	sub	sp, #20
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	60f8      	str	r0, [r7, #12]
 80060ea:	60b9      	str	r1, [r7, #8]
 80060ec:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d128      	bne.n	8006146 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	1e59      	subs	r1, r3, #1
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	3b01      	subs	r3, #1
 8006108:	011b      	lsls	r3, r3, #4
 800610a:	4319      	orrs	r1, r3
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	3b01      	subs	r3, #1
 8006112:	021b      	lsls	r3, r3, #8
 8006114:	4319      	orrs	r1, r3
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	3b01      	subs	r3, #1
 800611c:	031b      	lsls	r3, r3, #12
 800611e:	4319      	orrs	r1, r3
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	3b01      	subs	r3, #1
 8006126:	041b      	lsls	r3, r3, #16
 8006128:	4319      	orrs	r1, r3
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	3b01      	subs	r3, #1
 8006130:	051b      	lsls	r3, r3, #20
 8006132:	4319      	orrs	r1, r3
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	3b01      	subs	r3, #1
 800613a:	061b      	lsls	r3, r3, #24
 800613c:	430b      	orrs	r3, r1
 800613e:	431a      	orrs	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	609a      	str	r2, [r3, #8]
 8006144:	e02f      	b.n	80061a6 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800614e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	68d2      	ldr	r2, [r2, #12]
 8006156:	3a01      	subs	r2, #1
 8006158:	0311      	lsls	r1, r2, #12
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	6952      	ldr	r2, [r2, #20]
 800615e:	3a01      	subs	r2, #1
 8006160:	0512      	lsls	r2, r2, #20
 8006162:	430a      	orrs	r2, r1
 8006164:	431a      	orrs	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	1e59      	subs	r1, r3, #1
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	3b01      	subs	r3, #1
 800617e:	011b      	lsls	r3, r3, #4
 8006180:	4319      	orrs	r1, r3
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	3b01      	subs	r3, #1
 8006188:	021b      	lsls	r3, r3, #8
 800618a:	4319      	orrs	r1, r3
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	3b01      	subs	r3, #1
 8006192:	041b      	lsls	r3, r3, #16
 8006194:	4319      	orrs	r1, r3
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	3b01      	subs	r3, #1
 800619c:	061b      	lsls	r3, r3, #24
 800619e:	430b      	orrs	r3, r1
 80061a0:	431a      	orrs	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	f043 0201 	orr.w	r2, r3, #1
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f023 0201 	bic.w	r2, r3, #1
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006202:	2300      	movs	r3, #0
 8006204:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	3301      	adds	r3, #1
 800620a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	4a13      	ldr	r2, [pc, #76]	; (800625c <USB_FlushTxFifo+0x64>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d901      	bls.n	8006218 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e01b      	b.n	8006250 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	2b00      	cmp	r3, #0
 800621e:	daf2      	bge.n	8006206 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	019b      	lsls	r3, r3, #6
 8006228:	f043 0220 	orr.w	r2, r3, #32
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	3301      	adds	r3, #1
 8006234:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	4a08      	ldr	r2, [pc, #32]	; (800625c <USB_FlushTxFifo+0x64>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d901      	bls.n	8006242 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e006      	b.n	8006250 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	f003 0320 	and.w	r3, r3, #32
 800624a:	2b20      	cmp	r3, #32
 800624c:	d0f0      	beq.n	8006230 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800624e:	2300      	movs	r3, #0
}
 8006250:	4618      	mov	r0, r3
 8006252:	3714      	adds	r7, #20
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	00030d40 	.word	0x00030d40

08006260 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006268:	2300      	movs	r3, #0
 800626a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	3301      	adds	r3, #1
 8006270:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	4a11      	ldr	r2, [pc, #68]	; (80062bc <USB_FlushRxFifo+0x5c>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d901      	bls.n	800627e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e018      	b.n	80062b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	2b00      	cmp	r3, #0
 8006284:	daf2      	bge.n	800626c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006286:	2300      	movs	r3, #0
 8006288:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2210      	movs	r2, #16
 800628e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	3301      	adds	r3, #1
 8006294:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	4a08      	ldr	r2, [pc, #32]	; (80062bc <USB_FlushRxFifo+0x5c>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d901      	bls.n	80062a2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e006      	b.n	80062b0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	f003 0310 	and.w	r3, r3, #16
 80062aa:	2b10      	cmp	r3, #16
 80062ac:	d0f0      	beq.n	8006290 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	00030d40 	.word	0x00030d40

080062c0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b08b      	sub	sp, #44	; 0x2c
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80062d6:	88fb      	ldrh	r3, [r7, #6]
 80062d8:	089b      	lsrs	r3, r3, #2
 80062da:	b29b      	uxth	r3, r3
 80062dc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80062de:	88fb      	ldrh	r3, [r7, #6]
 80062e0:	f003 0303 	and.w	r3, r3, #3
 80062e4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80062e6:	2300      	movs	r3, #0
 80062e8:	623b      	str	r3, [r7, #32]
 80062ea:	e014      	b.n	8006316 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f6:	601a      	str	r2, [r3, #0]
    pDest++;
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	3301      	adds	r3, #1
 80062fc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80062fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006300:	3301      	adds	r3, #1
 8006302:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006306:	3301      	adds	r3, #1
 8006308:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800630a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630c:	3301      	adds	r3, #1
 800630e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	3301      	adds	r3, #1
 8006314:	623b      	str	r3, [r7, #32]
 8006316:	6a3a      	ldr	r2, [r7, #32]
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	429a      	cmp	r2, r3
 800631c:	d3e6      	bcc.n	80062ec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800631e:	8bfb      	ldrh	r3, [r7, #30]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d01e      	beq.n	8006362 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006324:	2300      	movs	r3, #0
 8006326:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800632e:	461a      	mov	r2, r3
 8006330:	f107 0310 	add.w	r3, r7, #16
 8006334:	6812      	ldr	r2, [r2, #0]
 8006336:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	b2db      	uxtb	r3, r3
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	fa22 f303 	lsr.w	r3, r2, r3
 8006344:	b2da      	uxtb	r2, r3
 8006346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006348:	701a      	strb	r2, [r3, #0]
      i++;
 800634a:	6a3b      	ldr	r3, [r7, #32]
 800634c:	3301      	adds	r3, #1
 800634e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006352:	3301      	adds	r3, #1
 8006354:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006356:	8bfb      	ldrh	r3, [r7, #30]
 8006358:	3b01      	subs	r3, #1
 800635a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800635c:	8bfb      	ldrh	r3, [r7, #30]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1ea      	bne.n	8006338 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006364:	4618      	mov	r0, r3
 8006366:	372c      	adds	r7, #44	; 0x2c
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4013      	ands	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006388:	68fb      	ldr	r3, [r7, #12]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3714      	adds	r7, #20
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006396:	b480      	push	{r7}
 8006398:	b083      	sub	sp, #12
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	f003 0301 	and.w	r3, r3, #1
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b085      	sub	sp, #20
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
 80063ba:	460b      	mov	r3, r1
 80063bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80063d0:	f023 0303 	bic.w	r3, r3, #3
 80063d4:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	78fb      	ldrb	r3, [r7, #3]
 80063e0:	f003 0303 	and.w	r3, r3, #3
 80063e4:	68f9      	ldr	r1, [r7, #12]
 80063e6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80063ea:	4313      	orrs	r3, r2
 80063ec:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80063ee:	78fb      	ldrb	r3, [r7, #3]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d107      	bne.n	8006404 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063fa:	461a      	mov	r2, r3
 80063fc:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006400:	6053      	str	r3, [r2, #4]
 8006402:	e009      	b.n	8006418 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8006404:	78fb      	ldrb	r3, [r7, #3]
 8006406:	2b02      	cmp	r3, #2
 8006408:	d106      	bne.n	8006418 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006410:	461a      	mov	r2, r3
 8006412:	f241 7370 	movw	r3, #6000	; 0x1770
 8006416:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3714      	adds	r7, #20
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006426:	b480      	push	{r7}
 8006428:	b085      	sub	sp, #20
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	b29b      	uxth	r3, r3
}
 800643c:	4618      	mov	r0, r3
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006448:	b480      	push	{r7}
 800644a:	b089      	sub	sp, #36	; 0x24
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	460b      	mov	r3, r1
 8006452:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006458:	78fb      	ldrb	r3, [r7, #3]
 800645a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	015a      	lsls	r2, r3, #5
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	4413      	add	r3, r2
 8006468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	0c9b      	lsrs	r3, r3, #18
 8006470:	f003 0303 	and.w	r3, r3, #3
 8006474:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	015a      	lsls	r2, r3, #5
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	4413      	add	r3, r2
 800647e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	0fdb      	lsrs	r3, r3, #31
 8006486:	f003 0301 	and.w	r3, r3, #1
 800648a:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b20      	cmp	r3, #32
 8006496:	d104      	bne.n	80064a2 <USB_HC_Halt+0x5a>
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800649e:	2300      	movs	r3, #0
 80064a0:	e0c8      	b.n	8006634 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d002      	beq.n	80064ae <USB_HC_Halt+0x66>
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	d163      	bne.n	8006576 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	015a      	lsls	r2, r3, #5
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	4413      	add	r3, r2
 80064b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	69ba      	ldr	r2, [r7, #24]
 80064be:	0151      	lsls	r1, r2, #5
 80064c0:	69fa      	ldr	r2, [r7, #28]
 80064c2:	440a      	add	r2, r1
 80064c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80064cc:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f003 0320 	and.w	r3, r3, #32
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	f040 80ab 	bne.w	8006632 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d133      	bne.n	8006550 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	015a      	lsls	r2, r3, #5
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	4413      	add	r3, r2
 80064f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	69ba      	ldr	r2, [r7, #24]
 80064f8:	0151      	lsls	r1, r2, #5
 80064fa:	69fa      	ldr	r2, [r7, #28]
 80064fc:	440a      	add	r2, r1
 80064fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006502:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006506:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	015a      	lsls	r2, r3, #5
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	4413      	add	r3, r2
 8006510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	69ba      	ldr	r2, [r7, #24]
 8006518:	0151      	lsls	r1, r2, #5
 800651a:	69fa      	ldr	r2, [r7, #28]
 800651c:	440a      	add	r2, r1
 800651e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006522:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006526:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	3301      	adds	r3, #1
 800652c:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006534:	d81d      	bhi.n	8006572 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	4413      	add	r3, r2
 800653e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006548:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800654c:	d0ec      	beq.n	8006528 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800654e:	e070      	b.n	8006632 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	4413      	add	r3, r2
 8006558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	0151      	lsls	r1, r2, #5
 8006562:	69fa      	ldr	r2, [r7, #28]
 8006564:	440a      	add	r2, r1
 8006566:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800656a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800656e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006570:	e05f      	b.n	8006632 <USB_HC_Halt+0x1ea>
            break;
 8006572:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006574:	e05d      	b.n	8006632 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	015a      	lsls	r2, r3, #5
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	4413      	add	r3, r2
 800657e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	69ba      	ldr	r2, [r7, #24]
 8006586:	0151      	lsls	r1, r2, #5
 8006588:	69fa      	ldr	r2, [r7, #28]
 800658a:	440a      	add	r2, r1
 800658c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006594:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d133      	bne.n	800660e <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	015a      	lsls	r2, r3, #5
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	69ba      	ldr	r2, [r7, #24]
 80065b6:	0151      	lsls	r1, r2, #5
 80065b8:	69fa      	ldr	r2, [r7, #28]
 80065ba:	440a      	add	r2, r1
 80065bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065c4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	015a      	lsls	r2, r3, #5
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	4413      	add	r3, r2
 80065ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	0151      	lsls	r1, r2, #5
 80065d8:	69fa      	ldr	r2, [r7, #28]
 80065da:	440a      	add	r2, r1
 80065dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80065e4:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	3301      	adds	r3, #1
 80065ea:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065f2:	d81d      	bhi.n	8006630 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	015a      	lsls	r2, r3, #5
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	4413      	add	r3, r2
 80065fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006606:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800660a:	d0ec      	beq.n	80065e6 <USB_HC_Halt+0x19e>
 800660c:	e011      	b.n	8006632 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	015a      	lsls	r2, r3, #5
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	4413      	add	r3, r2
 8006616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	69ba      	ldr	r2, [r7, #24]
 800661e:	0151      	lsls	r1, r2, #5
 8006620:	69fa      	ldr	r2, [r7, #28]
 8006622:	440a      	add	r2, r1
 8006624:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006628:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	e000      	b.n	8006632 <USB_HC_Halt+0x1ea>
          break;
 8006630:	bf00      	nop
    }
  }

  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3724      	adds	r7, #36	; 0x24
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b088      	sub	sp, #32
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006648:	2300      	movs	r3, #0
 800664a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f7ff fdbe 	bl	80061d6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800665a:	2110      	movs	r1, #16
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f7ff fdcb 	bl	80061f8 <USB_FlushTxFifo>
 8006662:	4603      	mov	r3, r0
 8006664:	2b00      	cmp	r3, #0
 8006666:	d001      	beq.n	800666c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f7ff fdf7 	bl	8006260 <USB_FlushRxFifo>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800667c:	2300      	movs	r3, #0
 800667e:	61bb      	str	r3, [r7, #24]
 8006680:	e01f      	b.n	80066c2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	015a      	lsls	r2, r3, #5
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	4413      	add	r3, r2
 800668a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006698:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066a0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80066a8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	015a      	lsls	r2, r3, #5
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	4413      	add	r3, r2
 80066b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066b6:	461a      	mov	r2, r3
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	3301      	adds	r3, #1
 80066c0:	61bb      	str	r3, [r7, #24]
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	2b0f      	cmp	r3, #15
 80066c6:	d9dc      	bls.n	8006682 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80066c8:	2300      	movs	r3, #0
 80066ca:	61bb      	str	r3, [r7, #24]
 80066cc:	e034      	b.n	8006738 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	015a      	lsls	r2, r3, #5
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	4413      	add	r3, r2
 80066d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80066e4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066ec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80066f4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	015a      	lsls	r2, r3, #5
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	4413      	add	r3, r2
 80066fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006702:	461a      	mov	r2, r3
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	3301      	adds	r3, #1
 800670c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006714:	d80c      	bhi.n	8006730 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	015a      	lsls	r2, r3, #5
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	4413      	add	r3, r2
 800671e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006728:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800672c:	d0ec      	beq.n	8006708 <USB_StopHost+0xc8>
 800672e:	e000      	b.n	8006732 <USB_StopHost+0xf2>
        break;
 8006730:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	3301      	adds	r3, #1
 8006736:	61bb      	str	r3, [r7, #24]
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	2b0f      	cmp	r3, #15
 800673c:	d9c7      	bls.n	80066ce <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006744:	461a      	mov	r2, r3
 8006746:	f04f 33ff 	mov.w	r3, #4294967295
 800674a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f04f 32ff 	mov.w	r2, #4294967295
 8006752:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f7ff fd2d 	bl	80061b4 <USB_EnableGlobalInt>

  return ret;
 800675a:	7ffb      	ldrb	r3, [r7, #31]
}
 800675c:	4618      	mov	r0, r3
 800675e:	3720      	adds	r7, #32
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006772:	1c5a      	adds	r2, r3, #1
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f804 	bl	8006788 <USBH_HandleSof>
}
 8006780:	bf00      	nop
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b0b      	cmp	r3, #11
 8006798:	d10a      	bne.n	80067b0 <USBH_HandleSof+0x28>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	4798      	blx	r3
  }
}
 80067b0:	bf00      	nop
 80067b2:	3708      	adds	r7, #8
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80067dc:	2300      	movs	r3, #0
 80067de:	2200      	movs	r2, #0
 80067e0:	f000 fa6c 	bl	8006cbc <osMessageQueuePut>
#endif
#endif

  return;
 80067e4:	bf00      	nop
}
 80067e6:	3708      	adds	r7, #8
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80067fc:	bf00      	nop
}
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800683c:	2300      	movs	r3, #0
 800683e:	2200      	movs	r2, #0
 8006840:	f000 fa3c 	bl	8006cbc <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 8006844:	2300      	movs	r3, #0
}
 8006846:	4618      	mov	r0, r3
 8006848:	3708      	adds	r7, #8
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b082      	sub	sp, #8
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f003 f908 	bl	8009a84 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	791b      	ldrb	r3, [r3, #4]
 8006878:	4619      	mov	r1, r3
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f830 	bl	80068e0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	795b      	ldrb	r3, [r3, #5]
 8006884:	4619      	mov	r1, r3
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 f82a 	bl	80068e0 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80068a0:	2300      	movs	r3, #0
 80068a2:	2200      	movs	r2, #0
 80068a4:	f000 fa0a 	bl	8006cbc <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3708      	adds	r7, #8
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b082      	sub	sp, #8
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80068ce:	2300      	movs	r3, #0
 80068d0:	2200      	movs	r2, #0
 80068d2:	f000 f9f3 	bl	8006cbc <osMessageQueuePut>
#endif

  return USBH_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3708      	adds	r7, #8
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	460b      	mov	r3, r1
 80068ea:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80068ec:	78fb      	ldrb	r3, [r7, #3]
 80068ee:	2b0f      	cmp	r3, #15
 80068f0:	d80d      	bhi.n	800690e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80068f2:	78fb      	ldrb	r3, [r7, #3]
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	33e0      	adds	r3, #224	; 0xe0
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	685a      	ldr	r2, [r3, #4]
 80068fe:	78fb      	ldrb	r3, [r7, #3]
 8006900:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8006904:	6879      	ldr	r1, [r7, #4]
 8006906:	33e0      	adds	r3, #224	; 0xe0
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	440b      	add	r3, r1
 800690c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr

0800691c <__NVIC_SetPriority>:
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	4603      	mov	r3, r0
 8006924:	6039      	str	r1, [r7, #0]
 8006926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800692c:	2b00      	cmp	r3, #0
 800692e:	db0a      	blt.n	8006946 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	b2da      	uxtb	r2, r3
 8006934:	490c      	ldr	r1, [pc, #48]	; (8006968 <__NVIC_SetPriority+0x4c>)
 8006936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800693a:	0112      	lsls	r2, r2, #4
 800693c:	b2d2      	uxtb	r2, r2
 800693e:	440b      	add	r3, r1
 8006940:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006944:	e00a      	b.n	800695c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	b2da      	uxtb	r2, r3
 800694a:	4908      	ldr	r1, [pc, #32]	; (800696c <__NVIC_SetPriority+0x50>)
 800694c:	79fb      	ldrb	r3, [r7, #7]
 800694e:	f003 030f 	and.w	r3, r3, #15
 8006952:	3b04      	subs	r3, #4
 8006954:	0112      	lsls	r2, r2, #4
 8006956:	b2d2      	uxtb	r2, r2
 8006958:	440b      	add	r3, r1
 800695a:	761a      	strb	r2, [r3, #24]
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr
 8006968:	e000e100 	.word	0xe000e100
 800696c:	e000ed00 	.word	0xe000ed00

08006970 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006970:	b580      	push	{r7, lr}
 8006972:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006974:	4b05      	ldr	r3, [pc, #20]	; (800698c <SysTick_Handler+0x1c>)
 8006976:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006978:	f001 ffc2 	bl	8008900 <xTaskGetSchedulerState>
 800697c:	4603      	mov	r3, r0
 800697e:	2b01      	cmp	r3, #1
 8006980:	d001      	beq.n	8006986 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006982:	f002 fda9 	bl	80094d8 <xPortSysTickHandler>
  }
}
 8006986:	bf00      	nop
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	e000e010 	.word	0xe000e010

08006990 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006990:	b580      	push	{r7, lr}
 8006992:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006994:	2100      	movs	r1, #0
 8006996:	f06f 0004 	mvn.w	r0, #4
 800699a:	f7ff ffbf 	bl	800691c <__NVIC_SetPriority>
#endif
}
 800699e:	bf00      	nop
 80069a0:	bd80      	pop	{r7, pc}
	...

080069a4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069aa:	f3ef 8305 	mrs	r3, IPSR
 80069ae:	603b      	str	r3, [r7, #0]
  return(result);
 80069b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80069b6:	f06f 0305 	mvn.w	r3, #5
 80069ba:	607b      	str	r3, [r7, #4]
 80069bc:	e00c      	b.n	80069d8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80069be:	4b0a      	ldr	r3, [pc, #40]	; (80069e8 <osKernelInitialize+0x44>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d105      	bne.n	80069d2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80069c6:	4b08      	ldr	r3, [pc, #32]	; (80069e8 <osKernelInitialize+0x44>)
 80069c8:	2201      	movs	r2, #1
 80069ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80069cc:	2300      	movs	r3, #0
 80069ce:	607b      	str	r3, [r7, #4]
 80069d0:	e002      	b.n	80069d8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80069d2:	f04f 33ff 	mov.w	r3, #4294967295
 80069d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80069d8:	687b      	ldr	r3, [r7, #4]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	370c      	adds	r7, #12
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	20000394 	.word	0x20000394

080069ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069f2:	f3ef 8305 	mrs	r3, IPSR
 80069f6:	603b      	str	r3, [r7, #0]
  return(result);
 80069f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d003      	beq.n	8006a06 <osKernelStart+0x1a>
    stat = osErrorISR;
 80069fe:	f06f 0305 	mvn.w	r3, #5
 8006a02:	607b      	str	r3, [r7, #4]
 8006a04:	e010      	b.n	8006a28 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006a06:	4b0b      	ldr	r3, [pc, #44]	; (8006a34 <osKernelStart+0x48>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d109      	bne.n	8006a22 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006a0e:	f7ff ffbf 	bl	8006990 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006a12:	4b08      	ldr	r3, [pc, #32]	; (8006a34 <osKernelStart+0x48>)
 8006a14:	2202      	movs	r2, #2
 8006a16:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006a18:	f001 fb04 	bl	8008024 <vTaskStartScheduler>
      stat = osOK;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	607b      	str	r3, [r7, #4]
 8006a20:	e002      	b.n	8006a28 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006a22:	f04f 33ff 	mov.w	r3, #4294967295
 8006a26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a28:	687b      	ldr	r3, [r7, #4]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3708      	adds	r7, #8
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	20000394 	.word	0x20000394

08006a38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b08e      	sub	sp, #56	; 0x38
 8006a3c:	af04      	add	r7, sp, #16
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006a44:	2300      	movs	r3, #0
 8006a46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a48:	f3ef 8305 	mrs	r3, IPSR
 8006a4c:	617b      	str	r3, [r7, #20]
  return(result);
 8006a4e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d17e      	bne.n	8006b52 <osThreadNew+0x11a>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d07b      	beq.n	8006b52 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006a5a:	2380      	movs	r3, #128	; 0x80
 8006a5c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006a5e:	2318      	movs	r3, #24
 8006a60:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006a62:	2300      	movs	r3, #0
 8006a64:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006a66:	f04f 33ff 	mov.w	r3, #4294967295
 8006a6a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d045      	beq.n	8006afe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d002      	beq.n	8006a80 <osThreadNew+0x48>
        name = attr->name;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d002      	beq.n	8006a8e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d008      	beq.n	8006aa6 <osThreadNew+0x6e>
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	2b38      	cmp	r3, #56	; 0x38
 8006a98:	d805      	bhi.n	8006aa6 <osThreadNew+0x6e>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d001      	beq.n	8006aaa <osThreadNew+0x72>
        return (NULL);
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	e054      	b.n	8006b54 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	695b      	ldr	r3, [r3, #20]
 8006ab6:	089b      	lsrs	r3, r3, #2
 8006ab8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00e      	beq.n	8006ae0 <osThreadNew+0xa8>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	2b5f      	cmp	r3, #95	; 0x5f
 8006ac8:	d90a      	bls.n	8006ae0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d006      	beq.n	8006ae0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d002      	beq.n	8006ae0 <osThreadNew+0xa8>
        mem = 1;
 8006ada:	2301      	movs	r3, #1
 8006adc:	61bb      	str	r3, [r7, #24]
 8006ade:	e010      	b.n	8006b02 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d10c      	bne.n	8006b02 <osThreadNew+0xca>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d108      	bne.n	8006b02 <osThreadNew+0xca>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d104      	bne.n	8006b02 <osThreadNew+0xca>
          mem = 0;
 8006af8:	2300      	movs	r3, #0
 8006afa:	61bb      	str	r3, [r7, #24]
 8006afc:	e001      	b.n	8006b02 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006afe:	2300      	movs	r3, #0
 8006b00:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d110      	bne.n	8006b2a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006b0c:	687a      	ldr	r2, [r7, #4]
 8006b0e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b10:	9202      	str	r2, [sp, #8]
 8006b12:	9301      	str	r3, [sp, #4]
 8006b14:	69fb      	ldr	r3, [r7, #28]
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	6a3a      	ldr	r2, [r7, #32]
 8006b1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b1e:	68f8      	ldr	r0, [r7, #12]
 8006b20:	f001 f818 	bl	8007b54 <xTaskCreateStatic>
 8006b24:	4603      	mov	r3, r0
 8006b26:	613b      	str	r3, [r7, #16]
 8006b28:	e013      	b.n	8006b52 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006b2a:	69bb      	ldr	r3, [r7, #24]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d110      	bne.n	8006b52 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006b30:	6a3b      	ldr	r3, [r7, #32]
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	f107 0310 	add.w	r3, r7, #16
 8006b38:	9301      	str	r3, [sp, #4]
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b42:	68f8      	ldr	r0, [r7, #12]
 8006b44:	f001 f863 	bl	8007c0e <xTaskCreate>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d001      	beq.n	8006b52 <osThreadNew+0x11a>
            hTask = NULL;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006b52:	693b      	ldr	r3, [r7, #16]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3728      	adds	r7, #40	; 0x28
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <osThreadResume>:
  }

  return (stat);
}

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b68:	f3ef 8305 	mrs	r3, IPSR
 8006b6c:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d003      	beq.n	8006b7c <osThreadResume+0x20>
    stat = osErrorISR;
 8006b74:	f06f 0305 	mvn.w	r3, #5
 8006b78:	617b      	str	r3, [r7, #20]
 8006b7a:	e00b      	b.n	8006b94 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d103      	bne.n	8006b8a <osThreadResume+0x2e>
    stat = osErrorParameter;
 8006b82:	f06f 0303 	mvn.w	r3, #3
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	e004      	b.n	8006b94 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8006b8e:	6938      	ldr	r0, [r7, #16]
 8006b90:	f001 f9ea 	bl	8007f68 <vTaskResume>
  }

  return (stat);
 8006b94:	697b      	ldr	r3, [r7, #20]
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3718      	adds	r7, #24
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006b9e:	b580      	push	{r7, lr}
 8006ba0:	b084      	sub	sp, #16
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ba6:	f3ef 8305 	mrs	r3, IPSR
 8006baa:	60bb      	str	r3, [r7, #8]
  return(result);
 8006bac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d003      	beq.n	8006bba <osDelay+0x1c>
    stat = osErrorISR;
 8006bb2:	f06f 0305 	mvn.w	r3, #5
 8006bb6:	60fb      	str	r3, [r7, #12]
 8006bb8:	e007      	b.n	8006bca <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <osDelay+0x2c>
      vTaskDelay(ticks);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f001 f969 	bl	8007e9c <vTaskDelay>
    }
  }

  return (stat);
 8006bca:	68fb      	ldr	r3, [r7, #12]
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3710      	adds	r7, #16
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b08a      	sub	sp, #40	; 0x28
 8006bd8:	af02      	add	r7, sp, #8
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006be0:	2300      	movs	r3, #0
 8006be2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006be4:	f3ef 8305 	mrs	r3, IPSR
 8006be8:	613b      	str	r3, [r7, #16]
  return(result);
 8006bea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d15f      	bne.n	8006cb0 <osMessageQueueNew+0xdc>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d05c      	beq.n	8006cb0 <osMessageQueueNew+0xdc>
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d059      	beq.n	8006cb0 <osMessageQueueNew+0xdc>
    mem = -1;
 8006bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8006c00:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d029      	beq.n	8006c5c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d012      	beq.n	8006c36 <osMessageQueueNew+0x62>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	2b4f      	cmp	r3, #79	; 0x4f
 8006c16:	d90e      	bls.n	8006c36 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d00a      	beq.n	8006c36 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	695a      	ldr	r2, [r3, #20]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	68b9      	ldr	r1, [r7, #8]
 8006c28:	fb01 f303 	mul.w	r3, r1, r3
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d302      	bcc.n	8006c36 <osMessageQueueNew+0x62>
        mem = 1;
 8006c30:	2301      	movs	r3, #1
 8006c32:	61bb      	str	r3, [r7, #24]
 8006c34:	e014      	b.n	8006c60 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d110      	bne.n	8006c60 <osMessageQueueNew+0x8c>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10c      	bne.n	8006c60 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d108      	bne.n	8006c60 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d104      	bne.n	8006c60 <osMessageQueueNew+0x8c>
          mem = 0;
 8006c56:	2300      	movs	r3, #0
 8006c58:	61bb      	str	r3, [r7, #24]
 8006c5a:	e001      	b.n	8006c60 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d10b      	bne.n	8006c7e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691a      	ldr	r2, [r3, #16]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	2100      	movs	r1, #0
 8006c70:	9100      	str	r1, [sp, #0]
 8006c72:	68b9      	ldr	r1, [r7, #8]
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f000 fa2f 	bl	80070d8 <xQueueGenericCreateStatic>
 8006c7a:	61f8      	str	r0, [r7, #28]
 8006c7c:	e008      	b.n	8006c90 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d105      	bne.n	8006c90 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006c84:	2200      	movs	r2, #0
 8006c86:	68b9      	ldr	r1, [r7, #8]
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f000 fa9d 	bl	80071c8 <xQueueGenericCreate>
 8006c8e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00c      	beq.n	8006cb0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d003      	beq.n	8006ca4 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	617b      	str	r3, [r7, #20]
 8006ca2:	e001      	b.n	8006ca8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006ca8:	6979      	ldr	r1, [r7, #20]
 8006caa:	69f8      	ldr	r0, [r7, #28]
 8006cac:	f000 fef4 	bl	8007a98 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006cb0:	69fb      	ldr	r3, [r7, #28]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3720      	adds	r7, #32
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
	...

08006cbc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b088      	sub	sp, #32
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	603b      	str	r3, [r7, #0]
 8006cc8:	4613      	mov	r3, r2
 8006cca:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cd4:	f3ef 8305 	mrs	r3, IPSR
 8006cd8:	617b      	str	r3, [r7, #20]
  return(result);
 8006cda:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d028      	beq.n	8006d32 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d005      	beq.n	8006cf2 <osMessageQueuePut+0x36>
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d002      	beq.n	8006cf2 <osMessageQueuePut+0x36>
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d003      	beq.n	8006cfa <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006cf2:	f06f 0303 	mvn.w	r3, #3
 8006cf6:	61fb      	str	r3, [r7, #28]
 8006cf8:	e038      	b.n	8006d6c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006cfe:	f107 0210 	add.w	r2, r7, #16
 8006d02:	2300      	movs	r3, #0
 8006d04:	68b9      	ldr	r1, [r7, #8]
 8006d06:	69b8      	ldr	r0, [r7, #24]
 8006d08:	f000 fbba 	bl	8007480 <xQueueGenericSendFromISR>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d003      	beq.n	8006d1a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006d12:	f06f 0302 	mvn.w	r3, #2
 8006d16:	61fb      	str	r3, [r7, #28]
 8006d18:	e028      	b.n	8006d6c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d025      	beq.n	8006d6c <osMessageQueuePut+0xb0>
 8006d20:	4b15      	ldr	r3, [pc, #84]	; (8006d78 <osMessageQueuePut+0xbc>)
 8006d22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d26:	601a      	str	r2, [r3, #0]
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	f3bf 8f6f 	isb	sy
 8006d30:	e01c      	b.n	8006d6c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d002      	beq.n	8006d3e <osMessageQueuePut+0x82>
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d103      	bne.n	8006d46 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8006d3e:	f06f 0303 	mvn.w	r3, #3
 8006d42:	61fb      	str	r3, [r7, #28]
 8006d44:	e012      	b.n	8006d6c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006d46:	2300      	movs	r3, #0
 8006d48:	683a      	ldr	r2, [r7, #0]
 8006d4a:	68b9      	ldr	r1, [r7, #8]
 8006d4c:	69b8      	ldr	r0, [r7, #24]
 8006d4e:	f000 fa99 	bl	8007284 <xQueueGenericSend>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d009      	beq.n	8006d6c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d003      	beq.n	8006d66 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8006d5e:	f06f 0301 	mvn.w	r3, #1
 8006d62:	61fb      	str	r3, [r7, #28]
 8006d64:	e002      	b.n	8006d6c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006d66:	f06f 0302 	mvn.w	r3, #2
 8006d6a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006d6c:	69fb      	ldr	r3, [r7, #28]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3720      	adds	r7, #32
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	e000ed04 	.word	0xe000ed04

08006d7c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b088      	sub	sp, #32
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]
 8006d88:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d92:	f3ef 8305 	mrs	r3, IPSR
 8006d96:	617b      	str	r3, [r7, #20]
  return(result);
 8006d98:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d028      	beq.n	8006df0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d005      	beq.n	8006db0 <osMessageQueueGet+0x34>
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d002      	beq.n	8006db0 <osMessageQueueGet+0x34>
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d003      	beq.n	8006db8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006db0:	f06f 0303 	mvn.w	r3, #3
 8006db4:	61fb      	str	r3, [r7, #28]
 8006db6:	e037      	b.n	8006e28 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8006db8:	2300      	movs	r3, #0
 8006dba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006dbc:	f107 0310 	add.w	r3, r7, #16
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	68b9      	ldr	r1, [r7, #8]
 8006dc4:	69b8      	ldr	r0, [r7, #24]
 8006dc6:	f000 fcd7 	bl	8007778 <xQueueReceiveFromISR>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d003      	beq.n	8006dd8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006dd0:	f06f 0302 	mvn.w	r3, #2
 8006dd4:	61fb      	str	r3, [r7, #28]
 8006dd6:	e027      	b.n	8006e28 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d024      	beq.n	8006e28 <osMessageQueueGet+0xac>
 8006dde:	4b15      	ldr	r3, [pc, #84]	; (8006e34 <osMessageQueueGet+0xb8>)
 8006de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006de4:	601a      	str	r2, [r3, #0]
 8006de6:	f3bf 8f4f 	dsb	sy
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	e01b      	b.n	8006e28 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d002      	beq.n	8006dfc <osMessageQueueGet+0x80>
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d103      	bne.n	8006e04 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8006dfc:	f06f 0303 	mvn.w	r3, #3
 8006e00:	61fb      	str	r3, [r7, #28]
 8006e02:	e011      	b.n	8006e28 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	68b9      	ldr	r1, [r7, #8]
 8006e08:	69b8      	ldr	r0, [r7, #24]
 8006e0a:	f000 fbd5 	bl	80075b8 <xQueueReceive>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d009      	beq.n	8006e28 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d003      	beq.n	8006e22 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8006e1a:	f06f 0301 	mvn.w	r3, #1
 8006e1e:	61fb      	str	r3, [r7, #28]
 8006e20:	e002      	b.n	8006e28 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006e22:	f06f 0302 	mvn.w	r3, #2
 8006e26:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006e28:	69fb      	ldr	r3, [r7, #28]
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3720      	adds	r7, #32
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	e000ed04 	.word	0xe000ed04

08006e38 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	4a07      	ldr	r2, [pc, #28]	; (8006e64 <vApplicationGetIdleTaskMemory+0x2c>)
 8006e48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	4a06      	ldr	r2, [pc, #24]	; (8006e68 <vApplicationGetIdleTaskMemory+0x30>)
 8006e4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2280      	movs	r2, #128	; 0x80
 8006e54:	601a      	str	r2, [r3, #0]
}
 8006e56:	bf00      	nop
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
 8006e62:	bf00      	nop
 8006e64:	20000398 	.word	0x20000398
 8006e68:	200003f8 	.word	0x200003f8

08006e6c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	4a07      	ldr	r2, [pc, #28]	; (8006e98 <vApplicationGetTimerTaskMemory+0x2c>)
 8006e7c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	4a06      	ldr	r2, [pc, #24]	; (8006e9c <vApplicationGetTimerTaskMemory+0x30>)
 8006e82:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e8a:	601a      	str	r2, [r3, #0]
}
 8006e8c:	bf00      	nop
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	200005f8 	.word	0x200005f8
 8006e9c:	20000658 	.word	0x20000658

08006ea0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f103 0208 	add.w	r2, r3, #8
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8006eb8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f103 0208 	add.w	r2, r3, #8
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f103 0208 	add.w	r2, r3, #8
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006eee:	bf00      	nop
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006efa:	b480      	push	{r7}
 8006efc:	b085      	sub	sp, #20
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
 8006f02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	689a      	ldr	r2, [r3, #8]
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	683a      	ldr	r2, [r7, #0]
 8006f1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	683a      	ldr	r2, [r7, #0]
 8006f24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	1c5a      	adds	r2, r3, #1
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	601a      	str	r2, [r3, #0]
}
 8006f36:	bf00      	nop
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr

08006f42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f42:	b480      	push	{r7}
 8006f44:	b085      	sub	sp, #20
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
 8006f4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f58:	d103      	bne.n	8006f62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	60fb      	str	r3, [r7, #12]
 8006f60:	e00c      	b.n	8006f7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	3308      	adds	r3, #8
 8006f66:	60fb      	str	r3, [r7, #12]
 8006f68:	e002      	b.n	8006f70 <vListInsert+0x2e>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	60fb      	str	r3, [r7, #12]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d2f6      	bcs.n	8006f6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	685a      	ldr	r2, [r3, #4]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	68fa      	ldr	r2, [r7, #12]
 8006f90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	683a      	ldr	r2, [r7, #0]
 8006f96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	1c5a      	adds	r2, r3, #1
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	601a      	str	r2, [r3, #0]
}
 8006fa8:	bf00      	nop
 8006faa:	3714      	adds	r7, #20
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	6892      	ldr	r2, [r2, #8]
 8006fca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	6852      	ldr	r2, [r2, #4]
 8006fd4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d103      	bne.n	8006fe8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	689a      	ldr	r2, [r3, #8]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	1e5a      	subs	r2, r3, #1
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3714      	adds	r7, #20
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d10a      	bne.n	8007032 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800701c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007020:	f383 8811 	msr	BASEPRI, r3
 8007024:	f3bf 8f6f 	isb	sy
 8007028:	f3bf 8f4f 	dsb	sy
 800702c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800702e:	bf00      	nop
 8007030:	e7fe      	b.n	8007030 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007032:	f002 f9bf 	bl	80093b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800703e:	68f9      	ldr	r1, [r7, #12]
 8007040:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007042:	fb01 f303 	mul.w	r3, r1, r3
 8007046:	441a      	add	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007062:	3b01      	subs	r3, #1
 8007064:	68f9      	ldr	r1, [r7, #12]
 8007066:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007068:	fb01 f303 	mul.w	r3, r1, r3
 800706c:	441a      	add	r2, r3
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	22ff      	movs	r2, #255	; 0xff
 8007076:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	22ff      	movs	r2, #255	; 0xff
 800707e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d114      	bne.n	80070b2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	691b      	ldr	r3, [r3, #16]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d01a      	beq.n	80070c6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	3310      	adds	r3, #16
 8007094:	4618      	mov	r0, r3
 8007096:	f001 fa73 	bl	8008580 <xTaskRemoveFromEventList>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d012      	beq.n	80070c6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80070a0:	4b0c      	ldr	r3, [pc, #48]	; (80070d4 <xQueueGenericReset+0xcc>)
 80070a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070a6:	601a      	str	r2, [r3, #0]
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	f3bf 8f6f 	isb	sy
 80070b0:	e009      	b.n	80070c6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	3310      	adds	r3, #16
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7ff fef2 	bl	8006ea0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	3324      	adds	r3, #36	; 0x24
 80070c0:	4618      	mov	r0, r3
 80070c2:	f7ff feed 	bl	8006ea0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80070c6:	f002 f9a5 	bl	8009414 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80070ca:	2301      	movs	r3, #1
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3710      	adds	r7, #16
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	e000ed04 	.word	0xe000ed04

080070d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b08e      	sub	sp, #56	; 0x38
 80070dc:	af02      	add	r7, sp, #8
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
 80070e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d10a      	bne.n	8007102 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80070ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f0:	f383 8811 	msr	BASEPRI, r3
 80070f4:	f3bf 8f6f 	isb	sy
 80070f8:	f3bf 8f4f 	dsb	sy
 80070fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80070fe:	bf00      	nop
 8007100:	e7fe      	b.n	8007100 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10a      	bne.n	800711e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800710c:	f383 8811 	msr	BASEPRI, r3
 8007110:	f3bf 8f6f 	isb	sy
 8007114:	f3bf 8f4f 	dsb	sy
 8007118:	627b      	str	r3, [r7, #36]	; 0x24
}
 800711a:	bf00      	nop
 800711c:	e7fe      	b.n	800711c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d002      	beq.n	800712a <xQueueGenericCreateStatic+0x52>
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d001      	beq.n	800712e <xQueueGenericCreateStatic+0x56>
 800712a:	2301      	movs	r3, #1
 800712c:	e000      	b.n	8007130 <xQueueGenericCreateStatic+0x58>
 800712e:	2300      	movs	r3, #0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d10a      	bne.n	800714a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007138:	f383 8811 	msr	BASEPRI, r3
 800713c:	f3bf 8f6f 	isb	sy
 8007140:	f3bf 8f4f 	dsb	sy
 8007144:	623b      	str	r3, [r7, #32]
}
 8007146:	bf00      	nop
 8007148:	e7fe      	b.n	8007148 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d102      	bne.n	8007156 <xQueueGenericCreateStatic+0x7e>
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d101      	bne.n	800715a <xQueueGenericCreateStatic+0x82>
 8007156:	2301      	movs	r3, #1
 8007158:	e000      	b.n	800715c <xQueueGenericCreateStatic+0x84>
 800715a:	2300      	movs	r3, #0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d10a      	bne.n	8007176 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007164:	f383 8811 	msr	BASEPRI, r3
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	f3bf 8f4f 	dsb	sy
 8007170:	61fb      	str	r3, [r7, #28]
}
 8007172:	bf00      	nop
 8007174:	e7fe      	b.n	8007174 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007176:	2350      	movs	r3, #80	; 0x50
 8007178:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	2b50      	cmp	r3, #80	; 0x50
 800717e:	d00a      	beq.n	8007196 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007184:	f383 8811 	msr	BASEPRI, r3
 8007188:	f3bf 8f6f 	isb	sy
 800718c:	f3bf 8f4f 	dsb	sy
 8007190:	61bb      	str	r3, [r7, #24]
}
 8007192:	bf00      	nop
 8007194:	e7fe      	b.n	8007194 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007196:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800719c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00d      	beq.n	80071be <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80071a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a4:	2201      	movs	r2, #1
 80071a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80071aa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80071ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071b0:	9300      	str	r3, [sp, #0]
 80071b2:	4613      	mov	r3, r2
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	68b9      	ldr	r1, [r7, #8]
 80071b8:	68f8      	ldr	r0, [r7, #12]
 80071ba:	f000 f83f 	bl	800723c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80071be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3730      	adds	r7, #48	; 0x30
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b08a      	sub	sp, #40	; 0x28
 80071cc:	af02      	add	r7, sp, #8
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	4613      	mov	r3, r2
 80071d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10a      	bne.n	80071f2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80071dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e0:	f383 8811 	msr	BASEPRI, r3
 80071e4:	f3bf 8f6f 	isb	sy
 80071e8:	f3bf 8f4f 	dsb	sy
 80071ec:	613b      	str	r3, [r7, #16]
}
 80071ee:	bf00      	nop
 80071f0:	e7fe      	b.n	80071f0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	fb02 f303 	mul.w	r3, r2, r3
 80071fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	3350      	adds	r3, #80	; 0x50
 8007200:	4618      	mov	r0, r3
 8007202:	f002 f9f9 	bl	80095f8 <pvPortMalloc>
 8007206:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d011      	beq.n	8007232 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	3350      	adds	r3, #80	; 0x50
 8007216:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007220:	79fa      	ldrb	r2, [r7, #7]
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	4613      	mov	r3, r2
 8007228:	697a      	ldr	r2, [r7, #20]
 800722a:	68b9      	ldr	r1, [r7, #8]
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 f805 	bl	800723c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007232:	69bb      	ldr	r3, [r7, #24]
	}
 8007234:	4618      	mov	r0, r3
 8007236:	3720      	adds	r7, #32
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	607a      	str	r2, [r7, #4]
 8007248:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d103      	bne.n	8007258 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	69ba      	ldr	r2, [r7, #24]
 8007254:	601a      	str	r2, [r3, #0]
 8007256:	e002      	b.n	800725e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007264:	69bb      	ldr	r3, [r7, #24]
 8007266:	68ba      	ldr	r2, [r7, #8]
 8007268:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800726a:	2101      	movs	r1, #1
 800726c:	69b8      	ldr	r0, [r7, #24]
 800726e:	f7ff fecb 	bl	8007008 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	78fa      	ldrb	r2, [r7, #3]
 8007276:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800727a:	bf00      	nop
 800727c:	3710      	adds	r7, #16
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
	...

08007284 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b08e      	sub	sp, #56	; 0x38
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007292:	2300      	movs	r3, #0
 8007294:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800729a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800729c:	2b00      	cmp	r3, #0
 800729e:	d10a      	bne.n	80072b6 <xQueueGenericSend+0x32>
	__asm volatile
 80072a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a4:	f383 8811 	msr	BASEPRI, r3
 80072a8:	f3bf 8f6f 	isb	sy
 80072ac:	f3bf 8f4f 	dsb	sy
 80072b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80072b2:	bf00      	nop
 80072b4:	e7fe      	b.n	80072b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d103      	bne.n	80072c4 <xQueueGenericSend+0x40>
 80072bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d101      	bne.n	80072c8 <xQueueGenericSend+0x44>
 80072c4:	2301      	movs	r3, #1
 80072c6:	e000      	b.n	80072ca <xQueueGenericSend+0x46>
 80072c8:	2300      	movs	r3, #0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10a      	bne.n	80072e4 <xQueueGenericSend+0x60>
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	627b      	str	r3, [r7, #36]	; 0x24
}
 80072e0:	bf00      	nop
 80072e2:	e7fe      	b.n	80072e2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	d103      	bne.n	80072f2 <xQueueGenericSend+0x6e>
 80072ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d101      	bne.n	80072f6 <xQueueGenericSend+0x72>
 80072f2:	2301      	movs	r3, #1
 80072f4:	e000      	b.n	80072f8 <xQueueGenericSend+0x74>
 80072f6:	2300      	movs	r3, #0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10a      	bne.n	8007312 <xQueueGenericSend+0x8e>
	__asm volatile
 80072fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007300:	f383 8811 	msr	BASEPRI, r3
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	f3bf 8f4f 	dsb	sy
 800730c:	623b      	str	r3, [r7, #32]
}
 800730e:	bf00      	nop
 8007310:	e7fe      	b.n	8007310 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007312:	f001 faf5 	bl	8008900 <xTaskGetSchedulerState>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d102      	bne.n	8007322 <xQueueGenericSend+0x9e>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d101      	bne.n	8007326 <xQueueGenericSend+0xa2>
 8007322:	2301      	movs	r3, #1
 8007324:	e000      	b.n	8007328 <xQueueGenericSend+0xa4>
 8007326:	2300      	movs	r3, #0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d10a      	bne.n	8007342 <xQueueGenericSend+0xbe>
	__asm volatile
 800732c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	61fb      	str	r3, [r7, #28]
}
 800733e:	bf00      	nop
 8007340:	e7fe      	b.n	8007340 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007342:	f002 f837 	bl	80093b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007348:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800734a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800734c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800734e:	429a      	cmp	r2, r3
 8007350:	d302      	bcc.n	8007358 <xQueueGenericSend+0xd4>
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b02      	cmp	r3, #2
 8007356:	d129      	bne.n	80073ac <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007358:	683a      	ldr	r2, [r7, #0]
 800735a:	68b9      	ldr	r1, [r7, #8]
 800735c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800735e:	f000 fa8b 	bl	8007878 <prvCopyDataToQueue>
 8007362:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007368:	2b00      	cmp	r3, #0
 800736a:	d010      	beq.n	800738e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800736c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736e:	3324      	adds	r3, #36	; 0x24
 8007370:	4618      	mov	r0, r3
 8007372:	f001 f905 	bl	8008580 <xTaskRemoveFromEventList>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d013      	beq.n	80073a4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800737c:	4b3f      	ldr	r3, [pc, #252]	; (800747c <xQueueGenericSend+0x1f8>)
 800737e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	e00a      	b.n	80073a4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800738e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007390:	2b00      	cmp	r3, #0
 8007392:	d007      	beq.n	80073a4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007394:	4b39      	ldr	r3, [pc, #228]	; (800747c <xQueueGenericSend+0x1f8>)
 8007396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800739a:	601a      	str	r2, [r3, #0]
 800739c:	f3bf 8f4f 	dsb	sy
 80073a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80073a4:	f002 f836 	bl	8009414 <vPortExitCritical>
				return pdPASS;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e063      	b.n	8007474 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d103      	bne.n	80073ba <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80073b2:	f002 f82f 	bl	8009414 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80073b6:	2300      	movs	r3, #0
 80073b8:	e05c      	b.n	8007474 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80073ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d106      	bne.n	80073ce <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80073c0:	f107 0314 	add.w	r3, r7, #20
 80073c4:	4618      	mov	r0, r3
 80073c6:	f001 f93f 	bl	8008648 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80073ca:	2301      	movs	r3, #1
 80073cc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073ce:	f002 f821 	bl	8009414 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073d2:	f000 fe8d 	bl	80080f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073d6:	f001 ffed 	bl	80093b4 <vPortEnterCritical>
 80073da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80073e0:	b25b      	sxtb	r3, r3
 80073e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e6:	d103      	bne.n	80073f0 <xQueueGenericSend+0x16c>
 80073e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80073f6:	b25b      	sxtb	r3, r3
 80073f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073fc:	d103      	bne.n	8007406 <xQueueGenericSend+0x182>
 80073fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007406:	f002 f805 	bl	8009414 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800740a:	1d3a      	adds	r2, r7, #4
 800740c:	f107 0314 	add.w	r3, r7, #20
 8007410:	4611      	mov	r1, r2
 8007412:	4618      	mov	r0, r3
 8007414:	f001 f92e 	bl	8008674 <xTaskCheckForTimeOut>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d124      	bne.n	8007468 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800741e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007420:	f000 fb22 	bl	8007a68 <prvIsQueueFull>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d018      	beq.n	800745c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800742a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742c:	3310      	adds	r3, #16
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	4611      	mov	r1, r2
 8007432:	4618      	mov	r0, r3
 8007434:	f001 f854 	bl	80084e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007438:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800743a:	f000 faad 	bl	8007998 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800743e:	f000 fe65 	bl	800810c <xTaskResumeAll>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	f47f af7c 	bne.w	8007342 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800744a:	4b0c      	ldr	r3, [pc, #48]	; (800747c <xQueueGenericSend+0x1f8>)
 800744c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007450:	601a      	str	r2, [r3, #0]
 8007452:	f3bf 8f4f 	dsb	sy
 8007456:	f3bf 8f6f 	isb	sy
 800745a:	e772      	b.n	8007342 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800745c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800745e:	f000 fa9b 	bl	8007998 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007462:	f000 fe53 	bl	800810c <xTaskResumeAll>
 8007466:	e76c      	b.n	8007342 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007468:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800746a:	f000 fa95 	bl	8007998 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800746e:	f000 fe4d 	bl	800810c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007472:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007474:	4618      	mov	r0, r3
 8007476:	3738      	adds	r7, #56	; 0x38
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}
 800747c:	e000ed04 	.word	0xe000ed04

08007480 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b090      	sub	sp, #64	; 0x40
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007494:	2b00      	cmp	r3, #0
 8007496:	d10a      	bne.n	80074ae <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80074aa:	bf00      	nop
 80074ac:	e7fe      	b.n	80074ac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d103      	bne.n	80074bc <xQueueGenericSendFromISR+0x3c>
 80074b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d101      	bne.n	80074c0 <xQueueGenericSendFromISR+0x40>
 80074bc:	2301      	movs	r3, #1
 80074be:	e000      	b.n	80074c2 <xQueueGenericSendFromISR+0x42>
 80074c0:	2300      	movs	r3, #0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10a      	bne.n	80074dc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80074c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ca:	f383 8811 	msr	BASEPRI, r3
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	f3bf 8f4f 	dsb	sy
 80074d6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80074d8:	bf00      	nop
 80074da:	e7fe      	b.n	80074da <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d103      	bne.n	80074ea <xQueueGenericSendFromISR+0x6a>
 80074e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <xQueueGenericSendFromISR+0x6e>
 80074ea:	2301      	movs	r3, #1
 80074ec:	e000      	b.n	80074f0 <xQueueGenericSendFromISR+0x70>
 80074ee:	2300      	movs	r3, #0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d10a      	bne.n	800750a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80074f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	623b      	str	r3, [r7, #32]
}
 8007506:	bf00      	nop
 8007508:	e7fe      	b.n	8007508 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800750a:	f002 f835 	bl	8009578 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800750e:	f3ef 8211 	mrs	r2, BASEPRI
 8007512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007516:	f383 8811 	msr	BASEPRI, r3
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	f3bf 8f4f 	dsb	sy
 8007522:	61fa      	str	r2, [r7, #28]
 8007524:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007526:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007528:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800752a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800752c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800752e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007532:	429a      	cmp	r2, r3
 8007534:	d302      	bcc.n	800753c <xQueueGenericSendFromISR+0xbc>
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2b02      	cmp	r3, #2
 800753a:	d12f      	bne.n	800759c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800753c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800753e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007542:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800754a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800754c:	683a      	ldr	r2, [r7, #0]
 800754e:	68b9      	ldr	r1, [r7, #8]
 8007550:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007552:	f000 f991 	bl	8007878 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007556:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800755a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755e:	d112      	bne.n	8007586 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007564:	2b00      	cmp	r3, #0
 8007566:	d016      	beq.n	8007596 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800756a:	3324      	adds	r3, #36	; 0x24
 800756c:	4618      	mov	r0, r3
 800756e:	f001 f807 	bl	8008580 <xTaskRemoveFromEventList>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00e      	beq.n	8007596 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00b      	beq.n	8007596 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2201      	movs	r2, #1
 8007582:	601a      	str	r2, [r3, #0]
 8007584:	e007      	b.n	8007596 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007586:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800758a:	3301      	adds	r3, #1
 800758c:	b2db      	uxtb	r3, r3
 800758e:	b25a      	sxtb	r2, r3
 8007590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007592:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007596:	2301      	movs	r3, #1
 8007598:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800759a:	e001      	b.n	80075a0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800759c:	2300      	movs	r3, #0
 800759e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80075aa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80075ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3740      	adds	r7, #64	; 0x40
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
	...

080075b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b08c      	sub	sp, #48	; 0x30
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80075c4:	2300      	movs	r3, #0
 80075c6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80075cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10a      	bne.n	80075e8 <xQueueReceive+0x30>
	__asm volatile
 80075d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d6:	f383 8811 	msr	BASEPRI, r3
 80075da:	f3bf 8f6f 	isb	sy
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	623b      	str	r3, [r7, #32]
}
 80075e4:	bf00      	nop
 80075e6:	e7fe      	b.n	80075e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d103      	bne.n	80075f6 <xQueueReceive+0x3e>
 80075ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d101      	bne.n	80075fa <xQueueReceive+0x42>
 80075f6:	2301      	movs	r3, #1
 80075f8:	e000      	b.n	80075fc <xQueueReceive+0x44>
 80075fa:	2300      	movs	r3, #0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d10a      	bne.n	8007616 <xQueueReceive+0x5e>
	__asm volatile
 8007600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007604:	f383 8811 	msr	BASEPRI, r3
 8007608:	f3bf 8f6f 	isb	sy
 800760c:	f3bf 8f4f 	dsb	sy
 8007610:	61fb      	str	r3, [r7, #28]
}
 8007612:	bf00      	nop
 8007614:	e7fe      	b.n	8007614 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007616:	f001 f973 	bl	8008900 <xTaskGetSchedulerState>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d102      	bne.n	8007626 <xQueueReceive+0x6e>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d101      	bne.n	800762a <xQueueReceive+0x72>
 8007626:	2301      	movs	r3, #1
 8007628:	e000      	b.n	800762c <xQueueReceive+0x74>
 800762a:	2300      	movs	r3, #0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10a      	bne.n	8007646 <xQueueReceive+0x8e>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	61bb      	str	r3, [r7, #24]
}
 8007642:	bf00      	nop
 8007644:	e7fe      	b.n	8007644 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007646:	f001 feb5 	bl	80093b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800764a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800764c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800764e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007652:	2b00      	cmp	r3, #0
 8007654:	d01f      	beq.n	8007696 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007656:	68b9      	ldr	r1, [r7, #8]
 8007658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800765a:	f000 f977 	bl	800794c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	1e5a      	subs	r2, r3, #1
 8007662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007664:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00f      	beq.n	800768e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800766e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007670:	3310      	adds	r3, #16
 8007672:	4618      	mov	r0, r3
 8007674:	f000 ff84 	bl	8008580 <xTaskRemoveFromEventList>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d007      	beq.n	800768e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800767e:	4b3d      	ldr	r3, [pc, #244]	; (8007774 <xQueueReceive+0x1bc>)
 8007680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007684:	601a      	str	r2, [r3, #0]
 8007686:	f3bf 8f4f 	dsb	sy
 800768a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800768e:	f001 fec1 	bl	8009414 <vPortExitCritical>
				return pdPASS;
 8007692:	2301      	movs	r3, #1
 8007694:	e069      	b.n	800776a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d103      	bne.n	80076a4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800769c:	f001 feba 	bl	8009414 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80076a0:	2300      	movs	r3, #0
 80076a2:	e062      	b.n	800776a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80076a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d106      	bne.n	80076b8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80076aa:	f107 0310 	add.w	r3, r7, #16
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 ffca 	bl	8008648 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80076b4:	2301      	movs	r3, #1
 80076b6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80076b8:	f001 feac 	bl	8009414 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80076bc:	f000 fd18 	bl	80080f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80076c0:	f001 fe78 	bl	80093b4 <vPortEnterCritical>
 80076c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076ca:	b25b      	sxtb	r3, r3
 80076cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d0:	d103      	bne.n	80076da <xQueueReceive+0x122>
 80076d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076d4:	2200      	movs	r2, #0
 80076d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076e0:	b25b      	sxtb	r3, r3
 80076e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076e6:	d103      	bne.n	80076f0 <xQueueReceive+0x138>
 80076e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076f0:	f001 fe90 	bl	8009414 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076f4:	1d3a      	adds	r2, r7, #4
 80076f6:	f107 0310 	add.w	r3, r7, #16
 80076fa:	4611      	mov	r1, r2
 80076fc:	4618      	mov	r0, r3
 80076fe:	f000 ffb9 	bl	8008674 <xTaskCheckForTimeOut>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	d123      	bne.n	8007750 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007708:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800770a:	f000 f997 	bl	8007a3c <prvIsQueueEmpty>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d017      	beq.n	8007744 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007716:	3324      	adds	r3, #36	; 0x24
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	4611      	mov	r1, r2
 800771c:	4618      	mov	r0, r3
 800771e:	f000 fedf 	bl	80084e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007722:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007724:	f000 f938 	bl	8007998 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007728:	f000 fcf0 	bl	800810c <xTaskResumeAll>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d189      	bne.n	8007646 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007732:	4b10      	ldr	r3, [pc, #64]	; (8007774 <xQueueReceive+0x1bc>)
 8007734:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007738:	601a      	str	r2, [r3, #0]
 800773a:	f3bf 8f4f 	dsb	sy
 800773e:	f3bf 8f6f 	isb	sy
 8007742:	e780      	b.n	8007646 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007744:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007746:	f000 f927 	bl	8007998 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800774a:	f000 fcdf 	bl	800810c <xTaskResumeAll>
 800774e:	e77a      	b.n	8007646 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007750:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007752:	f000 f921 	bl	8007998 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007756:	f000 fcd9 	bl	800810c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800775a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800775c:	f000 f96e 	bl	8007a3c <prvIsQueueEmpty>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	f43f af6f 	beq.w	8007646 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007768:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800776a:	4618      	mov	r0, r3
 800776c:	3730      	adds	r7, #48	; 0x30
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	e000ed04 	.word	0xe000ed04

08007778 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b08e      	sub	sp, #56	; 0x38
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10a      	bne.n	80077a4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800778e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	623b      	str	r3, [r7, #32]
}
 80077a0:	bf00      	nop
 80077a2:	e7fe      	b.n	80077a2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d103      	bne.n	80077b2 <xQueueReceiveFromISR+0x3a>
 80077aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d101      	bne.n	80077b6 <xQueueReceiveFromISR+0x3e>
 80077b2:	2301      	movs	r3, #1
 80077b4:	e000      	b.n	80077b8 <xQueueReceiveFromISR+0x40>
 80077b6:	2300      	movs	r3, #0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d10a      	bne.n	80077d2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80077bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c0:	f383 8811 	msr	BASEPRI, r3
 80077c4:	f3bf 8f6f 	isb	sy
 80077c8:	f3bf 8f4f 	dsb	sy
 80077cc:	61fb      	str	r3, [r7, #28]
}
 80077ce:	bf00      	nop
 80077d0:	e7fe      	b.n	80077d0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80077d2:	f001 fed1 	bl	8009578 <vPortValidateInterruptPriority>
	__asm volatile
 80077d6:	f3ef 8211 	mrs	r2, BASEPRI
 80077da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077de:	f383 8811 	msr	BASEPRI, r3
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	f3bf 8f4f 	dsb	sy
 80077ea:	61ba      	str	r2, [r7, #24]
 80077ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80077ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80077f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d02f      	beq.n	800785e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80077fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007800:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007804:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007808:	68b9      	ldr	r1, [r7, #8]
 800780a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800780c:	f000 f89e 	bl	800794c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007812:	1e5a      	subs	r2, r3, #1
 8007814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007816:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007818:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800781c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007820:	d112      	bne.n	8007848 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d016      	beq.n	8007858 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800782a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800782c:	3310      	adds	r3, #16
 800782e:	4618      	mov	r0, r3
 8007830:	f000 fea6 	bl	8008580 <xTaskRemoveFromEventList>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00e      	beq.n	8007858 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00b      	beq.n	8007858 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	601a      	str	r2, [r3, #0]
 8007846:	e007      	b.n	8007858 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007848:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800784c:	3301      	adds	r3, #1
 800784e:	b2db      	uxtb	r3, r3
 8007850:	b25a      	sxtb	r2, r3
 8007852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007854:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007858:	2301      	movs	r3, #1
 800785a:	637b      	str	r3, [r7, #52]	; 0x34
 800785c:	e001      	b.n	8007862 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800785e:	2300      	movs	r3, #0
 8007860:	637b      	str	r3, [r7, #52]	; 0x34
 8007862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007864:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f383 8811 	msr	BASEPRI, r3
}
 800786c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800786e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007870:	4618      	mov	r0, r3
 8007872:	3738      	adds	r7, #56	; 0x38
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007884:	2300      	movs	r3, #0
 8007886:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800788c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10d      	bne.n	80078b2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d14d      	bne.n	800793a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	4618      	mov	r0, r3
 80078a4:	f001 f84a 	bl	800893c <xTaskPriorityDisinherit>
 80078a8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2200      	movs	r2, #0
 80078ae:	609a      	str	r2, [r3, #8]
 80078b0:	e043      	b.n	800793a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d119      	bne.n	80078ec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6858      	ldr	r0, [r3, #4]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c0:	461a      	mov	r2, r3
 80078c2:	68b9      	ldr	r1, [r7, #8]
 80078c4:	f002 f950 	bl	8009b68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	685a      	ldr	r2, [r3, #4]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d0:	441a      	add	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	685a      	ldr	r2, [r3, #4]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d32b      	bcc.n	800793a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	605a      	str	r2, [r3, #4]
 80078ea:	e026      	b.n	800793a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	68d8      	ldr	r0, [r3, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f4:	461a      	mov	r2, r3
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	f002 f936 	bl	8009b68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	68da      	ldr	r2, [r3, #12]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007904:	425b      	negs	r3, r3
 8007906:	441a      	add	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	68da      	ldr	r2, [r3, #12]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	429a      	cmp	r2, r3
 8007916:	d207      	bcs.n	8007928 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	689a      	ldr	r2, [r3, #8]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007920:	425b      	negs	r3, r3
 8007922:	441a      	add	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2b02      	cmp	r3, #2
 800792c:	d105      	bne.n	800793a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	3b01      	subs	r3, #1
 8007938:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	1c5a      	adds	r2, r3, #1
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007942:	697b      	ldr	r3, [r7, #20]
}
 8007944:	4618      	mov	r0, r3
 8007946:	3718      	adds	r7, #24
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b082      	sub	sp, #8
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795a:	2b00      	cmp	r3, #0
 800795c:	d018      	beq.n	8007990 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68da      	ldr	r2, [r3, #12]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007966:	441a      	add	r2, r3
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	68da      	ldr	r2, [r3, #12]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	429a      	cmp	r2, r3
 8007976:	d303      	bcc.n	8007980 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68d9      	ldr	r1, [r3, #12]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007988:	461a      	mov	r2, r3
 800798a:	6838      	ldr	r0, [r7, #0]
 800798c:	f002 f8ec 	bl	8009b68 <memcpy>
	}
}
 8007990:	bf00      	nop
 8007992:	3708      	adds	r7, #8
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80079a0:	f001 fd08 	bl	80093b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079aa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079ac:	e011      	b.n	80079d2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d012      	beq.n	80079dc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	3324      	adds	r3, #36	; 0x24
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 fde0 	bl	8008580 <xTaskRemoveFromEventList>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079c6:	f000 feb7 	bl	8008738 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079ca:	7bfb      	ldrb	r3, [r7, #15]
 80079cc:	3b01      	subs	r3, #1
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	dce9      	bgt.n	80079ae <prvUnlockQueue+0x16>
 80079da:	e000      	b.n	80079de <prvUnlockQueue+0x46>
					break;
 80079dc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	22ff      	movs	r2, #255	; 0xff
 80079e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80079e6:	f001 fd15 	bl	8009414 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079ea:	f001 fce3 	bl	80093b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079f4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079f6:	e011      	b.n	8007a1c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d012      	beq.n	8007a26 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	3310      	adds	r3, #16
 8007a04:	4618      	mov	r0, r3
 8007a06:	f000 fdbb 	bl	8008580 <xTaskRemoveFromEventList>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d001      	beq.n	8007a14 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a10:	f000 fe92 	bl	8008738 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a14:	7bbb      	ldrb	r3, [r7, #14]
 8007a16:	3b01      	subs	r3, #1
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	dce9      	bgt.n	80079f8 <prvUnlockQueue+0x60>
 8007a24:	e000      	b.n	8007a28 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a26:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	22ff      	movs	r2, #255	; 0xff
 8007a2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007a30:	f001 fcf0 	bl	8009414 <vPortExitCritical>
}
 8007a34:	bf00      	nop
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a44:	f001 fcb6 	bl	80093b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d102      	bne.n	8007a56 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a50:	2301      	movs	r3, #1
 8007a52:	60fb      	str	r3, [r7, #12]
 8007a54:	e001      	b.n	8007a5a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a56:	2300      	movs	r3, #0
 8007a58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a5a:	f001 fcdb 	bl	8009414 <vPortExitCritical>

	return xReturn;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3710      	adds	r7, #16
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b084      	sub	sp, #16
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a70:	f001 fca0 	bl	80093b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d102      	bne.n	8007a86 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a80:	2301      	movs	r3, #1
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	e001      	b.n	8007a8a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a86:	2300      	movs	r3, #0
 8007a88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a8a:	f001 fcc3 	bl	8009414 <vPortExitCritical>

	return xReturn;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3710      	adds	r7, #16
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	60fb      	str	r3, [r7, #12]
 8007aa6:	e014      	b.n	8007ad2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007aa8:	4a0f      	ldr	r2, [pc, #60]	; (8007ae8 <vQueueAddToRegistry+0x50>)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d10b      	bne.n	8007acc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ab4:	490c      	ldr	r1, [pc, #48]	; (8007ae8 <vQueueAddToRegistry+0x50>)
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	683a      	ldr	r2, [r7, #0]
 8007aba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007abe:	4a0a      	ldr	r2, [pc, #40]	; (8007ae8 <vQueueAddToRegistry+0x50>)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	00db      	lsls	r3, r3, #3
 8007ac4:	4413      	add	r3, r2
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007aca:	e006      	b.n	8007ada <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	60fb      	str	r3, [r7, #12]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2b07      	cmp	r3, #7
 8007ad6:	d9e7      	bls.n	8007aa8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007ad8:	bf00      	nop
 8007ada:	bf00      	nop
 8007adc:	3714      	adds	r7, #20
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
 8007ae6:	bf00      	nop
 8007ae8:	20000a58 	.word	0x20000a58

08007aec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b086      	sub	sp, #24
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	60f8      	str	r0, [r7, #12]
 8007af4:	60b9      	str	r1, [r7, #8]
 8007af6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007afc:	f001 fc5a 	bl	80093b4 <vPortEnterCritical>
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b06:	b25b      	sxtb	r3, r3
 8007b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b0c:	d103      	bne.n	8007b16 <vQueueWaitForMessageRestricted+0x2a>
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b1c:	b25b      	sxtb	r3, r3
 8007b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b22:	d103      	bne.n	8007b2c <vQueueWaitForMessageRestricted+0x40>
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b2c:	f001 fc72 	bl	8009414 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d106      	bne.n	8007b46 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	3324      	adds	r3, #36	; 0x24
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	68b9      	ldr	r1, [r7, #8]
 8007b40:	4618      	mov	r0, r3
 8007b42:	f000 fcf1 	bl	8008528 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007b46:	6978      	ldr	r0, [r7, #20]
 8007b48:	f7ff ff26 	bl	8007998 <prvUnlockQueue>
	}
 8007b4c:	bf00      	nop
 8007b4e:	3718      	adds	r7, #24
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b08e      	sub	sp, #56	; 0x38
 8007b58:	af04      	add	r7, sp, #16
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
 8007b60:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d10a      	bne.n	8007b7e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b6c:	f383 8811 	msr	BASEPRI, r3
 8007b70:	f3bf 8f6f 	isb	sy
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	623b      	str	r3, [r7, #32]
}
 8007b7a:	bf00      	nop
 8007b7c:	e7fe      	b.n	8007b7c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d10a      	bne.n	8007b9a <xTaskCreateStatic+0x46>
	__asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	61fb      	str	r3, [r7, #28]
}
 8007b96:	bf00      	nop
 8007b98:	e7fe      	b.n	8007b98 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b9a:	2360      	movs	r3, #96	; 0x60
 8007b9c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	2b60      	cmp	r3, #96	; 0x60
 8007ba2:	d00a      	beq.n	8007bba <xTaskCreateStatic+0x66>
	__asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba8:	f383 8811 	msr	BASEPRI, r3
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f3bf 8f4f 	dsb	sy
 8007bb4:	61bb      	str	r3, [r7, #24]
}
 8007bb6:	bf00      	nop
 8007bb8:	e7fe      	b.n	8007bb8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007bba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d01e      	beq.n	8007c00 <xTaskCreateStatic+0xac>
 8007bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d01b      	beq.n	8007c00 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bd0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd4:	2202      	movs	r2, #2
 8007bd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007bda:	2300      	movs	r3, #0
 8007bdc:	9303      	str	r3, [sp, #12]
 8007bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be0:	9302      	str	r3, [sp, #8]
 8007be2:	f107 0314 	add.w	r3, r7, #20
 8007be6:	9301      	str	r3, [sp, #4]
 8007be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bea:	9300      	str	r3, [sp, #0]
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	68b9      	ldr	r1, [r7, #8]
 8007bf2:	68f8      	ldr	r0, [r7, #12]
 8007bf4:	f000 f850 	bl	8007c98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007bf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bfa:	f000 f8df 	bl	8007dbc <prvAddNewTaskToReadyList>
 8007bfe:	e001      	b.n	8007c04 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007c00:	2300      	movs	r3, #0
 8007c02:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c04:	697b      	ldr	r3, [r7, #20]
	}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3728      	adds	r7, #40	; 0x28
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}

08007c0e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b08c      	sub	sp, #48	; 0x30
 8007c12:	af04      	add	r7, sp, #16
 8007c14:	60f8      	str	r0, [r7, #12]
 8007c16:	60b9      	str	r1, [r7, #8]
 8007c18:	603b      	str	r3, [r7, #0]
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c1e:	88fb      	ldrh	r3, [r7, #6]
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4618      	mov	r0, r3
 8007c24:	f001 fce8 	bl	80095f8 <pvPortMalloc>
 8007c28:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d00e      	beq.n	8007c4e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c30:	2060      	movs	r0, #96	; 0x60
 8007c32:	f001 fce1 	bl	80095f8 <pvPortMalloc>
 8007c36:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d003      	beq.n	8007c46 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	631a      	str	r2, [r3, #48]	; 0x30
 8007c44:	e005      	b.n	8007c52 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c46:	6978      	ldr	r0, [r7, #20]
 8007c48:	f001 fda6 	bl	8009798 <vPortFree>
 8007c4c:	e001      	b.n	8007c52 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d017      	beq.n	8007c88 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c60:	88fa      	ldrh	r2, [r7, #6]
 8007c62:	2300      	movs	r3, #0
 8007c64:	9303      	str	r3, [sp, #12]
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	9302      	str	r3, [sp, #8]
 8007c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6c:	9301      	str	r3, [sp, #4]
 8007c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c70:	9300      	str	r3, [sp, #0]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	68b9      	ldr	r1, [r7, #8]
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f000 f80e 	bl	8007c98 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c7c:	69f8      	ldr	r0, [r7, #28]
 8007c7e:	f000 f89d 	bl	8007dbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c82:	2301      	movs	r3, #1
 8007c84:	61bb      	str	r3, [r7, #24]
 8007c86:	e002      	b.n	8007c8e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c88:	f04f 33ff 	mov.w	r3, #4294967295
 8007c8c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c8e:	69bb      	ldr	r3, [r7, #24]
	}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3720      	adds	r7, #32
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b088      	sub	sp, #32
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	60b9      	str	r1, [r7, #8]
 8007ca2:	607a      	str	r2, [r7, #4]
 8007ca4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	461a      	mov	r2, r3
 8007cb0:	21a5      	movs	r1, #165	; 0xa5
 8007cb2:	f001 ff67 	bl	8009b84 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007cc8:	69bb      	ldr	r3, [r7, #24]
 8007cca:	f023 0307 	bic.w	r3, r3, #7
 8007cce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	f003 0307 	and.w	r3, r3, #7
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00a      	beq.n	8007cf0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8007cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cde:	f383 8811 	msr	BASEPRI, r3
 8007ce2:	f3bf 8f6f 	isb	sy
 8007ce6:	f3bf 8f4f 	dsb	sy
 8007cea:	617b      	str	r3, [r7, #20]
}
 8007cec:	bf00      	nop
 8007cee:	e7fe      	b.n	8007cee <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d01f      	beq.n	8007d36 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	61fb      	str	r3, [r7, #28]
 8007cfa:	e012      	b.n	8007d22 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007cfc:	68ba      	ldr	r2, [r7, #8]
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	4413      	add	r3, r2
 8007d02:	7819      	ldrb	r1, [r3, #0]
 8007d04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	4413      	add	r3, r2
 8007d0a:	3334      	adds	r3, #52	; 0x34
 8007d0c:	460a      	mov	r2, r1
 8007d0e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	4413      	add	r3, r2
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d006      	beq.n	8007d2a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d1c:	69fb      	ldr	r3, [r7, #28]
 8007d1e:	3301      	adds	r3, #1
 8007d20:	61fb      	str	r3, [r7, #28]
 8007d22:	69fb      	ldr	r3, [r7, #28]
 8007d24:	2b0f      	cmp	r3, #15
 8007d26:	d9e9      	bls.n	8007cfc <prvInitialiseNewTask+0x64>
 8007d28:	e000      	b.n	8007d2c <prvInitialiseNewTask+0x94>
			{
				break;
 8007d2a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d34:	e003      	b.n	8007d3e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d40:	2b37      	cmp	r3, #55	; 0x37
 8007d42:	d901      	bls.n	8007d48 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d44:	2337      	movs	r3, #55	; 0x37
 8007d46:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d4c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d52:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d56:	2200      	movs	r2, #0
 8007d58:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5c:	3304      	adds	r3, #4
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f7ff f8be 	bl	8006ee0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d66:	3318      	adds	r3, #24
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f7ff f8b9 	bl	8006ee0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d72:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d76:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d7c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d82:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8007d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d86:	2200      	movs	r2, #0
 8007d88:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d98:	683a      	ldr	r2, [r7, #0]
 8007d9a:	68f9      	ldr	r1, [r7, #12]
 8007d9c:	69b8      	ldr	r0, [r7, #24]
 8007d9e:	f001 f9dd 	bl	800915c <pxPortInitialiseStack>
 8007da2:	4602      	mov	r2, r0
 8007da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d002      	beq.n	8007db4 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007db0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007db2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007db4:	bf00      	nop
 8007db6:	3720      	adds	r7, #32
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007dc4:	f001 faf6 	bl	80093b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007dc8:	4b2d      	ldr	r3, [pc, #180]	; (8007e80 <prvAddNewTaskToReadyList+0xc4>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	4a2c      	ldr	r2, [pc, #176]	; (8007e80 <prvAddNewTaskToReadyList+0xc4>)
 8007dd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007dd2:	4b2c      	ldr	r3, [pc, #176]	; (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d109      	bne.n	8007dee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007dda:	4a2a      	ldr	r2, [pc, #168]	; (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007de0:	4b27      	ldr	r3, [pc, #156]	; (8007e80 <prvAddNewTaskToReadyList+0xc4>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d110      	bne.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007de8:	f000 fccc 	bl	8008784 <prvInitialiseTaskLists>
 8007dec:	e00d      	b.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007dee:	4b26      	ldr	r3, [pc, #152]	; (8007e88 <prvAddNewTaskToReadyList+0xcc>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d109      	bne.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007df6:	4b23      	ldr	r3, [pc, #140]	; (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d802      	bhi.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e04:	4a1f      	ldr	r2, [pc, #124]	; (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e0a:	4b20      	ldr	r3, [pc, #128]	; (8007e8c <prvAddNewTaskToReadyList+0xd0>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	4a1e      	ldr	r2, [pc, #120]	; (8007e8c <prvAddNewTaskToReadyList+0xd0>)
 8007e12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007e14:	4b1d      	ldr	r3, [pc, #116]	; (8007e8c <prvAddNewTaskToReadyList+0xd0>)
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e20:	4b1b      	ldr	r3, [pc, #108]	; (8007e90 <prvAddNewTaskToReadyList+0xd4>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d903      	bls.n	8007e30 <prvAddNewTaskToReadyList+0x74>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2c:	4a18      	ldr	r2, [pc, #96]	; (8007e90 <prvAddNewTaskToReadyList+0xd4>)
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e34:	4613      	mov	r3, r2
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	4413      	add	r3, r2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	4a15      	ldr	r2, [pc, #84]	; (8007e94 <prvAddNewTaskToReadyList+0xd8>)
 8007e3e:	441a      	add	r2, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	3304      	adds	r3, #4
 8007e44:	4619      	mov	r1, r3
 8007e46:	4610      	mov	r0, r2
 8007e48:	f7ff f857 	bl	8006efa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e4c:	f001 fae2 	bl	8009414 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e50:	4b0d      	ldr	r3, [pc, #52]	; (8007e88 <prvAddNewTaskToReadyList+0xcc>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d00e      	beq.n	8007e76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e58:	4b0a      	ldr	r3, [pc, #40]	; (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d207      	bcs.n	8007e76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e66:	4b0c      	ldr	r3, [pc, #48]	; (8007e98 <prvAddNewTaskToReadyList+0xdc>)
 8007e68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e6c:	601a      	str	r2, [r3, #0]
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e76:	bf00      	nop
 8007e78:	3708      	adds	r7, #8
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	20000f6c 	.word	0x20000f6c
 8007e84:	20000a98 	.word	0x20000a98
 8007e88:	20000f78 	.word	0x20000f78
 8007e8c:	20000f88 	.word	0x20000f88
 8007e90:	20000f74 	.word	0x20000f74
 8007e94:	20000a9c 	.word	0x20000a9c
 8007e98:	e000ed04 	.word	0xe000ed04

08007e9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d017      	beq.n	8007ede <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007eae:	4b13      	ldr	r3, [pc, #76]	; (8007efc <vTaskDelay+0x60>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d00a      	beq.n	8007ecc <vTaskDelay+0x30>
	__asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	60bb      	str	r3, [r7, #8]
}
 8007ec8:	bf00      	nop
 8007eca:	e7fe      	b.n	8007eca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ecc:	f000 f910 	bl	80080f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ed0:	2100      	movs	r1, #0
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 fda0 	bl	8008a18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007ed8:	f000 f918 	bl	800810c <xTaskResumeAll>
 8007edc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d107      	bne.n	8007ef4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007ee4:	4b06      	ldr	r3, [pc, #24]	; (8007f00 <vTaskDelay+0x64>)
 8007ee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eea:	601a      	str	r2, [r3, #0]
 8007eec:	f3bf 8f4f 	dsb	sy
 8007ef0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ef4:	bf00      	nop
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	20000f94 	.word	0x20000f94
 8007f00:	e000ed04 	.word	0xe000ed04

08007f04 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007f04:	b480      	push	{r7}
 8007f06:	b087      	sub	sp, #28
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d10a      	bne.n	8007f30 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8007f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f1e:	f383 8811 	msr	BASEPRI, r3
 8007f22:	f3bf 8f6f 	isb	sy
 8007f26:	f3bf 8f4f 	dsb	sy
 8007f2a:	60fb      	str	r3, [r7, #12]
}
 8007f2c:	bf00      	nop
 8007f2e:	e7fe      	b.n	8007f2e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	695b      	ldr	r3, [r3, #20]
 8007f34:	4a0a      	ldr	r2, [pc, #40]	; (8007f60 <prvTaskIsTaskSuspended+0x5c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d10a      	bne.n	8007f50 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f3e:	4a09      	ldr	r2, [pc, #36]	; (8007f64 <prvTaskIsTaskSuspended+0x60>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d005      	beq.n	8007f50 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d101      	bne.n	8007f50 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f50:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8007f52:	4618      	mov	r0, r3
 8007f54:	371c      	adds	r7, #28
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	20000f58 	.word	0x20000f58
 8007f64:	20000f2c 	.word	0x20000f2c

08007f68 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10a      	bne.n	8007f90 <vTaskResume+0x28>
	__asm volatile
 8007f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7e:	f383 8811 	msr	BASEPRI, r3
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	60bb      	str	r3, [r7, #8]
}
 8007f8c:	bf00      	nop
 8007f8e:	e7fe      	b.n	8007f8e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8007f90:	4b20      	ldr	r3, [pc, #128]	; (8008014 <vTaskResume+0xac>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d038      	beq.n	800800c <vTaskResume+0xa4>
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d035      	beq.n	800800c <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8007fa0:	f001 fa08 	bl	80093b4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8007fa4:	68f8      	ldr	r0, [r7, #12]
 8007fa6:	f7ff ffad 	bl	8007f04 <prvTaskIsTaskSuspended>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d02b      	beq.n	8008008 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	3304      	adds	r3, #4
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f7fe fffd 	bl	8006fb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fbe:	4b16      	ldr	r3, [pc, #88]	; (8008018 <vTaskResume+0xb0>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d903      	bls.n	8007fce <vTaskResume+0x66>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fca:	4a13      	ldr	r2, [pc, #76]	; (8008018 <vTaskResume+0xb0>)
 8007fcc:	6013      	str	r3, [r2, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	4413      	add	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	4a10      	ldr	r2, [pc, #64]	; (800801c <vTaskResume+0xb4>)
 8007fdc:	441a      	add	r2, r3
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	3304      	adds	r3, #4
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	4610      	mov	r0, r2
 8007fe6:	f7fe ff88 	bl	8006efa <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fee:	4b09      	ldr	r3, [pc, #36]	; (8008014 <vTaskResume+0xac>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d307      	bcc.n	8008008 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8007ff8:	4b09      	ldr	r3, [pc, #36]	; (8008020 <vTaskResume+0xb8>)
 8007ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ffe:	601a      	str	r2, [r3, #0]
 8008000:	f3bf 8f4f 	dsb	sy
 8008004:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008008:	f001 fa04 	bl	8009414 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800800c:	bf00      	nop
 800800e:	3710      	adds	r7, #16
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}
 8008014:	20000a98 	.word	0x20000a98
 8008018:	20000f74 	.word	0x20000f74
 800801c:	20000a9c 	.word	0x20000a9c
 8008020:	e000ed04 	.word	0xe000ed04

08008024 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b08a      	sub	sp, #40	; 0x28
 8008028:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800802a:	2300      	movs	r3, #0
 800802c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800802e:	2300      	movs	r3, #0
 8008030:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008032:	463a      	mov	r2, r7
 8008034:	1d39      	adds	r1, r7, #4
 8008036:	f107 0308 	add.w	r3, r7, #8
 800803a:	4618      	mov	r0, r3
 800803c:	f7fe fefc 	bl	8006e38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008040:	6839      	ldr	r1, [r7, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	9202      	str	r2, [sp, #8]
 8008048:	9301      	str	r3, [sp, #4]
 800804a:	2300      	movs	r3, #0
 800804c:	9300      	str	r3, [sp, #0]
 800804e:	2300      	movs	r3, #0
 8008050:	460a      	mov	r2, r1
 8008052:	4921      	ldr	r1, [pc, #132]	; (80080d8 <vTaskStartScheduler+0xb4>)
 8008054:	4821      	ldr	r0, [pc, #132]	; (80080dc <vTaskStartScheduler+0xb8>)
 8008056:	f7ff fd7d 	bl	8007b54 <xTaskCreateStatic>
 800805a:	4603      	mov	r3, r0
 800805c:	4a20      	ldr	r2, [pc, #128]	; (80080e0 <vTaskStartScheduler+0xbc>)
 800805e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008060:	4b1f      	ldr	r3, [pc, #124]	; (80080e0 <vTaskStartScheduler+0xbc>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d002      	beq.n	800806e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008068:	2301      	movs	r3, #1
 800806a:	617b      	str	r3, [r7, #20]
 800806c:	e001      	b.n	8008072 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800806e:	2300      	movs	r3, #0
 8008070:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	2b01      	cmp	r3, #1
 8008076:	d102      	bne.n	800807e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008078:	f000 fd22 	bl	8008ac0 <xTimerCreateTimerTask>
 800807c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	2b01      	cmp	r3, #1
 8008082:	d116      	bne.n	80080b2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008088:	f383 8811 	msr	BASEPRI, r3
 800808c:	f3bf 8f6f 	isb	sy
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	613b      	str	r3, [r7, #16]
}
 8008096:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008098:	4b12      	ldr	r3, [pc, #72]	; (80080e4 <vTaskStartScheduler+0xc0>)
 800809a:	f04f 32ff 	mov.w	r2, #4294967295
 800809e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80080a0:	4b11      	ldr	r3, [pc, #68]	; (80080e8 <vTaskStartScheduler+0xc4>)
 80080a2:	2201      	movs	r2, #1
 80080a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080a6:	4b11      	ldr	r3, [pc, #68]	; (80080ec <vTaskStartScheduler+0xc8>)
 80080a8:	2200      	movs	r2, #0
 80080aa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080ac:	f001 f8e0 	bl	8009270 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080b0:	e00e      	b.n	80080d0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b8:	d10a      	bne.n	80080d0 <vTaskStartScheduler+0xac>
	__asm volatile
 80080ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080be:	f383 8811 	msr	BASEPRI, r3
 80080c2:	f3bf 8f6f 	isb	sy
 80080c6:	f3bf 8f4f 	dsb	sy
 80080ca:	60fb      	str	r3, [r7, #12]
}
 80080cc:	bf00      	nop
 80080ce:	e7fe      	b.n	80080ce <vTaskStartScheduler+0xaa>
}
 80080d0:	bf00      	nop
 80080d2:	3718      	adds	r7, #24
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	0800b098 	.word	0x0800b098
 80080dc:	08008751 	.word	0x08008751
 80080e0:	20000f90 	.word	0x20000f90
 80080e4:	20000f8c 	.word	0x20000f8c
 80080e8:	20000f78 	.word	0x20000f78
 80080ec:	20000f70 	.word	0x20000f70

080080f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080f0:	b480      	push	{r7}
 80080f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80080f4:	4b04      	ldr	r3, [pc, #16]	; (8008108 <vTaskSuspendAll+0x18>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	3301      	adds	r3, #1
 80080fa:	4a03      	ldr	r2, [pc, #12]	; (8008108 <vTaskSuspendAll+0x18>)
 80080fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80080fe:	bf00      	nop
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr
 8008108:	20000f94 	.word	0x20000f94

0800810c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008112:	2300      	movs	r3, #0
 8008114:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008116:	2300      	movs	r3, #0
 8008118:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800811a:	4b42      	ldr	r3, [pc, #264]	; (8008224 <xTaskResumeAll+0x118>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d10a      	bne.n	8008138 <xTaskResumeAll+0x2c>
	__asm volatile
 8008122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008126:	f383 8811 	msr	BASEPRI, r3
 800812a:	f3bf 8f6f 	isb	sy
 800812e:	f3bf 8f4f 	dsb	sy
 8008132:	603b      	str	r3, [r7, #0]
}
 8008134:	bf00      	nop
 8008136:	e7fe      	b.n	8008136 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008138:	f001 f93c 	bl	80093b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800813c:	4b39      	ldr	r3, [pc, #228]	; (8008224 <xTaskResumeAll+0x118>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3b01      	subs	r3, #1
 8008142:	4a38      	ldr	r2, [pc, #224]	; (8008224 <xTaskResumeAll+0x118>)
 8008144:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008146:	4b37      	ldr	r3, [pc, #220]	; (8008224 <xTaskResumeAll+0x118>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d162      	bne.n	8008214 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800814e:	4b36      	ldr	r3, [pc, #216]	; (8008228 <xTaskResumeAll+0x11c>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d05e      	beq.n	8008214 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008156:	e02f      	b.n	80081b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008158:	4b34      	ldr	r3, [pc, #208]	; (800822c <xTaskResumeAll+0x120>)
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	3318      	adds	r3, #24
 8008164:	4618      	mov	r0, r3
 8008166:	f7fe ff25 	bl	8006fb4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	3304      	adds	r3, #4
 800816e:	4618      	mov	r0, r3
 8008170:	f7fe ff20 	bl	8006fb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008178:	4b2d      	ldr	r3, [pc, #180]	; (8008230 <xTaskResumeAll+0x124>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	429a      	cmp	r2, r3
 800817e:	d903      	bls.n	8008188 <xTaskResumeAll+0x7c>
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008184:	4a2a      	ldr	r2, [pc, #168]	; (8008230 <xTaskResumeAll+0x124>)
 8008186:	6013      	str	r3, [r2, #0]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800818c:	4613      	mov	r3, r2
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4a27      	ldr	r2, [pc, #156]	; (8008234 <xTaskResumeAll+0x128>)
 8008196:	441a      	add	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	3304      	adds	r3, #4
 800819c:	4619      	mov	r1, r3
 800819e:	4610      	mov	r0, r2
 80081a0:	f7fe feab 	bl	8006efa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081a8:	4b23      	ldr	r3, [pc, #140]	; (8008238 <xTaskResumeAll+0x12c>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d302      	bcc.n	80081b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80081b2:	4b22      	ldr	r3, [pc, #136]	; (800823c <xTaskResumeAll+0x130>)
 80081b4:	2201      	movs	r2, #1
 80081b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081b8:	4b1c      	ldr	r3, [pc, #112]	; (800822c <xTaskResumeAll+0x120>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d1cb      	bne.n	8008158 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d001      	beq.n	80081ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80081c6:	f000 fb7b 	bl	80088c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80081ca:	4b1d      	ldr	r3, [pc, #116]	; (8008240 <xTaskResumeAll+0x134>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d010      	beq.n	80081f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081d6:	f000 f847 	bl	8008268 <xTaskIncrementTick>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d002      	beq.n	80081e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80081e0:	4b16      	ldr	r3, [pc, #88]	; (800823c <xTaskResumeAll+0x130>)
 80081e2:	2201      	movs	r2, #1
 80081e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	3b01      	subs	r3, #1
 80081ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d1f1      	bne.n	80081d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80081f2:	4b13      	ldr	r3, [pc, #76]	; (8008240 <xTaskResumeAll+0x134>)
 80081f4:	2200      	movs	r2, #0
 80081f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80081f8:	4b10      	ldr	r3, [pc, #64]	; (800823c <xTaskResumeAll+0x130>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d009      	beq.n	8008214 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008200:	2301      	movs	r3, #1
 8008202:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008204:	4b0f      	ldr	r3, [pc, #60]	; (8008244 <xTaskResumeAll+0x138>)
 8008206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800820a:	601a      	str	r2, [r3, #0]
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008214:	f001 f8fe 	bl	8009414 <vPortExitCritical>

	return xAlreadyYielded;
 8008218:	68bb      	ldr	r3, [r7, #8]
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	20000f94 	.word	0x20000f94
 8008228:	20000f6c 	.word	0x20000f6c
 800822c:	20000f2c 	.word	0x20000f2c
 8008230:	20000f74 	.word	0x20000f74
 8008234:	20000a9c 	.word	0x20000a9c
 8008238:	20000a98 	.word	0x20000a98
 800823c:	20000f80 	.word	0x20000f80
 8008240:	20000f7c 	.word	0x20000f7c
 8008244:	e000ed04 	.word	0xe000ed04

08008248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800824e:	4b05      	ldr	r3, [pc, #20]	; (8008264 <xTaskGetTickCount+0x1c>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008254:	687b      	ldr	r3, [r7, #4]
}
 8008256:	4618      	mov	r0, r3
 8008258:	370c      	adds	r7, #12
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	20000f70 	.word	0x20000f70

08008268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b086      	sub	sp, #24
 800826c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800826e:	2300      	movs	r3, #0
 8008270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008272:	4b4f      	ldr	r3, [pc, #316]	; (80083b0 <xTaskIncrementTick+0x148>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	f040 808f 	bne.w	800839a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800827c:	4b4d      	ldr	r3, [pc, #308]	; (80083b4 <xTaskIncrementTick+0x14c>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3301      	adds	r3, #1
 8008282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008284:	4a4b      	ldr	r2, [pc, #300]	; (80083b4 <xTaskIncrementTick+0x14c>)
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d120      	bne.n	80082d2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008290:	4b49      	ldr	r3, [pc, #292]	; (80083b8 <xTaskIncrementTick+0x150>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <xTaskIncrementTick+0x48>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	603b      	str	r3, [r7, #0]
}
 80082ac:	bf00      	nop
 80082ae:	e7fe      	b.n	80082ae <xTaskIncrementTick+0x46>
 80082b0:	4b41      	ldr	r3, [pc, #260]	; (80083b8 <xTaskIncrementTick+0x150>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	60fb      	str	r3, [r7, #12]
 80082b6:	4b41      	ldr	r3, [pc, #260]	; (80083bc <xTaskIncrementTick+0x154>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a3f      	ldr	r2, [pc, #252]	; (80083b8 <xTaskIncrementTick+0x150>)
 80082bc:	6013      	str	r3, [r2, #0]
 80082be:	4a3f      	ldr	r2, [pc, #252]	; (80083bc <xTaskIncrementTick+0x154>)
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	4b3e      	ldr	r3, [pc, #248]	; (80083c0 <xTaskIncrementTick+0x158>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	3301      	adds	r3, #1
 80082ca:	4a3d      	ldr	r2, [pc, #244]	; (80083c0 <xTaskIncrementTick+0x158>)
 80082cc:	6013      	str	r3, [r2, #0]
 80082ce:	f000 faf7 	bl	80088c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082d2:	4b3c      	ldr	r3, [pc, #240]	; (80083c4 <xTaskIncrementTick+0x15c>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	693a      	ldr	r2, [r7, #16]
 80082d8:	429a      	cmp	r2, r3
 80082da:	d349      	bcc.n	8008370 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082dc:	4b36      	ldr	r3, [pc, #216]	; (80083b8 <xTaskIncrementTick+0x150>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d104      	bne.n	80082f0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082e6:	4b37      	ldr	r3, [pc, #220]	; (80083c4 <xTaskIncrementTick+0x15c>)
 80082e8:	f04f 32ff 	mov.w	r2, #4294967295
 80082ec:	601a      	str	r2, [r3, #0]
					break;
 80082ee:	e03f      	b.n	8008370 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082f0:	4b31      	ldr	r3, [pc, #196]	; (80083b8 <xTaskIncrementTick+0x150>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	429a      	cmp	r2, r3
 8008306:	d203      	bcs.n	8008310 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008308:	4a2e      	ldr	r2, [pc, #184]	; (80083c4 <xTaskIncrementTick+0x15c>)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800830e:	e02f      	b.n	8008370 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	3304      	adds	r3, #4
 8008314:	4618      	mov	r0, r3
 8008316:	f7fe fe4d 	bl	8006fb4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831e:	2b00      	cmp	r3, #0
 8008320:	d004      	beq.n	800832c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	3318      	adds	r3, #24
 8008326:	4618      	mov	r0, r3
 8008328:	f7fe fe44 	bl	8006fb4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008330:	4b25      	ldr	r3, [pc, #148]	; (80083c8 <xTaskIncrementTick+0x160>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	429a      	cmp	r2, r3
 8008336:	d903      	bls.n	8008340 <xTaskIncrementTick+0xd8>
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800833c:	4a22      	ldr	r2, [pc, #136]	; (80083c8 <xTaskIncrementTick+0x160>)
 800833e:	6013      	str	r3, [r2, #0]
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008344:	4613      	mov	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	4a1f      	ldr	r2, [pc, #124]	; (80083cc <xTaskIncrementTick+0x164>)
 800834e:	441a      	add	r2, r3
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	3304      	adds	r3, #4
 8008354:	4619      	mov	r1, r3
 8008356:	4610      	mov	r0, r2
 8008358:	f7fe fdcf 	bl	8006efa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008360:	4b1b      	ldr	r3, [pc, #108]	; (80083d0 <xTaskIncrementTick+0x168>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008366:	429a      	cmp	r2, r3
 8008368:	d3b8      	bcc.n	80082dc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800836a:	2301      	movs	r3, #1
 800836c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800836e:	e7b5      	b.n	80082dc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008370:	4b17      	ldr	r3, [pc, #92]	; (80083d0 <xTaskIncrementTick+0x168>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008376:	4915      	ldr	r1, [pc, #84]	; (80083cc <xTaskIncrementTick+0x164>)
 8008378:	4613      	mov	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	440b      	add	r3, r1
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b01      	cmp	r3, #1
 8008386:	d901      	bls.n	800838c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008388:	2301      	movs	r3, #1
 800838a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800838c:	4b11      	ldr	r3, [pc, #68]	; (80083d4 <xTaskIncrementTick+0x16c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d007      	beq.n	80083a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008394:	2301      	movs	r3, #1
 8008396:	617b      	str	r3, [r7, #20]
 8008398:	e004      	b.n	80083a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800839a:	4b0f      	ldr	r3, [pc, #60]	; (80083d8 <xTaskIncrementTick+0x170>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	3301      	adds	r3, #1
 80083a0:	4a0d      	ldr	r2, [pc, #52]	; (80083d8 <xTaskIncrementTick+0x170>)
 80083a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80083a4:	697b      	ldr	r3, [r7, #20]
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3718      	adds	r7, #24
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	20000f94 	.word	0x20000f94
 80083b4:	20000f70 	.word	0x20000f70
 80083b8:	20000f24 	.word	0x20000f24
 80083bc:	20000f28 	.word	0x20000f28
 80083c0:	20000f84 	.word	0x20000f84
 80083c4:	20000f8c 	.word	0x20000f8c
 80083c8:	20000f74 	.word	0x20000f74
 80083cc:	20000a9c 	.word	0x20000a9c
 80083d0:	20000a98 	.word	0x20000a98
 80083d4:	20000f80 	.word	0x20000f80
 80083d8:	20000f7c 	.word	0x20000f7c

080083dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b086      	sub	sp, #24
 80083e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80083e2:	4b3a      	ldr	r3, [pc, #232]	; (80084cc <vTaskSwitchContext+0xf0>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d003      	beq.n	80083f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80083ea:	4b39      	ldr	r3, [pc, #228]	; (80084d0 <vTaskSwitchContext+0xf4>)
 80083ec:	2201      	movs	r2, #1
 80083ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80083f0:	e068      	b.n	80084c4 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 80083f2:	4b37      	ldr	r3, [pc, #220]	; (80084d0 <vTaskSwitchContext+0xf4>)
 80083f4:	2200      	movs	r2, #0
 80083f6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80083f8:	4b36      	ldr	r3, [pc, #216]	; (80084d4 <vTaskSwitchContext+0xf8>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083fe:	613b      	str	r3, [r7, #16]
 8008400:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8008404:	60fb      	str	r3, [r7, #12]
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	429a      	cmp	r2, r3
 800840e:	d111      	bne.n	8008434 <vTaskSwitchContext+0x58>
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	3304      	adds	r3, #4
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68fa      	ldr	r2, [r7, #12]
 8008418:	429a      	cmp	r2, r3
 800841a:	d10b      	bne.n	8008434 <vTaskSwitchContext+0x58>
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	3308      	adds	r3, #8
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68fa      	ldr	r2, [r7, #12]
 8008424:	429a      	cmp	r2, r3
 8008426:	d105      	bne.n	8008434 <vTaskSwitchContext+0x58>
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	330c      	adds	r3, #12
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	429a      	cmp	r2, r3
 8008432:	d008      	beq.n	8008446 <vTaskSwitchContext+0x6a>
 8008434:	4b27      	ldr	r3, [pc, #156]	; (80084d4 <vTaskSwitchContext+0xf8>)
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	4b26      	ldr	r3, [pc, #152]	; (80084d4 <vTaskSwitchContext+0xf8>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3334      	adds	r3, #52	; 0x34
 800843e:	4619      	mov	r1, r3
 8008440:	4610      	mov	r0, r2
 8008442:	f7f8 f8ae 	bl	80005a2 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008446:	4b24      	ldr	r3, [pc, #144]	; (80084d8 <vTaskSwitchContext+0xfc>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	617b      	str	r3, [r7, #20]
 800844c:	e010      	b.n	8008470 <vTaskSwitchContext+0x94>
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10a      	bne.n	800846a <vTaskSwitchContext+0x8e>
	__asm volatile
 8008454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	607b      	str	r3, [r7, #4]
}
 8008466:	bf00      	nop
 8008468:	e7fe      	b.n	8008468 <vTaskSwitchContext+0x8c>
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	3b01      	subs	r3, #1
 800846e:	617b      	str	r3, [r7, #20]
 8008470:	491a      	ldr	r1, [pc, #104]	; (80084dc <vTaskSwitchContext+0x100>)
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	4613      	mov	r3, r2
 8008476:	009b      	lsls	r3, r3, #2
 8008478:	4413      	add	r3, r2
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	440b      	add	r3, r1
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d0e4      	beq.n	800844e <vTaskSwitchContext+0x72>
 8008484:	697a      	ldr	r2, [r7, #20]
 8008486:	4613      	mov	r3, r2
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	4413      	add	r3, r2
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	4a13      	ldr	r2, [pc, #76]	; (80084dc <vTaskSwitchContext+0x100>)
 8008490:	4413      	add	r3, r2
 8008492:	60bb      	str	r3, [r7, #8]
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	685a      	ldr	r2, [r3, #4]
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	605a      	str	r2, [r3, #4]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	685a      	ldr	r2, [r3, #4]
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	3308      	adds	r3, #8
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d104      	bne.n	80084b4 <vTaskSwitchContext+0xd8>
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	685a      	ldr	r2, [r3, #4]
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	605a      	str	r2, [r3, #4]
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	4a06      	ldr	r2, [pc, #24]	; (80084d4 <vTaskSwitchContext+0xf8>)
 80084bc:	6013      	str	r3, [r2, #0]
 80084be:	4a06      	ldr	r2, [pc, #24]	; (80084d8 <vTaskSwitchContext+0xfc>)
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	6013      	str	r3, [r2, #0]
}
 80084c4:	bf00      	nop
 80084c6:	3718      	adds	r7, #24
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}
 80084cc:	20000f94 	.word	0x20000f94
 80084d0:	20000f80 	.word	0x20000f80
 80084d4:	20000a98 	.word	0x20000a98
 80084d8:	20000f74 	.word	0x20000f74
 80084dc:	20000a9c 	.word	0x20000a9c

080084e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10a      	bne.n	8008506 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80084f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f4:	f383 8811 	msr	BASEPRI, r3
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	f3bf 8f4f 	dsb	sy
 8008500:	60fb      	str	r3, [r7, #12]
}
 8008502:	bf00      	nop
 8008504:	e7fe      	b.n	8008504 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008506:	4b07      	ldr	r3, [pc, #28]	; (8008524 <vTaskPlaceOnEventList+0x44>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3318      	adds	r3, #24
 800850c:	4619      	mov	r1, r3
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f7fe fd17 	bl	8006f42 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008514:	2101      	movs	r1, #1
 8008516:	6838      	ldr	r0, [r7, #0]
 8008518:	f000 fa7e 	bl	8008a18 <prvAddCurrentTaskToDelayedList>
}
 800851c:	bf00      	nop
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}
 8008524:	20000a98 	.word	0x20000a98

08008528 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008528:	b580      	push	{r7, lr}
 800852a:	b086      	sub	sp, #24
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10a      	bne.n	8008550 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800853a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	617b      	str	r3, [r7, #20]
}
 800854c:	bf00      	nop
 800854e:	e7fe      	b.n	800854e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008550:	4b0a      	ldr	r3, [pc, #40]	; (800857c <vTaskPlaceOnEventListRestricted+0x54>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	3318      	adds	r3, #24
 8008556:	4619      	mov	r1, r3
 8008558:	68f8      	ldr	r0, [r7, #12]
 800855a:	f7fe fcce 	bl	8006efa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d002      	beq.n	800856a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008564:	f04f 33ff 	mov.w	r3, #4294967295
 8008568:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800856a:	6879      	ldr	r1, [r7, #4]
 800856c:	68b8      	ldr	r0, [r7, #8]
 800856e:	f000 fa53 	bl	8008a18 <prvAddCurrentTaskToDelayedList>
	}
 8008572:	bf00      	nop
 8008574:	3718      	adds	r7, #24
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	20000a98 	.word	0x20000a98

08008580 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b086      	sub	sp, #24
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	68db      	ldr	r3, [r3, #12]
 800858e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d10a      	bne.n	80085ac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859a:	f383 8811 	msr	BASEPRI, r3
 800859e:	f3bf 8f6f 	isb	sy
 80085a2:	f3bf 8f4f 	dsb	sy
 80085a6:	60fb      	str	r3, [r7, #12]
}
 80085a8:	bf00      	nop
 80085aa:	e7fe      	b.n	80085aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	3318      	adds	r3, #24
 80085b0:	4618      	mov	r0, r3
 80085b2:	f7fe fcff 	bl	8006fb4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085b6:	4b1e      	ldr	r3, [pc, #120]	; (8008630 <xTaskRemoveFromEventList+0xb0>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d11d      	bne.n	80085fa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	3304      	adds	r3, #4
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7fe fcf6 	bl	8006fb4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085cc:	4b19      	ldr	r3, [pc, #100]	; (8008634 <xTaskRemoveFromEventList+0xb4>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d903      	bls.n	80085dc <xTaskRemoveFromEventList+0x5c>
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d8:	4a16      	ldr	r2, [pc, #88]	; (8008634 <xTaskRemoveFromEventList+0xb4>)
 80085da:	6013      	str	r3, [r2, #0]
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085e0:	4613      	mov	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	4413      	add	r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	4a13      	ldr	r2, [pc, #76]	; (8008638 <xTaskRemoveFromEventList+0xb8>)
 80085ea:	441a      	add	r2, r3
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	3304      	adds	r3, #4
 80085f0:	4619      	mov	r1, r3
 80085f2:	4610      	mov	r0, r2
 80085f4:	f7fe fc81 	bl	8006efa <vListInsertEnd>
 80085f8:	e005      	b.n	8008606 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	3318      	adds	r3, #24
 80085fe:	4619      	mov	r1, r3
 8008600:	480e      	ldr	r0, [pc, #56]	; (800863c <xTaskRemoveFromEventList+0xbc>)
 8008602:	f7fe fc7a 	bl	8006efa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800860a:	4b0d      	ldr	r3, [pc, #52]	; (8008640 <xTaskRemoveFromEventList+0xc0>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008610:	429a      	cmp	r2, r3
 8008612:	d905      	bls.n	8008620 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008614:	2301      	movs	r3, #1
 8008616:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008618:	4b0a      	ldr	r3, [pc, #40]	; (8008644 <xTaskRemoveFromEventList+0xc4>)
 800861a:	2201      	movs	r2, #1
 800861c:	601a      	str	r2, [r3, #0]
 800861e:	e001      	b.n	8008624 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008620:	2300      	movs	r3, #0
 8008622:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008624:	697b      	ldr	r3, [r7, #20]
}
 8008626:	4618      	mov	r0, r3
 8008628:	3718      	adds	r7, #24
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
 800862e:	bf00      	nop
 8008630:	20000f94 	.word	0x20000f94
 8008634:	20000f74 	.word	0x20000f74
 8008638:	20000a9c 	.word	0x20000a9c
 800863c:	20000f2c 	.word	0x20000f2c
 8008640:	20000a98 	.word	0x20000a98
 8008644:	20000f80 	.word	0x20000f80

08008648 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008650:	4b06      	ldr	r3, [pc, #24]	; (800866c <vTaskInternalSetTimeOutState+0x24>)
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008658:	4b05      	ldr	r3, [pc, #20]	; (8008670 <vTaskInternalSetTimeOutState+0x28>)
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	605a      	str	r2, [r3, #4]
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	20000f84 	.word	0x20000f84
 8008670:	20000f70 	.word	0x20000f70

08008674 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b088      	sub	sp, #32
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d10a      	bne.n	800869a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008688:	f383 8811 	msr	BASEPRI, r3
 800868c:	f3bf 8f6f 	isb	sy
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	613b      	str	r3, [r7, #16]
}
 8008696:	bf00      	nop
 8008698:	e7fe      	b.n	8008698 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10a      	bne.n	80086b6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	60fb      	str	r3, [r7, #12]
}
 80086b2:	bf00      	nop
 80086b4:	e7fe      	b.n	80086b4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80086b6:	f000 fe7d 	bl	80093b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80086ba:	4b1d      	ldr	r3, [pc, #116]	; (8008730 <xTaskCheckForTimeOut+0xbc>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	69ba      	ldr	r2, [r7, #24]
 80086c6:	1ad3      	subs	r3, r2, r3
 80086c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086d2:	d102      	bne.n	80086da <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80086d4:	2300      	movs	r3, #0
 80086d6:	61fb      	str	r3, [r7, #28]
 80086d8:	e023      	b.n	8008722 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	4b15      	ldr	r3, [pc, #84]	; (8008734 <xTaskCheckForTimeOut+0xc0>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d007      	beq.n	80086f6 <xTaskCheckForTimeOut+0x82>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	69ba      	ldr	r2, [r7, #24]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d302      	bcc.n	80086f6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80086f0:	2301      	movs	r3, #1
 80086f2:	61fb      	str	r3, [r7, #28]
 80086f4:	e015      	b.n	8008722 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	697a      	ldr	r2, [r7, #20]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d20b      	bcs.n	8008718 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	1ad2      	subs	r2, r2, r3
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f7ff ff9b 	bl	8008648 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008712:	2300      	movs	r3, #0
 8008714:	61fb      	str	r3, [r7, #28]
 8008716:	e004      	b.n	8008722 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	2200      	movs	r2, #0
 800871c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800871e:	2301      	movs	r3, #1
 8008720:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008722:	f000 fe77 	bl	8009414 <vPortExitCritical>

	return xReturn;
 8008726:	69fb      	ldr	r3, [r7, #28]
}
 8008728:	4618      	mov	r0, r3
 800872a:	3720      	adds	r7, #32
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	20000f70 	.word	0x20000f70
 8008734:	20000f84 	.word	0x20000f84

08008738 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008738:	b480      	push	{r7}
 800873a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800873c:	4b03      	ldr	r3, [pc, #12]	; (800874c <vTaskMissedYield+0x14>)
 800873e:	2201      	movs	r2, #1
 8008740:	601a      	str	r2, [r3, #0]
}
 8008742:	bf00      	nop
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr
 800874c:	20000f80 	.word	0x20000f80

08008750 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008758:	f000 f854 	bl	8008804 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800875c:	4b07      	ldr	r3, [pc, #28]	; (800877c <prvIdleTask+0x2c>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2b01      	cmp	r3, #1
 8008762:	d907      	bls.n	8008774 <prvIdleTask+0x24>
			{
				taskYIELD();
 8008764:	4b06      	ldr	r3, [pc, #24]	; (8008780 <prvIdleTask+0x30>)
 8008766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8008774:	f7f7 ff0e 	bl	8000594 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8008778:	e7ee      	b.n	8008758 <prvIdleTask+0x8>
 800877a:	bf00      	nop
 800877c:	20000a9c 	.word	0x20000a9c
 8008780:	e000ed04 	.word	0xe000ed04

08008784 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b082      	sub	sp, #8
 8008788:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800878a:	2300      	movs	r3, #0
 800878c:	607b      	str	r3, [r7, #4]
 800878e:	e00c      	b.n	80087aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	4613      	mov	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	4a12      	ldr	r2, [pc, #72]	; (80087e4 <prvInitialiseTaskLists+0x60>)
 800879c:	4413      	add	r3, r2
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fe fb7e 	bl	8006ea0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	3301      	adds	r3, #1
 80087a8:	607b      	str	r3, [r7, #4]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2b37      	cmp	r3, #55	; 0x37
 80087ae:	d9ef      	bls.n	8008790 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80087b0:	480d      	ldr	r0, [pc, #52]	; (80087e8 <prvInitialiseTaskLists+0x64>)
 80087b2:	f7fe fb75 	bl	8006ea0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80087b6:	480d      	ldr	r0, [pc, #52]	; (80087ec <prvInitialiseTaskLists+0x68>)
 80087b8:	f7fe fb72 	bl	8006ea0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80087bc:	480c      	ldr	r0, [pc, #48]	; (80087f0 <prvInitialiseTaskLists+0x6c>)
 80087be:	f7fe fb6f 	bl	8006ea0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087c2:	480c      	ldr	r0, [pc, #48]	; (80087f4 <prvInitialiseTaskLists+0x70>)
 80087c4:	f7fe fb6c 	bl	8006ea0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087c8:	480b      	ldr	r0, [pc, #44]	; (80087f8 <prvInitialiseTaskLists+0x74>)
 80087ca:	f7fe fb69 	bl	8006ea0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087ce:	4b0b      	ldr	r3, [pc, #44]	; (80087fc <prvInitialiseTaskLists+0x78>)
 80087d0:	4a05      	ldr	r2, [pc, #20]	; (80087e8 <prvInitialiseTaskLists+0x64>)
 80087d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087d4:	4b0a      	ldr	r3, [pc, #40]	; (8008800 <prvInitialiseTaskLists+0x7c>)
 80087d6:	4a05      	ldr	r2, [pc, #20]	; (80087ec <prvInitialiseTaskLists+0x68>)
 80087d8:	601a      	str	r2, [r3, #0]
}
 80087da:	bf00      	nop
 80087dc:	3708      	adds	r7, #8
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	20000a9c 	.word	0x20000a9c
 80087e8:	20000efc 	.word	0x20000efc
 80087ec:	20000f10 	.word	0x20000f10
 80087f0:	20000f2c 	.word	0x20000f2c
 80087f4:	20000f40 	.word	0x20000f40
 80087f8:	20000f58 	.word	0x20000f58
 80087fc:	20000f24 	.word	0x20000f24
 8008800:	20000f28 	.word	0x20000f28

08008804 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800880a:	e019      	b.n	8008840 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800880c:	f000 fdd2 	bl	80093b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008810:	4b10      	ldr	r3, [pc, #64]	; (8008854 <prvCheckTasksWaitingTermination+0x50>)
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	68db      	ldr	r3, [r3, #12]
 8008816:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	3304      	adds	r3, #4
 800881c:	4618      	mov	r0, r3
 800881e:	f7fe fbc9 	bl	8006fb4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008822:	4b0d      	ldr	r3, [pc, #52]	; (8008858 <prvCheckTasksWaitingTermination+0x54>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3b01      	subs	r3, #1
 8008828:	4a0b      	ldr	r2, [pc, #44]	; (8008858 <prvCheckTasksWaitingTermination+0x54>)
 800882a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800882c:	4b0b      	ldr	r3, [pc, #44]	; (800885c <prvCheckTasksWaitingTermination+0x58>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	3b01      	subs	r3, #1
 8008832:	4a0a      	ldr	r2, [pc, #40]	; (800885c <prvCheckTasksWaitingTermination+0x58>)
 8008834:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008836:	f000 fded 	bl	8009414 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f810 	bl	8008860 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008840:	4b06      	ldr	r3, [pc, #24]	; (800885c <prvCheckTasksWaitingTermination+0x58>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d1e1      	bne.n	800880c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008848:	bf00      	nop
 800884a:	bf00      	nop
 800884c:	3708      	adds	r7, #8
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	20000f40 	.word	0x20000f40
 8008858:	20000f6c 	.word	0x20000f6c
 800885c:	20000f54 	.word	0x20000f54

08008860 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800886e:	2b00      	cmp	r3, #0
 8008870:	d108      	bne.n	8008884 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008876:	4618      	mov	r0, r3
 8008878:	f000 ff8e 	bl	8009798 <vPortFree>
				vPortFree( pxTCB );
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 ff8b 	bl	8009798 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008882:	e018      	b.n	80088b6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800888a:	2b01      	cmp	r3, #1
 800888c:	d103      	bne.n	8008896 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 ff82 	bl	8009798 <vPortFree>
	}
 8008894:	e00f      	b.n	80088b6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800889c:	2b02      	cmp	r3, #2
 800889e:	d00a      	beq.n	80088b6 <prvDeleteTCB+0x56>
	__asm volatile
 80088a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a4:	f383 8811 	msr	BASEPRI, r3
 80088a8:	f3bf 8f6f 	isb	sy
 80088ac:	f3bf 8f4f 	dsb	sy
 80088b0:	60fb      	str	r3, [r7, #12]
}
 80088b2:	bf00      	nop
 80088b4:	e7fe      	b.n	80088b4 <prvDeleteTCB+0x54>
	}
 80088b6:	bf00      	nop
 80088b8:	3710      	adds	r7, #16
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}
	...

080088c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088c6:	4b0c      	ldr	r3, [pc, #48]	; (80088f8 <prvResetNextTaskUnblockTime+0x38>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d104      	bne.n	80088da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80088d0:	4b0a      	ldr	r3, [pc, #40]	; (80088fc <prvResetNextTaskUnblockTime+0x3c>)
 80088d2:	f04f 32ff 	mov.w	r2, #4294967295
 80088d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80088d8:	e008      	b.n	80088ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088da:	4b07      	ldr	r3, [pc, #28]	; (80088f8 <prvResetNextTaskUnblockTime+0x38>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	4a04      	ldr	r2, [pc, #16]	; (80088fc <prvResetNextTaskUnblockTime+0x3c>)
 80088ea:	6013      	str	r3, [r2, #0]
}
 80088ec:	bf00      	nop
 80088ee:	370c      	adds	r7, #12
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr
 80088f8:	20000f24 	.word	0x20000f24
 80088fc:	20000f8c 	.word	0x20000f8c

08008900 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008906:	4b0b      	ldr	r3, [pc, #44]	; (8008934 <xTaskGetSchedulerState+0x34>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d102      	bne.n	8008914 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800890e:	2301      	movs	r3, #1
 8008910:	607b      	str	r3, [r7, #4]
 8008912:	e008      	b.n	8008926 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008914:	4b08      	ldr	r3, [pc, #32]	; (8008938 <xTaskGetSchedulerState+0x38>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d102      	bne.n	8008922 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800891c:	2302      	movs	r3, #2
 800891e:	607b      	str	r3, [r7, #4]
 8008920:	e001      	b.n	8008926 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008922:	2300      	movs	r3, #0
 8008924:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008926:	687b      	ldr	r3, [r7, #4]
	}
 8008928:	4618      	mov	r0, r3
 800892a:	370c      	adds	r7, #12
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr
 8008934:	20000f78 	.word	0x20000f78
 8008938:	20000f94 	.word	0x20000f94

0800893c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800893c:	b580      	push	{r7, lr}
 800893e:	b086      	sub	sp, #24
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008948:	2300      	movs	r3, #0
 800894a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d056      	beq.n	8008a00 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008952:	4b2e      	ldr	r3, [pc, #184]	; (8008a0c <xTaskPriorityDisinherit+0xd0>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	693a      	ldr	r2, [r7, #16]
 8008958:	429a      	cmp	r2, r3
 800895a:	d00a      	beq.n	8008972 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800895c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008960:	f383 8811 	msr	BASEPRI, r3
 8008964:	f3bf 8f6f 	isb	sy
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	60fb      	str	r3, [r7, #12]
}
 800896e:	bf00      	nop
 8008970:	e7fe      	b.n	8008970 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008976:	2b00      	cmp	r3, #0
 8008978:	d10a      	bne.n	8008990 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800897a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800897e:	f383 8811 	msr	BASEPRI, r3
 8008982:	f3bf 8f6f 	isb	sy
 8008986:	f3bf 8f4f 	dsb	sy
 800898a:	60bb      	str	r3, [r7, #8]
}
 800898c:	bf00      	nop
 800898e:	e7fe      	b.n	800898e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008994:	1e5a      	subs	r2, r3, #1
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d02c      	beq.n	8008a00 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d128      	bne.n	8008a00 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	3304      	adds	r3, #4
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fe fafe 	bl	8006fb4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089d0:	4b0f      	ldr	r3, [pc, #60]	; (8008a10 <xTaskPriorityDisinherit+0xd4>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d903      	bls.n	80089e0 <xTaskPriorityDisinherit+0xa4>
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089dc:	4a0c      	ldr	r2, [pc, #48]	; (8008a10 <xTaskPriorityDisinherit+0xd4>)
 80089de:	6013      	str	r3, [r2, #0]
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e4:	4613      	mov	r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4413      	add	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	4a09      	ldr	r2, [pc, #36]	; (8008a14 <xTaskPriorityDisinherit+0xd8>)
 80089ee:	441a      	add	r2, r3
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	3304      	adds	r3, #4
 80089f4:	4619      	mov	r1, r3
 80089f6:	4610      	mov	r0, r2
 80089f8:	f7fe fa7f 	bl	8006efa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80089fc:	2301      	movs	r3, #1
 80089fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a00:	697b      	ldr	r3, [r7, #20]
	}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3718      	adds	r7, #24
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	20000a98 	.word	0x20000a98
 8008a10:	20000f74 	.word	0x20000f74
 8008a14:	20000a9c 	.word	0x20000a9c

08008a18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008a22:	4b21      	ldr	r3, [pc, #132]	; (8008aa8 <prvAddCurrentTaskToDelayedList+0x90>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a28:	4b20      	ldr	r3, [pc, #128]	; (8008aac <prvAddCurrentTaskToDelayedList+0x94>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	3304      	adds	r3, #4
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7fe fac0 	bl	8006fb4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a3a:	d10a      	bne.n	8008a52 <prvAddCurrentTaskToDelayedList+0x3a>
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d007      	beq.n	8008a52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a42:	4b1a      	ldr	r3, [pc, #104]	; (8008aac <prvAddCurrentTaskToDelayedList+0x94>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	3304      	adds	r3, #4
 8008a48:	4619      	mov	r1, r3
 8008a4a:	4819      	ldr	r0, [pc, #100]	; (8008ab0 <prvAddCurrentTaskToDelayedList+0x98>)
 8008a4c:	f7fe fa55 	bl	8006efa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a50:	e026      	b.n	8008aa0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4413      	add	r3, r2
 8008a58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a5a:	4b14      	ldr	r3, [pc, #80]	; (8008aac <prvAddCurrentTaskToDelayedList+0x94>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a62:	68ba      	ldr	r2, [r7, #8]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d209      	bcs.n	8008a7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a6a:	4b12      	ldr	r3, [pc, #72]	; (8008ab4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	4b0f      	ldr	r3, [pc, #60]	; (8008aac <prvAddCurrentTaskToDelayedList+0x94>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	3304      	adds	r3, #4
 8008a74:	4619      	mov	r1, r3
 8008a76:	4610      	mov	r0, r2
 8008a78:	f7fe fa63 	bl	8006f42 <vListInsert>
}
 8008a7c:	e010      	b.n	8008aa0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a7e:	4b0e      	ldr	r3, [pc, #56]	; (8008ab8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	4b0a      	ldr	r3, [pc, #40]	; (8008aac <prvAddCurrentTaskToDelayedList+0x94>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	3304      	adds	r3, #4
 8008a88:	4619      	mov	r1, r3
 8008a8a:	4610      	mov	r0, r2
 8008a8c:	f7fe fa59 	bl	8006f42 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a90:	4b0a      	ldr	r3, [pc, #40]	; (8008abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	68ba      	ldr	r2, [r7, #8]
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d202      	bcs.n	8008aa0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008a9a:	4a08      	ldr	r2, [pc, #32]	; (8008abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	6013      	str	r3, [r2, #0]
}
 8008aa0:	bf00      	nop
 8008aa2:	3710      	adds	r7, #16
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}
 8008aa8:	20000f70 	.word	0x20000f70
 8008aac:	20000a98 	.word	0x20000a98
 8008ab0:	20000f58 	.word	0x20000f58
 8008ab4:	20000f28 	.word	0x20000f28
 8008ab8:	20000f24 	.word	0x20000f24
 8008abc:	20000f8c 	.word	0x20000f8c

08008ac0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b08a      	sub	sp, #40	; 0x28
 8008ac4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008aca:	f000 fb07 	bl	80090dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008ace:	4b1c      	ldr	r3, [pc, #112]	; (8008b40 <xTimerCreateTimerTask+0x80>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d021      	beq.n	8008b1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008ada:	2300      	movs	r3, #0
 8008adc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008ade:	1d3a      	adds	r2, r7, #4
 8008ae0:	f107 0108 	add.w	r1, r7, #8
 8008ae4:	f107 030c 	add.w	r3, r7, #12
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f7fe f9bf 	bl	8006e6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008aee:	6879      	ldr	r1, [r7, #4]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	68fa      	ldr	r2, [r7, #12]
 8008af4:	9202      	str	r2, [sp, #8]
 8008af6:	9301      	str	r3, [sp, #4]
 8008af8:	2302      	movs	r3, #2
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	2300      	movs	r3, #0
 8008afe:	460a      	mov	r2, r1
 8008b00:	4910      	ldr	r1, [pc, #64]	; (8008b44 <xTimerCreateTimerTask+0x84>)
 8008b02:	4811      	ldr	r0, [pc, #68]	; (8008b48 <xTimerCreateTimerTask+0x88>)
 8008b04:	f7ff f826 	bl	8007b54 <xTaskCreateStatic>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	4a10      	ldr	r2, [pc, #64]	; (8008b4c <xTimerCreateTimerTask+0x8c>)
 8008b0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008b0e:	4b0f      	ldr	r3, [pc, #60]	; (8008b4c <xTimerCreateTimerTask+0x8c>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d001      	beq.n	8008b1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008b16:	2301      	movs	r3, #1
 8008b18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d10a      	bne.n	8008b36 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	613b      	str	r3, [r7, #16]
}
 8008b32:	bf00      	nop
 8008b34:	e7fe      	b.n	8008b34 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008b36:	697b      	ldr	r3, [r7, #20]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3718      	adds	r7, #24
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}
 8008b40:	20000fc8 	.word	0x20000fc8
 8008b44:	0800b0a0 	.word	0x0800b0a0
 8008b48:	08008c85 	.word	0x08008c85
 8008b4c:	20000fcc 	.word	0x20000fcc

08008b50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b08a      	sub	sp, #40	; 0x28
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
 8008b5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d10a      	bne.n	8008b7e <xTimerGenericCommand+0x2e>
	__asm volatile
 8008b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b6c:	f383 8811 	msr	BASEPRI, r3
 8008b70:	f3bf 8f6f 	isb	sy
 8008b74:	f3bf 8f4f 	dsb	sy
 8008b78:	623b      	str	r3, [r7, #32]
}
 8008b7a:	bf00      	nop
 8008b7c:	e7fe      	b.n	8008b7c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008b7e:	4b1a      	ldr	r3, [pc, #104]	; (8008be8 <xTimerGenericCommand+0x98>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d02a      	beq.n	8008bdc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	2b05      	cmp	r3, #5
 8008b96:	dc18      	bgt.n	8008bca <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008b98:	f7ff feb2 	bl	8008900 <xTaskGetSchedulerState>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d109      	bne.n	8008bb6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ba2:	4b11      	ldr	r3, [pc, #68]	; (8008be8 <xTimerGenericCommand+0x98>)
 8008ba4:	6818      	ldr	r0, [r3, #0]
 8008ba6:	f107 0110 	add.w	r1, r7, #16
 8008baa:	2300      	movs	r3, #0
 8008bac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bae:	f7fe fb69 	bl	8007284 <xQueueGenericSend>
 8008bb2:	6278      	str	r0, [r7, #36]	; 0x24
 8008bb4:	e012      	b.n	8008bdc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008bb6:	4b0c      	ldr	r3, [pc, #48]	; (8008be8 <xTimerGenericCommand+0x98>)
 8008bb8:	6818      	ldr	r0, [r3, #0]
 8008bba:	f107 0110 	add.w	r1, r7, #16
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f7fe fb5f 	bl	8007284 <xQueueGenericSend>
 8008bc6:	6278      	str	r0, [r7, #36]	; 0x24
 8008bc8:	e008      	b.n	8008bdc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008bca:	4b07      	ldr	r3, [pc, #28]	; (8008be8 <xTimerGenericCommand+0x98>)
 8008bcc:	6818      	ldr	r0, [r3, #0]
 8008bce:	f107 0110 	add.w	r1, r7, #16
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	683a      	ldr	r2, [r7, #0]
 8008bd6:	f7fe fc53 	bl	8007480 <xQueueGenericSendFromISR>
 8008bda:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3728      	adds	r7, #40	; 0x28
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	20000fc8 	.word	0x20000fc8

08008bec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b088      	sub	sp, #32
 8008bf0:	af02      	add	r7, sp, #8
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bf6:	4b22      	ldr	r3, [pc, #136]	; (8008c80 <prvProcessExpiredTimer+0x94>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68db      	ldr	r3, [r3, #12]
 8008bfc:	68db      	ldr	r3, [r3, #12]
 8008bfe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	3304      	adds	r3, #4
 8008c04:	4618      	mov	r0, r3
 8008c06:	f7fe f9d5 	bl	8006fb4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c10:	f003 0304 	and.w	r3, r3, #4
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d022      	beq.n	8008c5e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	699a      	ldr	r2, [r3, #24]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	18d1      	adds	r1, r2, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	6978      	ldr	r0, [r7, #20]
 8008c26:	f000 f8d1 	bl	8008dcc <prvInsertTimerInActiveList>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d01f      	beq.n	8008c70 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c30:	2300      	movs	r3, #0
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	2300      	movs	r3, #0
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	2100      	movs	r1, #0
 8008c3a:	6978      	ldr	r0, [r7, #20]
 8008c3c:	f7ff ff88 	bl	8008b50 <xTimerGenericCommand>
 8008c40:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d113      	bne.n	8008c70 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4c:	f383 8811 	msr	BASEPRI, r3
 8008c50:	f3bf 8f6f 	isb	sy
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	60fb      	str	r3, [r7, #12]
}
 8008c5a:	bf00      	nop
 8008c5c:	e7fe      	b.n	8008c5c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c64:	f023 0301 	bic.w	r3, r3, #1
 8008c68:	b2da      	uxtb	r2, r3
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	6a1b      	ldr	r3, [r3, #32]
 8008c74:	6978      	ldr	r0, [r7, #20]
 8008c76:	4798      	blx	r3
}
 8008c78:	bf00      	nop
 8008c7a:	3718      	adds	r7, #24
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	20000fc0 	.word	0x20000fc0

08008c84 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008c8c:	f107 0308 	add.w	r3, r7, #8
 8008c90:	4618      	mov	r0, r3
 8008c92:	f000 f857 	bl	8008d44 <prvGetNextExpireTime>
 8008c96:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f000 f803 	bl	8008ca8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008ca2:	f000 f8d5 	bl	8008e50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008ca6:	e7f1      	b.n	8008c8c <prvTimerTask+0x8>

08008ca8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008cb2:	f7ff fa1d 	bl	80080f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008cb6:	f107 0308 	add.w	r3, r7, #8
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 f866 	bl	8008d8c <prvSampleTimeNow>
 8008cc0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d130      	bne.n	8008d2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10a      	bne.n	8008ce4 <prvProcessTimerOrBlockTask+0x3c>
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d806      	bhi.n	8008ce4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008cd6:	f7ff fa19 	bl	800810c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008cda:	68f9      	ldr	r1, [r7, #12]
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f7ff ff85 	bl	8008bec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008ce2:	e024      	b.n	8008d2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d008      	beq.n	8008cfc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008cea:	4b13      	ldr	r3, [pc, #76]	; (8008d38 <prvProcessTimerOrBlockTask+0x90>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d101      	bne.n	8008cf8 <prvProcessTimerOrBlockTask+0x50>
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e000      	b.n	8008cfa <prvProcessTimerOrBlockTask+0x52>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008cfc:	4b0f      	ldr	r3, [pc, #60]	; (8008d3c <prvProcessTimerOrBlockTask+0x94>)
 8008cfe:	6818      	ldr	r0, [r3, #0]
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	1ad3      	subs	r3, r2, r3
 8008d06:	683a      	ldr	r2, [r7, #0]
 8008d08:	4619      	mov	r1, r3
 8008d0a:	f7fe feef 	bl	8007aec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008d0e:	f7ff f9fd 	bl	800810c <xTaskResumeAll>
 8008d12:	4603      	mov	r3, r0
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10a      	bne.n	8008d2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008d18:	4b09      	ldr	r3, [pc, #36]	; (8008d40 <prvProcessTimerOrBlockTask+0x98>)
 8008d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d1e:	601a      	str	r2, [r3, #0]
 8008d20:	f3bf 8f4f 	dsb	sy
 8008d24:	f3bf 8f6f 	isb	sy
}
 8008d28:	e001      	b.n	8008d2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008d2a:	f7ff f9ef 	bl	800810c <xTaskResumeAll>
}
 8008d2e:	bf00      	nop
 8008d30:	3710      	adds	r7, #16
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	20000fc4 	.word	0x20000fc4
 8008d3c:	20000fc8 	.word	0x20000fc8
 8008d40:	e000ed04 	.word	0xe000ed04

08008d44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008d44:	b480      	push	{r7}
 8008d46:	b085      	sub	sp, #20
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008d4c:	4b0e      	ldr	r3, [pc, #56]	; (8008d88 <prvGetNextExpireTime+0x44>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d101      	bne.n	8008d5a <prvGetNextExpireTime+0x16>
 8008d56:	2201      	movs	r2, #1
 8008d58:	e000      	b.n	8008d5c <prvGetNextExpireTime+0x18>
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d105      	bne.n	8008d74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d68:	4b07      	ldr	r3, [pc, #28]	; (8008d88 <prvGetNextExpireTime+0x44>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	60fb      	str	r3, [r7, #12]
 8008d72:	e001      	b.n	8008d78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008d74:	2300      	movs	r3, #0
 8008d76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008d78:	68fb      	ldr	r3, [r7, #12]
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3714      	adds	r7, #20
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop
 8008d88:	20000fc0 	.word	0x20000fc0

08008d8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008d94:	f7ff fa58 	bl	8008248 <xTaskGetTickCount>
 8008d98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008d9a:	4b0b      	ldr	r3, [pc, #44]	; (8008dc8 <prvSampleTimeNow+0x3c>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d205      	bcs.n	8008db0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008da4:	f000 f936 	bl	8009014 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	601a      	str	r2, [r3, #0]
 8008dae:	e002      	b.n	8008db6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008db6:	4a04      	ldr	r2, [pc, #16]	; (8008dc8 <prvSampleTimeNow+0x3c>)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3710      	adds	r7, #16
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop
 8008dc8:	20000fd0 	.word	0x20000fd0

08008dcc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b086      	sub	sp, #24
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
 8008dd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	68ba      	ldr	r2, [r7, #8]
 8008de2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008dea:	68ba      	ldr	r2, [r7, #8]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d812      	bhi.n	8008e18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	1ad2      	subs	r2, r2, r3
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	699b      	ldr	r3, [r3, #24]
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d302      	bcc.n	8008e06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008e00:	2301      	movs	r3, #1
 8008e02:	617b      	str	r3, [r7, #20]
 8008e04:	e01b      	b.n	8008e3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e06:	4b10      	ldr	r3, [pc, #64]	; (8008e48 <prvInsertTimerInActiveList+0x7c>)
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	3304      	adds	r3, #4
 8008e0e:	4619      	mov	r1, r3
 8008e10:	4610      	mov	r0, r2
 8008e12:	f7fe f896 	bl	8006f42 <vListInsert>
 8008e16:	e012      	b.n	8008e3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d206      	bcs.n	8008e2e <prvInsertTimerInActiveList+0x62>
 8008e20:	68ba      	ldr	r2, [r7, #8]
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d302      	bcc.n	8008e2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	617b      	str	r3, [r7, #20]
 8008e2c:	e007      	b.n	8008e3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e2e:	4b07      	ldr	r3, [pc, #28]	; (8008e4c <prvInsertTimerInActiveList+0x80>)
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	3304      	adds	r3, #4
 8008e36:	4619      	mov	r1, r3
 8008e38:	4610      	mov	r0, r2
 8008e3a:	f7fe f882 	bl	8006f42 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008e3e:	697b      	ldr	r3, [r7, #20]
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3718      	adds	r7, #24
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	20000fc4 	.word	0x20000fc4
 8008e4c:	20000fc0 	.word	0x20000fc0

08008e50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b08e      	sub	sp, #56	; 0x38
 8008e54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e56:	e0ca      	b.n	8008fee <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	da18      	bge.n	8008e90 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008e5e:	1d3b      	adds	r3, r7, #4
 8008e60:	3304      	adds	r3, #4
 8008e62:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d10a      	bne.n	8008e80 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e6e:	f383 8811 	msr	BASEPRI, r3
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	f3bf 8f4f 	dsb	sy
 8008e7a:	61fb      	str	r3, [r7, #28]
}
 8008e7c:	bf00      	nop
 8008e7e:	e7fe      	b.n	8008e7e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e86:	6850      	ldr	r0, [r2, #4]
 8008e88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e8a:	6892      	ldr	r2, [r2, #8]
 8008e8c:	4611      	mov	r1, r2
 8008e8e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	f2c0 80aa 	blt.w	8008fec <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d004      	beq.n	8008eae <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ea6:	3304      	adds	r3, #4
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f7fe f883 	bl	8006fb4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008eae:	463b      	mov	r3, r7
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f7ff ff6b 	bl	8008d8c <prvSampleTimeNow>
 8008eb6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2b09      	cmp	r3, #9
 8008ebc:	f200 8097 	bhi.w	8008fee <prvProcessReceivedCommands+0x19e>
 8008ec0:	a201      	add	r2, pc, #4	; (adr r2, 8008ec8 <prvProcessReceivedCommands+0x78>)
 8008ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec6:	bf00      	nop
 8008ec8:	08008ef1 	.word	0x08008ef1
 8008ecc:	08008ef1 	.word	0x08008ef1
 8008ed0:	08008ef1 	.word	0x08008ef1
 8008ed4:	08008f65 	.word	0x08008f65
 8008ed8:	08008f79 	.word	0x08008f79
 8008edc:	08008fc3 	.word	0x08008fc3
 8008ee0:	08008ef1 	.word	0x08008ef1
 8008ee4:	08008ef1 	.word	0x08008ef1
 8008ee8:	08008f65 	.word	0x08008f65
 8008eec:	08008f79 	.word	0x08008f79
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ef2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ef6:	f043 0301 	orr.w	r3, r3, #1
 8008efa:	b2da      	uxtb	r2, r3
 8008efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008efe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008f02:	68ba      	ldr	r2, [r7, #8]
 8008f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f06:	699b      	ldr	r3, [r3, #24]
 8008f08:	18d1      	adds	r1, r2, r3
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f10:	f7ff ff5c 	bl	8008dcc <prvInsertTimerInActiveList>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d069      	beq.n	8008fee <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f20:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f28:	f003 0304 	and.w	r3, r3, #4
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d05e      	beq.n	8008fee <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008f30:	68ba      	ldr	r2, [r7, #8]
 8008f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f34:	699b      	ldr	r3, [r3, #24]
 8008f36:	441a      	add	r2, r3
 8008f38:	2300      	movs	r3, #0
 8008f3a:	9300      	str	r3, [sp, #0]
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	2100      	movs	r1, #0
 8008f40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f42:	f7ff fe05 	bl	8008b50 <xTimerGenericCommand>
 8008f46:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008f48:	6a3b      	ldr	r3, [r7, #32]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d14f      	bne.n	8008fee <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f52:	f383 8811 	msr	BASEPRI, r3
 8008f56:	f3bf 8f6f 	isb	sy
 8008f5a:	f3bf 8f4f 	dsb	sy
 8008f5e:	61bb      	str	r3, [r7, #24]
}
 8008f60:	bf00      	nop
 8008f62:	e7fe      	b.n	8008f62 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f6a:	f023 0301 	bic.w	r3, r3, #1
 8008f6e:	b2da      	uxtb	r2, r3
 8008f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008f76:	e03a      	b.n	8008fee <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f7e:	f043 0301 	orr.w	r3, r3, #1
 8008f82:	b2da      	uxtb	r2, r3
 8008f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008f8a:	68ba      	ldr	r2, [r7, #8]
 8008f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f8e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f92:	699b      	ldr	r3, [r3, #24]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d10a      	bne.n	8008fae <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f9c:	f383 8811 	msr	BASEPRI, r3
 8008fa0:	f3bf 8f6f 	isb	sy
 8008fa4:	f3bf 8f4f 	dsb	sy
 8008fa8:	617b      	str	r3, [r7, #20]
}
 8008faa:	bf00      	nop
 8008fac:	e7fe      	b.n	8008fac <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fb0:	699a      	ldr	r2, [r3, #24]
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb4:	18d1      	adds	r1, r2, r3
 8008fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fbc:	f7ff ff06 	bl	8008dcc <prvInsertTimerInActiveList>
					break;
 8008fc0:	e015      	b.n	8008fee <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008fc8:	f003 0302 	and.w	r3, r3, #2
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d103      	bne.n	8008fd8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008fd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fd2:	f000 fbe1 	bl	8009798 <vPortFree>
 8008fd6:	e00a      	b.n	8008fee <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008fde:	f023 0301 	bic.w	r3, r3, #1
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008fea:	e000      	b.n	8008fee <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008fec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008fee:	4b08      	ldr	r3, [pc, #32]	; (8009010 <prvProcessReceivedCommands+0x1c0>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	1d39      	adds	r1, r7, #4
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7fe fade 	bl	80075b8 <xQueueReceive>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	f47f af2a 	bne.w	8008e58 <prvProcessReceivedCommands+0x8>
	}
}
 8009004:	bf00      	nop
 8009006:	bf00      	nop
 8009008:	3730      	adds	r7, #48	; 0x30
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	20000fc8 	.word	0x20000fc8

08009014 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b088      	sub	sp, #32
 8009018:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800901a:	e048      	b.n	80090ae <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800901c:	4b2d      	ldr	r3, [pc, #180]	; (80090d4 <prvSwitchTimerLists+0xc0>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	68db      	ldr	r3, [r3, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009026:	4b2b      	ldr	r3, [pc, #172]	; (80090d4 <prvSwitchTimerLists+0xc0>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	68db      	ldr	r3, [r3, #12]
 800902c:	68db      	ldr	r3, [r3, #12]
 800902e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	3304      	adds	r3, #4
 8009034:	4618      	mov	r0, r3
 8009036:	f7fd ffbd 	bl	8006fb4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6a1b      	ldr	r3, [r3, #32]
 800903e:	68f8      	ldr	r0, [r7, #12]
 8009040:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009048:	f003 0304 	and.w	r3, r3, #4
 800904c:	2b00      	cmp	r3, #0
 800904e:	d02e      	beq.n	80090ae <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	699b      	ldr	r3, [r3, #24]
 8009054:	693a      	ldr	r2, [r7, #16]
 8009056:	4413      	add	r3, r2
 8009058:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	429a      	cmp	r2, r3
 8009060:	d90e      	bls.n	8009080 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	68fa      	ldr	r2, [r7, #12]
 800906c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800906e:	4b19      	ldr	r3, [pc, #100]	; (80090d4 <prvSwitchTimerLists+0xc0>)
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	3304      	adds	r3, #4
 8009076:	4619      	mov	r1, r3
 8009078:	4610      	mov	r0, r2
 800907a:	f7fd ff62 	bl	8006f42 <vListInsert>
 800907e:	e016      	b.n	80090ae <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009080:	2300      	movs	r3, #0
 8009082:	9300      	str	r3, [sp, #0]
 8009084:	2300      	movs	r3, #0
 8009086:	693a      	ldr	r2, [r7, #16]
 8009088:	2100      	movs	r1, #0
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f7ff fd60 	bl	8008b50 <xTimerGenericCommand>
 8009090:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d10a      	bne.n	80090ae <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800909c:	f383 8811 	msr	BASEPRI, r3
 80090a0:	f3bf 8f6f 	isb	sy
 80090a4:	f3bf 8f4f 	dsb	sy
 80090a8:	603b      	str	r3, [r7, #0]
}
 80090aa:	bf00      	nop
 80090ac:	e7fe      	b.n	80090ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090ae:	4b09      	ldr	r3, [pc, #36]	; (80090d4 <prvSwitchTimerLists+0xc0>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d1b1      	bne.n	800901c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80090b8:	4b06      	ldr	r3, [pc, #24]	; (80090d4 <prvSwitchTimerLists+0xc0>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80090be:	4b06      	ldr	r3, [pc, #24]	; (80090d8 <prvSwitchTimerLists+0xc4>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	4a04      	ldr	r2, [pc, #16]	; (80090d4 <prvSwitchTimerLists+0xc0>)
 80090c4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80090c6:	4a04      	ldr	r2, [pc, #16]	; (80090d8 <prvSwitchTimerLists+0xc4>)
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	6013      	str	r3, [r2, #0]
}
 80090cc:	bf00      	nop
 80090ce:	3718      	adds	r7, #24
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}
 80090d4:	20000fc0 	.word	0x20000fc0
 80090d8:	20000fc4 	.word	0x20000fc4

080090dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80090e2:	f000 f967 	bl	80093b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80090e6:	4b15      	ldr	r3, [pc, #84]	; (800913c <prvCheckForValidListAndQueue+0x60>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d120      	bne.n	8009130 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80090ee:	4814      	ldr	r0, [pc, #80]	; (8009140 <prvCheckForValidListAndQueue+0x64>)
 80090f0:	f7fd fed6 	bl	8006ea0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80090f4:	4813      	ldr	r0, [pc, #76]	; (8009144 <prvCheckForValidListAndQueue+0x68>)
 80090f6:	f7fd fed3 	bl	8006ea0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80090fa:	4b13      	ldr	r3, [pc, #76]	; (8009148 <prvCheckForValidListAndQueue+0x6c>)
 80090fc:	4a10      	ldr	r2, [pc, #64]	; (8009140 <prvCheckForValidListAndQueue+0x64>)
 80090fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009100:	4b12      	ldr	r3, [pc, #72]	; (800914c <prvCheckForValidListAndQueue+0x70>)
 8009102:	4a10      	ldr	r2, [pc, #64]	; (8009144 <prvCheckForValidListAndQueue+0x68>)
 8009104:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009106:	2300      	movs	r3, #0
 8009108:	9300      	str	r3, [sp, #0]
 800910a:	4b11      	ldr	r3, [pc, #68]	; (8009150 <prvCheckForValidListAndQueue+0x74>)
 800910c:	4a11      	ldr	r2, [pc, #68]	; (8009154 <prvCheckForValidListAndQueue+0x78>)
 800910e:	2110      	movs	r1, #16
 8009110:	200a      	movs	r0, #10
 8009112:	f7fd ffe1 	bl	80070d8 <xQueueGenericCreateStatic>
 8009116:	4603      	mov	r3, r0
 8009118:	4a08      	ldr	r2, [pc, #32]	; (800913c <prvCheckForValidListAndQueue+0x60>)
 800911a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800911c:	4b07      	ldr	r3, [pc, #28]	; (800913c <prvCheckForValidListAndQueue+0x60>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d005      	beq.n	8009130 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009124:	4b05      	ldr	r3, [pc, #20]	; (800913c <prvCheckForValidListAndQueue+0x60>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	490b      	ldr	r1, [pc, #44]	; (8009158 <prvCheckForValidListAndQueue+0x7c>)
 800912a:	4618      	mov	r0, r3
 800912c:	f7fe fcb4 	bl	8007a98 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009130:	f000 f970 	bl	8009414 <vPortExitCritical>
}
 8009134:	bf00      	nop
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	20000fc8 	.word	0x20000fc8
 8009140:	20000f98 	.word	0x20000f98
 8009144:	20000fac 	.word	0x20000fac
 8009148:	20000fc0 	.word	0x20000fc0
 800914c:	20000fc4 	.word	0x20000fc4
 8009150:	20001074 	.word	0x20001074
 8009154:	20000fd4 	.word	0x20000fd4
 8009158:	0800b0a8 	.word	0x0800b0a8

0800915c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800915c:	b480      	push	{r7}
 800915e:	b085      	sub	sp, #20
 8009160:	af00      	add	r7, sp, #0
 8009162:	60f8      	str	r0, [r7, #12]
 8009164:	60b9      	str	r1, [r7, #8]
 8009166:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	3b04      	subs	r3, #4
 800916c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009174:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	3b04      	subs	r3, #4
 800917a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	f023 0201 	bic.w	r2, r3, #1
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	3b04      	subs	r3, #4
 800918a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800918c:	4a0c      	ldr	r2, [pc, #48]	; (80091c0 <pxPortInitialiseStack+0x64>)
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	3b14      	subs	r3, #20
 8009196:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009198:	687a      	ldr	r2, [r7, #4]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	3b04      	subs	r3, #4
 80091a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f06f 0202 	mvn.w	r2, #2
 80091aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	3b20      	subs	r3, #32
 80091b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091b2:	68fb      	ldr	r3, [r7, #12]
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	3714      	adds	r7, #20
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr
 80091c0:	080091c5 	.word	0x080091c5

080091c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80091c4:	b480      	push	{r7}
 80091c6:	b085      	sub	sp, #20
 80091c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80091ca:	2300      	movs	r3, #0
 80091cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80091ce:	4b12      	ldr	r3, [pc, #72]	; (8009218 <prvTaskExitError+0x54>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d6:	d00a      	beq.n	80091ee <prvTaskExitError+0x2a>
	__asm volatile
 80091d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091dc:	f383 8811 	msr	BASEPRI, r3
 80091e0:	f3bf 8f6f 	isb	sy
 80091e4:	f3bf 8f4f 	dsb	sy
 80091e8:	60fb      	str	r3, [r7, #12]
}
 80091ea:	bf00      	nop
 80091ec:	e7fe      	b.n	80091ec <prvTaskExitError+0x28>
	__asm volatile
 80091ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f2:	f383 8811 	msr	BASEPRI, r3
 80091f6:	f3bf 8f6f 	isb	sy
 80091fa:	f3bf 8f4f 	dsb	sy
 80091fe:	60bb      	str	r3, [r7, #8]
}
 8009200:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009202:	bf00      	nop
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d0fc      	beq.n	8009204 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800920a:	bf00      	nop
 800920c:	bf00      	nop
 800920e:	3714      	adds	r7, #20
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr
 8009218:	2000000c 	.word	0x2000000c
 800921c:	00000000 	.word	0x00000000

08009220 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009220:	4b07      	ldr	r3, [pc, #28]	; (8009240 <pxCurrentTCBConst2>)
 8009222:	6819      	ldr	r1, [r3, #0]
 8009224:	6808      	ldr	r0, [r1, #0]
 8009226:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800922a:	f380 8809 	msr	PSP, r0
 800922e:	f3bf 8f6f 	isb	sy
 8009232:	f04f 0000 	mov.w	r0, #0
 8009236:	f380 8811 	msr	BASEPRI, r0
 800923a:	4770      	bx	lr
 800923c:	f3af 8000 	nop.w

08009240 <pxCurrentTCBConst2>:
 8009240:	20000a98 	.word	0x20000a98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009244:	bf00      	nop
 8009246:	bf00      	nop

08009248 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009248:	4808      	ldr	r0, [pc, #32]	; (800926c <prvPortStartFirstTask+0x24>)
 800924a:	6800      	ldr	r0, [r0, #0]
 800924c:	6800      	ldr	r0, [r0, #0]
 800924e:	f380 8808 	msr	MSP, r0
 8009252:	f04f 0000 	mov.w	r0, #0
 8009256:	f380 8814 	msr	CONTROL, r0
 800925a:	b662      	cpsie	i
 800925c:	b661      	cpsie	f
 800925e:	f3bf 8f4f 	dsb	sy
 8009262:	f3bf 8f6f 	isb	sy
 8009266:	df00      	svc	0
 8009268:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800926a:	bf00      	nop
 800926c:	e000ed08 	.word	0xe000ed08

08009270 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b086      	sub	sp, #24
 8009274:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009276:	4b46      	ldr	r3, [pc, #280]	; (8009390 <xPortStartScheduler+0x120>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4a46      	ldr	r2, [pc, #280]	; (8009394 <xPortStartScheduler+0x124>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d10a      	bne.n	8009296 <xPortStartScheduler+0x26>
	__asm volatile
 8009280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009284:	f383 8811 	msr	BASEPRI, r3
 8009288:	f3bf 8f6f 	isb	sy
 800928c:	f3bf 8f4f 	dsb	sy
 8009290:	613b      	str	r3, [r7, #16]
}
 8009292:	bf00      	nop
 8009294:	e7fe      	b.n	8009294 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009296:	4b3e      	ldr	r3, [pc, #248]	; (8009390 <xPortStartScheduler+0x120>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a3f      	ldr	r2, [pc, #252]	; (8009398 <xPortStartScheduler+0x128>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d10a      	bne.n	80092b6 <xPortStartScheduler+0x46>
	__asm volatile
 80092a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092a4:	f383 8811 	msr	BASEPRI, r3
 80092a8:	f3bf 8f6f 	isb	sy
 80092ac:	f3bf 8f4f 	dsb	sy
 80092b0:	60fb      	str	r3, [r7, #12]
}
 80092b2:	bf00      	nop
 80092b4:	e7fe      	b.n	80092b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80092b6:	4b39      	ldr	r3, [pc, #228]	; (800939c <xPortStartScheduler+0x12c>)
 80092b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	22ff      	movs	r2, #255	; 0xff
 80092c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092d0:	78fb      	ldrb	r3, [r7, #3]
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80092d8:	b2da      	uxtb	r2, r3
 80092da:	4b31      	ldr	r3, [pc, #196]	; (80093a0 <xPortStartScheduler+0x130>)
 80092dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092de:	4b31      	ldr	r3, [pc, #196]	; (80093a4 <xPortStartScheduler+0x134>)
 80092e0:	2207      	movs	r2, #7
 80092e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092e4:	e009      	b.n	80092fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80092e6:	4b2f      	ldr	r3, [pc, #188]	; (80093a4 <xPortStartScheduler+0x134>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	3b01      	subs	r3, #1
 80092ec:	4a2d      	ldr	r2, [pc, #180]	; (80093a4 <xPortStartScheduler+0x134>)
 80092ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	005b      	lsls	r3, r3, #1
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092fa:	78fb      	ldrb	r3, [r7, #3]
 80092fc:	b2db      	uxtb	r3, r3
 80092fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009302:	2b80      	cmp	r3, #128	; 0x80
 8009304:	d0ef      	beq.n	80092e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009306:	4b27      	ldr	r3, [pc, #156]	; (80093a4 <xPortStartScheduler+0x134>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f1c3 0307 	rsb	r3, r3, #7
 800930e:	2b04      	cmp	r3, #4
 8009310:	d00a      	beq.n	8009328 <xPortStartScheduler+0xb8>
	__asm volatile
 8009312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009316:	f383 8811 	msr	BASEPRI, r3
 800931a:	f3bf 8f6f 	isb	sy
 800931e:	f3bf 8f4f 	dsb	sy
 8009322:	60bb      	str	r3, [r7, #8]
}
 8009324:	bf00      	nop
 8009326:	e7fe      	b.n	8009326 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009328:	4b1e      	ldr	r3, [pc, #120]	; (80093a4 <xPortStartScheduler+0x134>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	021b      	lsls	r3, r3, #8
 800932e:	4a1d      	ldr	r2, [pc, #116]	; (80093a4 <xPortStartScheduler+0x134>)
 8009330:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009332:	4b1c      	ldr	r3, [pc, #112]	; (80093a4 <xPortStartScheduler+0x134>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800933a:	4a1a      	ldr	r2, [pc, #104]	; (80093a4 <xPortStartScheduler+0x134>)
 800933c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	b2da      	uxtb	r2, r3
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009346:	4b18      	ldr	r3, [pc, #96]	; (80093a8 <xPortStartScheduler+0x138>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	4a17      	ldr	r2, [pc, #92]	; (80093a8 <xPortStartScheduler+0x138>)
 800934c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009350:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009352:	4b15      	ldr	r3, [pc, #84]	; (80093a8 <xPortStartScheduler+0x138>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a14      	ldr	r2, [pc, #80]	; (80093a8 <xPortStartScheduler+0x138>)
 8009358:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800935c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800935e:	f000 f8dd 	bl	800951c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009362:	4b12      	ldr	r3, [pc, #72]	; (80093ac <xPortStartScheduler+0x13c>)
 8009364:	2200      	movs	r2, #0
 8009366:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009368:	f000 f8fc 	bl	8009564 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800936c:	4b10      	ldr	r3, [pc, #64]	; (80093b0 <xPortStartScheduler+0x140>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a0f      	ldr	r2, [pc, #60]	; (80093b0 <xPortStartScheduler+0x140>)
 8009372:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009376:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009378:	f7ff ff66 	bl	8009248 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800937c:	f7ff f82e 	bl	80083dc <vTaskSwitchContext>
	prvTaskExitError();
 8009380:	f7ff ff20 	bl	80091c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009384:	2300      	movs	r3, #0
}
 8009386:	4618      	mov	r0, r3
 8009388:	3718      	adds	r7, #24
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}
 800938e:	bf00      	nop
 8009390:	e000ed00 	.word	0xe000ed00
 8009394:	410fc271 	.word	0x410fc271
 8009398:	410fc270 	.word	0x410fc270
 800939c:	e000e400 	.word	0xe000e400
 80093a0:	200010c4 	.word	0x200010c4
 80093a4:	200010c8 	.word	0x200010c8
 80093a8:	e000ed20 	.word	0xe000ed20
 80093ac:	2000000c 	.word	0x2000000c
 80093b0:	e000ef34 	.word	0xe000ef34

080093b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80093b4:	b480      	push	{r7}
 80093b6:	b083      	sub	sp, #12
 80093b8:	af00      	add	r7, sp, #0
	__asm volatile
 80093ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093be:	f383 8811 	msr	BASEPRI, r3
 80093c2:	f3bf 8f6f 	isb	sy
 80093c6:	f3bf 8f4f 	dsb	sy
 80093ca:	607b      	str	r3, [r7, #4]
}
 80093cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80093ce:	4b0f      	ldr	r3, [pc, #60]	; (800940c <vPortEnterCritical+0x58>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	3301      	adds	r3, #1
 80093d4:	4a0d      	ldr	r2, [pc, #52]	; (800940c <vPortEnterCritical+0x58>)
 80093d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80093d8:	4b0c      	ldr	r3, [pc, #48]	; (800940c <vPortEnterCritical+0x58>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d10f      	bne.n	8009400 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80093e0:	4b0b      	ldr	r3, [pc, #44]	; (8009410 <vPortEnterCritical+0x5c>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00a      	beq.n	8009400 <vPortEnterCritical+0x4c>
	__asm volatile
 80093ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ee:	f383 8811 	msr	BASEPRI, r3
 80093f2:	f3bf 8f6f 	isb	sy
 80093f6:	f3bf 8f4f 	dsb	sy
 80093fa:	603b      	str	r3, [r7, #0]
}
 80093fc:	bf00      	nop
 80093fe:	e7fe      	b.n	80093fe <vPortEnterCritical+0x4a>
	}
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr
 800940c:	2000000c 	.word	0x2000000c
 8009410:	e000ed04 	.word	0xe000ed04

08009414 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800941a:	4b12      	ldr	r3, [pc, #72]	; (8009464 <vPortExitCritical+0x50>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d10a      	bne.n	8009438 <vPortExitCritical+0x24>
	__asm volatile
 8009422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009426:	f383 8811 	msr	BASEPRI, r3
 800942a:	f3bf 8f6f 	isb	sy
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	607b      	str	r3, [r7, #4]
}
 8009434:	bf00      	nop
 8009436:	e7fe      	b.n	8009436 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009438:	4b0a      	ldr	r3, [pc, #40]	; (8009464 <vPortExitCritical+0x50>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	3b01      	subs	r3, #1
 800943e:	4a09      	ldr	r2, [pc, #36]	; (8009464 <vPortExitCritical+0x50>)
 8009440:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009442:	4b08      	ldr	r3, [pc, #32]	; (8009464 <vPortExitCritical+0x50>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d105      	bne.n	8009456 <vPortExitCritical+0x42>
 800944a:	2300      	movs	r3, #0
 800944c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	f383 8811 	msr	BASEPRI, r3
}
 8009454:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009456:	bf00      	nop
 8009458:	370c      	adds	r7, #12
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr
 8009462:	bf00      	nop
 8009464:	2000000c 	.word	0x2000000c
	...

08009470 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009470:	f3ef 8009 	mrs	r0, PSP
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	4b15      	ldr	r3, [pc, #84]	; (80094d0 <pxCurrentTCBConst>)
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	f01e 0f10 	tst.w	lr, #16
 8009480:	bf08      	it	eq
 8009482:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009486:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948a:	6010      	str	r0, [r2, #0]
 800948c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009490:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009494:	f380 8811 	msr	BASEPRI, r0
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f7fe ff9c 	bl	80083dc <vTaskSwitchContext>
 80094a4:	f04f 0000 	mov.w	r0, #0
 80094a8:	f380 8811 	msr	BASEPRI, r0
 80094ac:	bc09      	pop	{r0, r3}
 80094ae:	6819      	ldr	r1, [r3, #0]
 80094b0:	6808      	ldr	r0, [r1, #0]
 80094b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b6:	f01e 0f10 	tst.w	lr, #16
 80094ba:	bf08      	it	eq
 80094bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80094c0:	f380 8809 	msr	PSP, r0
 80094c4:	f3bf 8f6f 	isb	sy
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	f3af 8000 	nop.w

080094d0 <pxCurrentTCBConst>:
 80094d0:	20000a98 	.word	0x20000a98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80094d4:	bf00      	nop
 80094d6:	bf00      	nop

080094d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
	__asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e2:	f383 8811 	msr	BASEPRI, r3
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	607b      	str	r3, [r7, #4]
}
 80094f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80094f2:	f7fe feb9 	bl	8008268 <xTaskIncrementTick>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d003      	beq.n	8009504 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80094fc:	4b06      	ldr	r3, [pc, #24]	; (8009518 <xPortSysTickHandler+0x40>)
 80094fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009502:	601a      	str	r2, [r3, #0]
 8009504:	2300      	movs	r3, #0
 8009506:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	f383 8811 	msr	BASEPRI, r3
}
 800950e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009510:	bf00      	nop
 8009512:	3708      	adds	r7, #8
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	e000ed04 	.word	0xe000ed04

0800951c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800951c:	b480      	push	{r7}
 800951e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009520:	4b0b      	ldr	r3, [pc, #44]	; (8009550 <vPortSetupTimerInterrupt+0x34>)
 8009522:	2200      	movs	r2, #0
 8009524:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009526:	4b0b      	ldr	r3, [pc, #44]	; (8009554 <vPortSetupTimerInterrupt+0x38>)
 8009528:	2200      	movs	r2, #0
 800952a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800952c:	4b0a      	ldr	r3, [pc, #40]	; (8009558 <vPortSetupTimerInterrupt+0x3c>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a0a      	ldr	r2, [pc, #40]	; (800955c <vPortSetupTimerInterrupt+0x40>)
 8009532:	fba2 2303 	umull	r2, r3, r2, r3
 8009536:	099b      	lsrs	r3, r3, #6
 8009538:	4a09      	ldr	r2, [pc, #36]	; (8009560 <vPortSetupTimerInterrupt+0x44>)
 800953a:	3b01      	subs	r3, #1
 800953c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800953e:	4b04      	ldr	r3, [pc, #16]	; (8009550 <vPortSetupTimerInterrupt+0x34>)
 8009540:	2207      	movs	r2, #7
 8009542:	601a      	str	r2, [r3, #0]
}
 8009544:	bf00      	nop
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	e000e010 	.word	0xe000e010
 8009554:	e000e018 	.word	0xe000e018
 8009558:	20000000 	.word	0x20000000
 800955c:	10624dd3 	.word	0x10624dd3
 8009560:	e000e014 	.word	0xe000e014

08009564 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009564:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009574 <vPortEnableVFP+0x10>
 8009568:	6801      	ldr	r1, [r0, #0]
 800956a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800956e:	6001      	str	r1, [r0, #0]
 8009570:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009572:	bf00      	nop
 8009574:	e000ed88 	.word	0xe000ed88

08009578 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009578:	b480      	push	{r7}
 800957a:	b085      	sub	sp, #20
 800957c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800957e:	f3ef 8305 	mrs	r3, IPSR
 8009582:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	2b0f      	cmp	r3, #15
 8009588:	d914      	bls.n	80095b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800958a:	4a17      	ldr	r2, [pc, #92]	; (80095e8 <vPortValidateInterruptPriority+0x70>)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	4413      	add	r3, r2
 8009590:	781b      	ldrb	r3, [r3, #0]
 8009592:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009594:	4b15      	ldr	r3, [pc, #84]	; (80095ec <vPortValidateInterruptPriority+0x74>)
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	7afa      	ldrb	r2, [r7, #11]
 800959a:	429a      	cmp	r2, r3
 800959c:	d20a      	bcs.n	80095b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800959e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a2:	f383 8811 	msr	BASEPRI, r3
 80095a6:	f3bf 8f6f 	isb	sy
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	607b      	str	r3, [r7, #4]
}
 80095b0:	bf00      	nop
 80095b2:	e7fe      	b.n	80095b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80095b4:	4b0e      	ldr	r3, [pc, #56]	; (80095f0 <vPortValidateInterruptPriority+0x78>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80095bc:	4b0d      	ldr	r3, [pc, #52]	; (80095f4 <vPortValidateInterruptPriority+0x7c>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d90a      	bls.n	80095da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80095c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c8:	f383 8811 	msr	BASEPRI, r3
 80095cc:	f3bf 8f6f 	isb	sy
 80095d0:	f3bf 8f4f 	dsb	sy
 80095d4:	603b      	str	r3, [r7, #0]
}
 80095d6:	bf00      	nop
 80095d8:	e7fe      	b.n	80095d8 <vPortValidateInterruptPriority+0x60>
	}
 80095da:	bf00      	nop
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	e000e3f0 	.word	0xe000e3f0
 80095ec:	200010c4 	.word	0x200010c4
 80095f0:	e000ed0c 	.word	0xe000ed0c
 80095f4:	200010c8 	.word	0x200010c8

080095f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b08a      	sub	sp, #40	; 0x28
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009600:	2300      	movs	r3, #0
 8009602:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009604:	f7fe fd74 	bl	80080f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009608:	4b5d      	ldr	r3, [pc, #372]	; (8009780 <pvPortMalloc+0x188>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d101      	bne.n	8009614 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009610:	f000 f924 	bl	800985c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009614:	4b5b      	ldr	r3, [pc, #364]	; (8009784 <pvPortMalloc+0x18c>)
 8009616:	681a      	ldr	r2, [r3, #0]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	4013      	ands	r3, r2
 800961c:	2b00      	cmp	r3, #0
 800961e:	f040 8093 	bne.w	8009748 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d01d      	beq.n	8009664 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009628:	2208      	movs	r2, #8
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4413      	add	r3, r2
 800962e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f003 0307 	and.w	r3, r3, #7
 8009636:	2b00      	cmp	r3, #0
 8009638:	d014      	beq.n	8009664 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f023 0307 	bic.w	r3, r3, #7
 8009640:	3308      	adds	r3, #8
 8009642:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f003 0307 	and.w	r3, r3, #7
 800964a:	2b00      	cmp	r3, #0
 800964c:	d00a      	beq.n	8009664 <pvPortMalloc+0x6c>
	__asm volatile
 800964e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009652:	f383 8811 	msr	BASEPRI, r3
 8009656:	f3bf 8f6f 	isb	sy
 800965a:	f3bf 8f4f 	dsb	sy
 800965e:	617b      	str	r3, [r7, #20]
}
 8009660:	bf00      	nop
 8009662:	e7fe      	b.n	8009662 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d06e      	beq.n	8009748 <pvPortMalloc+0x150>
 800966a:	4b47      	ldr	r3, [pc, #284]	; (8009788 <pvPortMalloc+0x190>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	429a      	cmp	r2, r3
 8009672:	d869      	bhi.n	8009748 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009674:	4b45      	ldr	r3, [pc, #276]	; (800978c <pvPortMalloc+0x194>)
 8009676:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009678:	4b44      	ldr	r3, [pc, #272]	; (800978c <pvPortMalloc+0x194>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800967e:	e004      	b.n	800968a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009682:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800968a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	429a      	cmp	r2, r3
 8009692:	d903      	bls.n	800969c <pvPortMalloc+0xa4>
 8009694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d1f1      	bne.n	8009680 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800969c:	4b38      	ldr	r3, [pc, #224]	; (8009780 <pvPortMalloc+0x188>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d050      	beq.n	8009748 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80096a6:	6a3b      	ldr	r3, [r7, #32]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2208      	movs	r2, #8
 80096ac:	4413      	add	r3, r2
 80096ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80096b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	6a3b      	ldr	r3, [r7, #32]
 80096b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80096b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ba:	685a      	ldr	r2, [r3, #4]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	1ad2      	subs	r2, r2, r3
 80096c0:	2308      	movs	r3, #8
 80096c2:	005b      	lsls	r3, r3, #1
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d91f      	bls.n	8009708 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80096c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	4413      	add	r3, r2
 80096ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096d0:	69bb      	ldr	r3, [r7, #24]
 80096d2:	f003 0307 	and.w	r3, r3, #7
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00a      	beq.n	80096f0 <pvPortMalloc+0xf8>
	__asm volatile
 80096da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096de:	f383 8811 	msr	BASEPRI, r3
 80096e2:	f3bf 8f6f 	isb	sy
 80096e6:	f3bf 8f4f 	dsb	sy
 80096ea:	613b      	str	r3, [r7, #16]
}
 80096ec:	bf00      	nop
 80096ee:	e7fe      	b.n	80096ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80096f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096f2:	685a      	ldr	r2, [r3, #4]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	1ad2      	subs	r2, r2, r3
 80096f8:	69bb      	ldr	r3, [r7, #24]
 80096fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80096fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009702:	69b8      	ldr	r0, [r7, #24]
 8009704:	f000 f90c 	bl	8009920 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009708:	4b1f      	ldr	r3, [pc, #124]	; (8009788 <pvPortMalloc+0x190>)
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	4a1d      	ldr	r2, [pc, #116]	; (8009788 <pvPortMalloc+0x190>)
 8009714:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009716:	4b1c      	ldr	r3, [pc, #112]	; (8009788 <pvPortMalloc+0x190>)
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	4b1d      	ldr	r3, [pc, #116]	; (8009790 <pvPortMalloc+0x198>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	429a      	cmp	r2, r3
 8009720:	d203      	bcs.n	800972a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009722:	4b19      	ldr	r3, [pc, #100]	; (8009788 <pvPortMalloc+0x190>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a1a      	ldr	r2, [pc, #104]	; (8009790 <pvPortMalloc+0x198>)
 8009728:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800972a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800972c:	685a      	ldr	r2, [r3, #4]
 800972e:	4b15      	ldr	r3, [pc, #84]	; (8009784 <pvPortMalloc+0x18c>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	431a      	orrs	r2, r3
 8009734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009736:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800973a:	2200      	movs	r2, #0
 800973c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800973e:	4b15      	ldr	r3, [pc, #84]	; (8009794 <pvPortMalloc+0x19c>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	3301      	adds	r3, #1
 8009744:	4a13      	ldr	r2, [pc, #76]	; (8009794 <pvPortMalloc+0x19c>)
 8009746:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009748:	f7fe fce0 	bl	800810c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d101      	bne.n	8009756 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8009752:	f7f6 ff31 	bl	80005b8 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009756:	69fb      	ldr	r3, [r7, #28]
 8009758:	f003 0307 	and.w	r3, r3, #7
 800975c:	2b00      	cmp	r3, #0
 800975e:	d00a      	beq.n	8009776 <pvPortMalloc+0x17e>
	__asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	60fb      	str	r3, [r7, #12]
}
 8009772:	bf00      	nop
 8009774:	e7fe      	b.n	8009774 <pvPortMalloc+0x17c>
	return pvReturn;
 8009776:	69fb      	ldr	r3, [r7, #28]
}
 8009778:	4618      	mov	r0, r3
 800977a:	3728      	adds	r7, #40	; 0x28
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}
 8009780:	200090d4 	.word	0x200090d4
 8009784:	200090e8 	.word	0x200090e8
 8009788:	200090d8 	.word	0x200090d8
 800978c:	200090cc 	.word	0x200090cc
 8009790:	200090dc 	.word	0x200090dc
 8009794:	200090e0 	.word	0x200090e0

08009798 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b086      	sub	sp, #24
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d04d      	beq.n	8009846 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80097aa:	2308      	movs	r3, #8
 80097ac:	425b      	negs	r3, r3
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	4413      	add	r3, r2
 80097b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	685a      	ldr	r2, [r3, #4]
 80097bc:	4b24      	ldr	r3, [pc, #144]	; (8009850 <vPortFree+0xb8>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4013      	ands	r3, r2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d10a      	bne.n	80097dc <vPortFree+0x44>
	__asm volatile
 80097c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	60fb      	str	r3, [r7, #12]
}
 80097d8:	bf00      	nop
 80097da:	e7fe      	b.n	80097da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00a      	beq.n	80097fa <vPortFree+0x62>
	__asm volatile
 80097e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e8:	f383 8811 	msr	BASEPRI, r3
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	60bb      	str	r3, [r7, #8]
}
 80097f6:	bf00      	nop
 80097f8:	e7fe      	b.n	80097f8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	685a      	ldr	r2, [r3, #4]
 80097fe:	4b14      	ldr	r3, [pc, #80]	; (8009850 <vPortFree+0xb8>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4013      	ands	r3, r2
 8009804:	2b00      	cmp	r3, #0
 8009806:	d01e      	beq.n	8009846 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d11a      	bne.n	8009846 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	685a      	ldr	r2, [r3, #4]
 8009814:	4b0e      	ldr	r3, [pc, #56]	; (8009850 <vPortFree+0xb8>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	43db      	mvns	r3, r3
 800981a:	401a      	ands	r2, r3
 800981c:	693b      	ldr	r3, [r7, #16]
 800981e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009820:	f7fe fc66 	bl	80080f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	685a      	ldr	r2, [r3, #4]
 8009828:	4b0a      	ldr	r3, [pc, #40]	; (8009854 <vPortFree+0xbc>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4413      	add	r3, r2
 800982e:	4a09      	ldr	r2, [pc, #36]	; (8009854 <vPortFree+0xbc>)
 8009830:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009832:	6938      	ldr	r0, [r7, #16]
 8009834:	f000 f874 	bl	8009920 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009838:	4b07      	ldr	r3, [pc, #28]	; (8009858 <vPortFree+0xc0>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	3301      	adds	r3, #1
 800983e:	4a06      	ldr	r2, [pc, #24]	; (8009858 <vPortFree+0xc0>)
 8009840:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009842:	f7fe fc63 	bl	800810c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009846:	bf00      	nop
 8009848:	3718      	adds	r7, #24
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	200090e8 	.word	0x200090e8
 8009854:	200090d8 	.word	0x200090d8
 8009858:	200090e4 	.word	0x200090e4

0800985c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009862:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009866:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009868:	4b27      	ldr	r3, [pc, #156]	; (8009908 <prvHeapInit+0xac>)
 800986a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f003 0307 	and.w	r3, r3, #7
 8009872:	2b00      	cmp	r3, #0
 8009874:	d00c      	beq.n	8009890 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	3307      	adds	r3, #7
 800987a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f023 0307 	bic.w	r3, r3, #7
 8009882:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009884:	68ba      	ldr	r2, [r7, #8]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	1ad3      	subs	r3, r2, r3
 800988a:	4a1f      	ldr	r2, [pc, #124]	; (8009908 <prvHeapInit+0xac>)
 800988c:	4413      	add	r3, r2
 800988e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009894:	4a1d      	ldr	r2, [pc, #116]	; (800990c <prvHeapInit+0xb0>)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800989a:	4b1c      	ldr	r3, [pc, #112]	; (800990c <prvHeapInit+0xb0>)
 800989c:	2200      	movs	r2, #0
 800989e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68ba      	ldr	r2, [r7, #8]
 80098a4:	4413      	add	r3, r2
 80098a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80098a8:	2208      	movs	r2, #8
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	1a9b      	subs	r3, r3, r2
 80098ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f023 0307 	bic.w	r3, r3, #7
 80098b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	4a15      	ldr	r2, [pc, #84]	; (8009910 <prvHeapInit+0xb4>)
 80098bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80098be:	4b14      	ldr	r3, [pc, #80]	; (8009910 <prvHeapInit+0xb4>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2200      	movs	r2, #0
 80098c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80098c6:	4b12      	ldr	r3, [pc, #72]	; (8009910 <prvHeapInit+0xb4>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	2200      	movs	r2, #0
 80098cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	1ad2      	subs	r2, r2, r3
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80098dc:	4b0c      	ldr	r3, [pc, #48]	; (8009910 <prvHeapInit+0xb4>)
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	4a0a      	ldr	r2, [pc, #40]	; (8009914 <prvHeapInit+0xb8>)
 80098ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	4a09      	ldr	r2, [pc, #36]	; (8009918 <prvHeapInit+0xbc>)
 80098f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80098f4:	4b09      	ldr	r3, [pc, #36]	; (800991c <prvHeapInit+0xc0>)
 80098f6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80098fa:	601a      	str	r2, [r3, #0]
}
 80098fc:	bf00      	nop
 80098fe:	3714      	adds	r7, #20
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr
 8009908:	200010cc 	.word	0x200010cc
 800990c:	200090cc 	.word	0x200090cc
 8009910:	200090d4 	.word	0x200090d4
 8009914:	200090dc 	.word	0x200090dc
 8009918:	200090d8 	.word	0x200090d8
 800991c:	200090e8 	.word	0x200090e8

08009920 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009920:	b480      	push	{r7}
 8009922:	b085      	sub	sp, #20
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009928:	4b28      	ldr	r3, [pc, #160]	; (80099cc <prvInsertBlockIntoFreeList+0xac>)
 800992a:	60fb      	str	r3, [r7, #12]
 800992c:	e002      	b.n	8009934 <prvInsertBlockIntoFreeList+0x14>
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	60fb      	str	r3, [r7, #12]
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	429a      	cmp	r2, r3
 800993c:	d8f7      	bhi.n	800992e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	68ba      	ldr	r2, [r7, #8]
 8009948:	4413      	add	r3, r2
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	429a      	cmp	r2, r3
 800994e:	d108      	bne.n	8009962 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	685a      	ldr	r2, [r3, #4]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	441a      	add	r2, r3
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	441a      	add	r2, r3
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	429a      	cmp	r2, r3
 8009974:	d118      	bne.n	80099a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	4b15      	ldr	r3, [pc, #84]	; (80099d0 <prvInsertBlockIntoFreeList+0xb0>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	429a      	cmp	r2, r3
 8009980:	d00d      	beq.n	800999e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	685a      	ldr	r2, [r3, #4]
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	441a      	add	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	601a      	str	r2, [r3, #0]
 800999c:	e008      	b.n	80099b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800999e:	4b0c      	ldr	r3, [pc, #48]	; (80099d0 <prvInsertBlockIntoFreeList+0xb0>)
 80099a0:	681a      	ldr	r2, [r3, #0]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	601a      	str	r2, [r3, #0]
 80099a6:	e003      	b.n	80099b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d002      	beq.n	80099be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099be:	bf00      	nop
 80099c0:	3714      	adds	r7, #20
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr
 80099ca:	bf00      	nop
 80099cc:	200090cc 	.word	0x200090cc
 80099d0:	200090d4 	.word	0x200090d4

080099d4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7fc febe 	bl	8006764 <USBH_LL_IncTimer>
}
 80099e8:	bf00      	nop
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7fc ff02 	bl	8006808 <USBH_LL_Connect>
}
 8009a04:	bf00      	nop
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7fc ff17 	bl	800684e <USBH_LL_Disconnect>
}
 8009a20:	bf00      	nop
 8009a22:	3708      	adds	r7, #8
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b082      	sub	sp, #8
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	460b      	mov	r3, r1
 8009a32:	70fb      	strb	r3, [r7, #3]
 8009a34:	4613      	mov	r3, r2
 8009a36:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f7fc ff37 	bl	80068b2 <USBH_LL_NotifyURBChange>
#endif
}
 8009a44:	bf00      	nop
 8009a46:	3708      	adds	r7, #8
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}

08009a4c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fc feac 	bl	80067b8 <USBH_LL_PortEnabled>
}
 8009a60:	bf00      	nop
 8009a62:	3708      	adds	r7, #8
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b082      	sub	sp, #8
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009a76:	4618      	mov	r0, r3
 8009a78:	f7fc feb8 	bl	80067ec <USBH_LL_PortDisabled>
}
 8009a7c:	bf00      	nop
 8009a7e:	3708      	adds	r7, #8
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a90:	2300      	movs	r3, #0
 8009a92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f7f8 fdf2 	bl	8002684 <HAL_HCD_Stop>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009aa4:	7bfb      	ldrb	r3, [r7, #15]
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f000 f808 	bl	8009abc <USBH_Get_USB_Status>
 8009aac:	4603      	mov	r3, r0
 8009aae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ab0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3710      	adds	r7, #16
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
	...

08009abc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009aca:	79fb      	ldrb	r3, [r7, #7]
 8009acc:	2b03      	cmp	r3, #3
 8009ace:	d817      	bhi.n	8009b00 <USBH_Get_USB_Status+0x44>
 8009ad0:	a201      	add	r2, pc, #4	; (adr r2, 8009ad8 <USBH_Get_USB_Status+0x1c>)
 8009ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad6:	bf00      	nop
 8009ad8:	08009ae9 	.word	0x08009ae9
 8009adc:	08009aef 	.word	0x08009aef
 8009ae0:	08009af5 	.word	0x08009af5
 8009ae4:	08009afb 	.word	0x08009afb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	73fb      	strb	r3, [r7, #15]
    break;
 8009aec:	e00b      	b.n	8009b06 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009aee:	2302      	movs	r3, #2
 8009af0:	73fb      	strb	r3, [r7, #15]
    break;
 8009af2:	e008      	b.n	8009b06 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009af4:	2301      	movs	r3, #1
 8009af6:	73fb      	strb	r3, [r7, #15]
    break;
 8009af8:	e005      	b.n	8009b06 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009afa:	2302      	movs	r3, #2
 8009afc:	73fb      	strb	r3, [r7, #15]
    break;
 8009afe:	e002      	b.n	8009b06 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009b00:	2302      	movs	r3, #2
 8009b02:	73fb      	strb	r3, [r7, #15]
    break;
 8009b04:	bf00      	nop
  }
  return usb_status;
 8009b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3714      	adds	r7, #20
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <__errno>:
 8009b14:	4b01      	ldr	r3, [pc, #4]	; (8009b1c <__errno+0x8>)
 8009b16:	6818      	ldr	r0, [r3, #0]
 8009b18:	4770      	bx	lr
 8009b1a:	bf00      	nop
 8009b1c:	20000010 	.word	0x20000010

08009b20 <__libc_init_array>:
 8009b20:	b570      	push	{r4, r5, r6, lr}
 8009b22:	4d0d      	ldr	r5, [pc, #52]	; (8009b58 <__libc_init_array+0x38>)
 8009b24:	4c0d      	ldr	r4, [pc, #52]	; (8009b5c <__libc_init_array+0x3c>)
 8009b26:	1b64      	subs	r4, r4, r5
 8009b28:	10a4      	asrs	r4, r4, #2
 8009b2a:	2600      	movs	r6, #0
 8009b2c:	42a6      	cmp	r6, r4
 8009b2e:	d109      	bne.n	8009b44 <__libc_init_array+0x24>
 8009b30:	4d0b      	ldr	r5, [pc, #44]	; (8009b60 <__libc_init_array+0x40>)
 8009b32:	4c0c      	ldr	r4, [pc, #48]	; (8009b64 <__libc_init_array+0x44>)
 8009b34:	f001 fa00 	bl	800af38 <_init>
 8009b38:	1b64      	subs	r4, r4, r5
 8009b3a:	10a4      	asrs	r4, r4, #2
 8009b3c:	2600      	movs	r6, #0
 8009b3e:	42a6      	cmp	r6, r4
 8009b40:	d105      	bne.n	8009b4e <__libc_init_array+0x2e>
 8009b42:	bd70      	pop	{r4, r5, r6, pc}
 8009b44:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b48:	4798      	blx	r3
 8009b4a:	3601      	adds	r6, #1
 8009b4c:	e7ee      	b.n	8009b2c <__libc_init_array+0xc>
 8009b4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b52:	4798      	blx	r3
 8009b54:	3601      	adds	r6, #1
 8009b56:	e7f2      	b.n	8009b3e <__libc_init_array+0x1e>
 8009b58:	0800b168 	.word	0x0800b168
 8009b5c:	0800b168 	.word	0x0800b168
 8009b60:	0800b168 	.word	0x0800b168
 8009b64:	0800b16c 	.word	0x0800b16c

08009b68 <memcpy>:
 8009b68:	440a      	add	r2, r1
 8009b6a:	4291      	cmp	r1, r2
 8009b6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b70:	d100      	bne.n	8009b74 <memcpy+0xc>
 8009b72:	4770      	bx	lr
 8009b74:	b510      	push	{r4, lr}
 8009b76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b7e:	4291      	cmp	r1, r2
 8009b80:	d1f9      	bne.n	8009b76 <memcpy+0xe>
 8009b82:	bd10      	pop	{r4, pc}

08009b84 <memset>:
 8009b84:	4402      	add	r2, r0
 8009b86:	4603      	mov	r3, r0
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d100      	bne.n	8009b8e <memset+0xa>
 8009b8c:	4770      	bx	lr
 8009b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b92:	e7f9      	b.n	8009b88 <memset+0x4>

08009b94 <_free_r>:
 8009b94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b96:	2900      	cmp	r1, #0
 8009b98:	d044      	beq.n	8009c24 <_free_r+0x90>
 8009b9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b9e:	9001      	str	r0, [sp, #4]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	f1a1 0404 	sub.w	r4, r1, #4
 8009ba6:	bfb8      	it	lt
 8009ba8:	18e4      	addlt	r4, r4, r3
 8009baa:	f000 fc71 	bl	800a490 <__malloc_lock>
 8009bae:	4a1e      	ldr	r2, [pc, #120]	; (8009c28 <_free_r+0x94>)
 8009bb0:	9801      	ldr	r0, [sp, #4]
 8009bb2:	6813      	ldr	r3, [r2, #0]
 8009bb4:	b933      	cbnz	r3, 8009bc4 <_free_r+0x30>
 8009bb6:	6063      	str	r3, [r4, #4]
 8009bb8:	6014      	str	r4, [r2, #0]
 8009bba:	b003      	add	sp, #12
 8009bbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009bc0:	f000 bc6c 	b.w	800a49c <__malloc_unlock>
 8009bc4:	42a3      	cmp	r3, r4
 8009bc6:	d908      	bls.n	8009bda <_free_r+0x46>
 8009bc8:	6825      	ldr	r5, [r4, #0]
 8009bca:	1961      	adds	r1, r4, r5
 8009bcc:	428b      	cmp	r3, r1
 8009bce:	bf01      	itttt	eq
 8009bd0:	6819      	ldreq	r1, [r3, #0]
 8009bd2:	685b      	ldreq	r3, [r3, #4]
 8009bd4:	1949      	addeq	r1, r1, r5
 8009bd6:	6021      	streq	r1, [r4, #0]
 8009bd8:	e7ed      	b.n	8009bb6 <_free_r+0x22>
 8009bda:	461a      	mov	r2, r3
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	b10b      	cbz	r3, 8009be4 <_free_r+0x50>
 8009be0:	42a3      	cmp	r3, r4
 8009be2:	d9fa      	bls.n	8009bda <_free_r+0x46>
 8009be4:	6811      	ldr	r1, [r2, #0]
 8009be6:	1855      	adds	r5, r2, r1
 8009be8:	42a5      	cmp	r5, r4
 8009bea:	d10b      	bne.n	8009c04 <_free_r+0x70>
 8009bec:	6824      	ldr	r4, [r4, #0]
 8009bee:	4421      	add	r1, r4
 8009bf0:	1854      	adds	r4, r2, r1
 8009bf2:	42a3      	cmp	r3, r4
 8009bf4:	6011      	str	r1, [r2, #0]
 8009bf6:	d1e0      	bne.n	8009bba <_free_r+0x26>
 8009bf8:	681c      	ldr	r4, [r3, #0]
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	6053      	str	r3, [r2, #4]
 8009bfe:	4421      	add	r1, r4
 8009c00:	6011      	str	r1, [r2, #0]
 8009c02:	e7da      	b.n	8009bba <_free_r+0x26>
 8009c04:	d902      	bls.n	8009c0c <_free_r+0x78>
 8009c06:	230c      	movs	r3, #12
 8009c08:	6003      	str	r3, [r0, #0]
 8009c0a:	e7d6      	b.n	8009bba <_free_r+0x26>
 8009c0c:	6825      	ldr	r5, [r4, #0]
 8009c0e:	1961      	adds	r1, r4, r5
 8009c10:	428b      	cmp	r3, r1
 8009c12:	bf04      	itt	eq
 8009c14:	6819      	ldreq	r1, [r3, #0]
 8009c16:	685b      	ldreq	r3, [r3, #4]
 8009c18:	6063      	str	r3, [r4, #4]
 8009c1a:	bf04      	itt	eq
 8009c1c:	1949      	addeq	r1, r1, r5
 8009c1e:	6021      	streq	r1, [r4, #0]
 8009c20:	6054      	str	r4, [r2, #4]
 8009c22:	e7ca      	b.n	8009bba <_free_r+0x26>
 8009c24:	b003      	add	sp, #12
 8009c26:	bd30      	pop	{r4, r5, pc}
 8009c28:	200093f0 	.word	0x200093f0

08009c2c <sbrk_aligned>:
 8009c2c:	b570      	push	{r4, r5, r6, lr}
 8009c2e:	4e0e      	ldr	r6, [pc, #56]	; (8009c68 <sbrk_aligned+0x3c>)
 8009c30:	460c      	mov	r4, r1
 8009c32:	6831      	ldr	r1, [r6, #0]
 8009c34:	4605      	mov	r5, r0
 8009c36:	b911      	cbnz	r1, 8009c3e <sbrk_aligned+0x12>
 8009c38:	f000 f91a 	bl	8009e70 <_sbrk_r>
 8009c3c:	6030      	str	r0, [r6, #0]
 8009c3e:	4621      	mov	r1, r4
 8009c40:	4628      	mov	r0, r5
 8009c42:	f000 f915 	bl	8009e70 <_sbrk_r>
 8009c46:	1c43      	adds	r3, r0, #1
 8009c48:	d00a      	beq.n	8009c60 <sbrk_aligned+0x34>
 8009c4a:	1cc4      	adds	r4, r0, #3
 8009c4c:	f024 0403 	bic.w	r4, r4, #3
 8009c50:	42a0      	cmp	r0, r4
 8009c52:	d007      	beq.n	8009c64 <sbrk_aligned+0x38>
 8009c54:	1a21      	subs	r1, r4, r0
 8009c56:	4628      	mov	r0, r5
 8009c58:	f000 f90a 	bl	8009e70 <_sbrk_r>
 8009c5c:	3001      	adds	r0, #1
 8009c5e:	d101      	bne.n	8009c64 <sbrk_aligned+0x38>
 8009c60:	f04f 34ff 	mov.w	r4, #4294967295
 8009c64:	4620      	mov	r0, r4
 8009c66:	bd70      	pop	{r4, r5, r6, pc}
 8009c68:	200093f4 	.word	0x200093f4

08009c6c <_malloc_r>:
 8009c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c70:	1ccd      	adds	r5, r1, #3
 8009c72:	f025 0503 	bic.w	r5, r5, #3
 8009c76:	3508      	adds	r5, #8
 8009c78:	2d0c      	cmp	r5, #12
 8009c7a:	bf38      	it	cc
 8009c7c:	250c      	movcc	r5, #12
 8009c7e:	2d00      	cmp	r5, #0
 8009c80:	4607      	mov	r7, r0
 8009c82:	db01      	blt.n	8009c88 <_malloc_r+0x1c>
 8009c84:	42a9      	cmp	r1, r5
 8009c86:	d905      	bls.n	8009c94 <_malloc_r+0x28>
 8009c88:	230c      	movs	r3, #12
 8009c8a:	603b      	str	r3, [r7, #0]
 8009c8c:	2600      	movs	r6, #0
 8009c8e:	4630      	mov	r0, r6
 8009c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c94:	4e2e      	ldr	r6, [pc, #184]	; (8009d50 <_malloc_r+0xe4>)
 8009c96:	f000 fbfb 	bl	800a490 <__malloc_lock>
 8009c9a:	6833      	ldr	r3, [r6, #0]
 8009c9c:	461c      	mov	r4, r3
 8009c9e:	bb34      	cbnz	r4, 8009cee <_malloc_r+0x82>
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	4638      	mov	r0, r7
 8009ca4:	f7ff ffc2 	bl	8009c2c <sbrk_aligned>
 8009ca8:	1c43      	adds	r3, r0, #1
 8009caa:	4604      	mov	r4, r0
 8009cac:	d14d      	bne.n	8009d4a <_malloc_r+0xde>
 8009cae:	6834      	ldr	r4, [r6, #0]
 8009cb0:	4626      	mov	r6, r4
 8009cb2:	2e00      	cmp	r6, #0
 8009cb4:	d140      	bne.n	8009d38 <_malloc_r+0xcc>
 8009cb6:	6823      	ldr	r3, [r4, #0]
 8009cb8:	4631      	mov	r1, r6
 8009cba:	4638      	mov	r0, r7
 8009cbc:	eb04 0803 	add.w	r8, r4, r3
 8009cc0:	f000 f8d6 	bl	8009e70 <_sbrk_r>
 8009cc4:	4580      	cmp	r8, r0
 8009cc6:	d13a      	bne.n	8009d3e <_malloc_r+0xd2>
 8009cc8:	6821      	ldr	r1, [r4, #0]
 8009cca:	3503      	adds	r5, #3
 8009ccc:	1a6d      	subs	r5, r5, r1
 8009cce:	f025 0503 	bic.w	r5, r5, #3
 8009cd2:	3508      	adds	r5, #8
 8009cd4:	2d0c      	cmp	r5, #12
 8009cd6:	bf38      	it	cc
 8009cd8:	250c      	movcc	r5, #12
 8009cda:	4629      	mov	r1, r5
 8009cdc:	4638      	mov	r0, r7
 8009cde:	f7ff ffa5 	bl	8009c2c <sbrk_aligned>
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	d02b      	beq.n	8009d3e <_malloc_r+0xd2>
 8009ce6:	6823      	ldr	r3, [r4, #0]
 8009ce8:	442b      	add	r3, r5
 8009cea:	6023      	str	r3, [r4, #0]
 8009cec:	e00e      	b.n	8009d0c <_malloc_r+0xa0>
 8009cee:	6822      	ldr	r2, [r4, #0]
 8009cf0:	1b52      	subs	r2, r2, r5
 8009cf2:	d41e      	bmi.n	8009d32 <_malloc_r+0xc6>
 8009cf4:	2a0b      	cmp	r2, #11
 8009cf6:	d916      	bls.n	8009d26 <_malloc_r+0xba>
 8009cf8:	1961      	adds	r1, r4, r5
 8009cfa:	42a3      	cmp	r3, r4
 8009cfc:	6025      	str	r5, [r4, #0]
 8009cfe:	bf18      	it	ne
 8009d00:	6059      	strne	r1, [r3, #4]
 8009d02:	6863      	ldr	r3, [r4, #4]
 8009d04:	bf08      	it	eq
 8009d06:	6031      	streq	r1, [r6, #0]
 8009d08:	5162      	str	r2, [r4, r5]
 8009d0a:	604b      	str	r3, [r1, #4]
 8009d0c:	4638      	mov	r0, r7
 8009d0e:	f104 060b 	add.w	r6, r4, #11
 8009d12:	f000 fbc3 	bl	800a49c <__malloc_unlock>
 8009d16:	f026 0607 	bic.w	r6, r6, #7
 8009d1a:	1d23      	adds	r3, r4, #4
 8009d1c:	1af2      	subs	r2, r6, r3
 8009d1e:	d0b6      	beq.n	8009c8e <_malloc_r+0x22>
 8009d20:	1b9b      	subs	r3, r3, r6
 8009d22:	50a3      	str	r3, [r4, r2]
 8009d24:	e7b3      	b.n	8009c8e <_malloc_r+0x22>
 8009d26:	6862      	ldr	r2, [r4, #4]
 8009d28:	42a3      	cmp	r3, r4
 8009d2a:	bf0c      	ite	eq
 8009d2c:	6032      	streq	r2, [r6, #0]
 8009d2e:	605a      	strne	r2, [r3, #4]
 8009d30:	e7ec      	b.n	8009d0c <_malloc_r+0xa0>
 8009d32:	4623      	mov	r3, r4
 8009d34:	6864      	ldr	r4, [r4, #4]
 8009d36:	e7b2      	b.n	8009c9e <_malloc_r+0x32>
 8009d38:	4634      	mov	r4, r6
 8009d3a:	6876      	ldr	r6, [r6, #4]
 8009d3c:	e7b9      	b.n	8009cb2 <_malloc_r+0x46>
 8009d3e:	230c      	movs	r3, #12
 8009d40:	603b      	str	r3, [r7, #0]
 8009d42:	4638      	mov	r0, r7
 8009d44:	f000 fbaa 	bl	800a49c <__malloc_unlock>
 8009d48:	e7a1      	b.n	8009c8e <_malloc_r+0x22>
 8009d4a:	6025      	str	r5, [r4, #0]
 8009d4c:	e7de      	b.n	8009d0c <_malloc_r+0xa0>
 8009d4e:	bf00      	nop
 8009d50:	200093f0 	.word	0x200093f0

08009d54 <iprintf>:
 8009d54:	b40f      	push	{r0, r1, r2, r3}
 8009d56:	4b0a      	ldr	r3, [pc, #40]	; (8009d80 <iprintf+0x2c>)
 8009d58:	b513      	push	{r0, r1, r4, lr}
 8009d5a:	681c      	ldr	r4, [r3, #0]
 8009d5c:	b124      	cbz	r4, 8009d68 <iprintf+0x14>
 8009d5e:	69a3      	ldr	r3, [r4, #24]
 8009d60:	b913      	cbnz	r3, 8009d68 <iprintf+0x14>
 8009d62:	4620      	mov	r0, r4
 8009d64:	f000 fa8e 	bl	800a284 <__sinit>
 8009d68:	ab05      	add	r3, sp, #20
 8009d6a:	9a04      	ldr	r2, [sp, #16]
 8009d6c:	68a1      	ldr	r1, [r4, #8]
 8009d6e:	9301      	str	r3, [sp, #4]
 8009d70:	4620      	mov	r0, r4
 8009d72:	f000 fd1f 	bl	800a7b4 <_vfiprintf_r>
 8009d76:	b002      	add	sp, #8
 8009d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d7c:	b004      	add	sp, #16
 8009d7e:	4770      	bx	lr
 8009d80:	20000010 	.word	0x20000010

08009d84 <_puts_r>:
 8009d84:	b570      	push	{r4, r5, r6, lr}
 8009d86:	460e      	mov	r6, r1
 8009d88:	4605      	mov	r5, r0
 8009d8a:	b118      	cbz	r0, 8009d94 <_puts_r+0x10>
 8009d8c:	6983      	ldr	r3, [r0, #24]
 8009d8e:	b90b      	cbnz	r3, 8009d94 <_puts_r+0x10>
 8009d90:	f000 fa78 	bl	800a284 <__sinit>
 8009d94:	69ab      	ldr	r3, [r5, #24]
 8009d96:	68ac      	ldr	r4, [r5, #8]
 8009d98:	b913      	cbnz	r3, 8009da0 <_puts_r+0x1c>
 8009d9a:	4628      	mov	r0, r5
 8009d9c:	f000 fa72 	bl	800a284 <__sinit>
 8009da0:	4b2c      	ldr	r3, [pc, #176]	; (8009e54 <_puts_r+0xd0>)
 8009da2:	429c      	cmp	r4, r3
 8009da4:	d120      	bne.n	8009de8 <_puts_r+0x64>
 8009da6:	686c      	ldr	r4, [r5, #4]
 8009da8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009daa:	07db      	lsls	r3, r3, #31
 8009dac:	d405      	bmi.n	8009dba <_puts_r+0x36>
 8009dae:	89a3      	ldrh	r3, [r4, #12]
 8009db0:	0598      	lsls	r0, r3, #22
 8009db2:	d402      	bmi.n	8009dba <_puts_r+0x36>
 8009db4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009db6:	f000 fb03 	bl	800a3c0 <__retarget_lock_acquire_recursive>
 8009dba:	89a3      	ldrh	r3, [r4, #12]
 8009dbc:	0719      	lsls	r1, r3, #28
 8009dbe:	d51d      	bpl.n	8009dfc <_puts_r+0x78>
 8009dc0:	6923      	ldr	r3, [r4, #16]
 8009dc2:	b1db      	cbz	r3, 8009dfc <_puts_r+0x78>
 8009dc4:	3e01      	subs	r6, #1
 8009dc6:	68a3      	ldr	r3, [r4, #8]
 8009dc8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	60a3      	str	r3, [r4, #8]
 8009dd0:	bb39      	cbnz	r1, 8009e22 <_puts_r+0x9e>
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	da38      	bge.n	8009e48 <_puts_r+0xc4>
 8009dd6:	4622      	mov	r2, r4
 8009dd8:	210a      	movs	r1, #10
 8009dda:	4628      	mov	r0, r5
 8009ddc:	f000 f878 	bl	8009ed0 <__swbuf_r>
 8009de0:	3001      	adds	r0, #1
 8009de2:	d011      	beq.n	8009e08 <_puts_r+0x84>
 8009de4:	250a      	movs	r5, #10
 8009de6:	e011      	b.n	8009e0c <_puts_r+0x88>
 8009de8:	4b1b      	ldr	r3, [pc, #108]	; (8009e58 <_puts_r+0xd4>)
 8009dea:	429c      	cmp	r4, r3
 8009dec:	d101      	bne.n	8009df2 <_puts_r+0x6e>
 8009dee:	68ac      	ldr	r4, [r5, #8]
 8009df0:	e7da      	b.n	8009da8 <_puts_r+0x24>
 8009df2:	4b1a      	ldr	r3, [pc, #104]	; (8009e5c <_puts_r+0xd8>)
 8009df4:	429c      	cmp	r4, r3
 8009df6:	bf08      	it	eq
 8009df8:	68ec      	ldreq	r4, [r5, #12]
 8009dfa:	e7d5      	b.n	8009da8 <_puts_r+0x24>
 8009dfc:	4621      	mov	r1, r4
 8009dfe:	4628      	mov	r0, r5
 8009e00:	f000 f8b8 	bl	8009f74 <__swsetup_r>
 8009e04:	2800      	cmp	r0, #0
 8009e06:	d0dd      	beq.n	8009dc4 <_puts_r+0x40>
 8009e08:	f04f 35ff 	mov.w	r5, #4294967295
 8009e0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e0e:	07da      	lsls	r2, r3, #31
 8009e10:	d405      	bmi.n	8009e1e <_puts_r+0x9a>
 8009e12:	89a3      	ldrh	r3, [r4, #12]
 8009e14:	059b      	lsls	r3, r3, #22
 8009e16:	d402      	bmi.n	8009e1e <_puts_r+0x9a>
 8009e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e1a:	f000 fad2 	bl	800a3c2 <__retarget_lock_release_recursive>
 8009e1e:	4628      	mov	r0, r5
 8009e20:	bd70      	pop	{r4, r5, r6, pc}
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	da04      	bge.n	8009e30 <_puts_r+0xac>
 8009e26:	69a2      	ldr	r2, [r4, #24]
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	dc06      	bgt.n	8009e3a <_puts_r+0xb6>
 8009e2c:	290a      	cmp	r1, #10
 8009e2e:	d004      	beq.n	8009e3a <_puts_r+0xb6>
 8009e30:	6823      	ldr	r3, [r4, #0]
 8009e32:	1c5a      	adds	r2, r3, #1
 8009e34:	6022      	str	r2, [r4, #0]
 8009e36:	7019      	strb	r1, [r3, #0]
 8009e38:	e7c5      	b.n	8009dc6 <_puts_r+0x42>
 8009e3a:	4622      	mov	r2, r4
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	f000 f847 	bl	8009ed0 <__swbuf_r>
 8009e42:	3001      	adds	r0, #1
 8009e44:	d1bf      	bne.n	8009dc6 <_puts_r+0x42>
 8009e46:	e7df      	b.n	8009e08 <_puts_r+0x84>
 8009e48:	6823      	ldr	r3, [r4, #0]
 8009e4a:	250a      	movs	r5, #10
 8009e4c:	1c5a      	adds	r2, r3, #1
 8009e4e:	6022      	str	r2, [r4, #0]
 8009e50:	701d      	strb	r5, [r3, #0]
 8009e52:	e7db      	b.n	8009e0c <_puts_r+0x88>
 8009e54:	0800b0ec 	.word	0x0800b0ec
 8009e58:	0800b10c 	.word	0x0800b10c
 8009e5c:	0800b0cc 	.word	0x0800b0cc

08009e60 <puts>:
 8009e60:	4b02      	ldr	r3, [pc, #8]	; (8009e6c <puts+0xc>)
 8009e62:	4601      	mov	r1, r0
 8009e64:	6818      	ldr	r0, [r3, #0]
 8009e66:	f7ff bf8d 	b.w	8009d84 <_puts_r>
 8009e6a:	bf00      	nop
 8009e6c:	20000010 	.word	0x20000010

08009e70 <_sbrk_r>:
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	4d06      	ldr	r5, [pc, #24]	; (8009e8c <_sbrk_r+0x1c>)
 8009e74:	2300      	movs	r3, #0
 8009e76:	4604      	mov	r4, r0
 8009e78:	4608      	mov	r0, r1
 8009e7a:	602b      	str	r3, [r5, #0]
 8009e7c:	f7f7 fbe8 	bl	8001650 <_sbrk>
 8009e80:	1c43      	adds	r3, r0, #1
 8009e82:	d102      	bne.n	8009e8a <_sbrk_r+0x1a>
 8009e84:	682b      	ldr	r3, [r5, #0]
 8009e86:	b103      	cbz	r3, 8009e8a <_sbrk_r+0x1a>
 8009e88:	6023      	str	r3, [r4, #0]
 8009e8a:	bd38      	pop	{r3, r4, r5, pc}
 8009e8c:	200093fc 	.word	0x200093fc

08009e90 <siprintf>:
 8009e90:	b40e      	push	{r1, r2, r3}
 8009e92:	b500      	push	{lr}
 8009e94:	b09c      	sub	sp, #112	; 0x70
 8009e96:	ab1d      	add	r3, sp, #116	; 0x74
 8009e98:	9002      	str	r0, [sp, #8]
 8009e9a:	9006      	str	r0, [sp, #24]
 8009e9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009ea0:	4809      	ldr	r0, [pc, #36]	; (8009ec8 <siprintf+0x38>)
 8009ea2:	9107      	str	r1, [sp, #28]
 8009ea4:	9104      	str	r1, [sp, #16]
 8009ea6:	4909      	ldr	r1, [pc, #36]	; (8009ecc <siprintf+0x3c>)
 8009ea8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eac:	9105      	str	r1, [sp, #20]
 8009eae:	6800      	ldr	r0, [r0, #0]
 8009eb0:	9301      	str	r3, [sp, #4]
 8009eb2:	a902      	add	r1, sp, #8
 8009eb4:	f000 fb54 	bl	800a560 <_svfiprintf_r>
 8009eb8:	9b02      	ldr	r3, [sp, #8]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	701a      	strb	r2, [r3, #0]
 8009ebe:	b01c      	add	sp, #112	; 0x70
 8009ec0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ec4:	b003      	add	sp, #12
 8009ec6:	4770      	bx	lr
 8009ec8:	20000010 	.word	0x20000010
 8009ecc:	ffff0208 	.word	0xffff0208

08009ed0 <__swbuf_r>:
 8009ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ed2:	460e      	mov	r6, r1
 8009ed4:	4614      	mov	r4, r2
 8009ed6:	4605      	mov	r5, r0
 8009ed8:	b118      	cbz	r0, 8009ee2 <__swbuf_r+0x12>
 8009eda:	6983      	ldr	r3, [r0, #24]
 8009edc:	b90b      	cbnz	r3, 8009ee2 <__swbuf_r+0x12>
 8009ede:	f000 f9d1 	bl	800a284 <__sinit>
 8009ee2:	4b21      	ldr	r3, [pc, #132]	; (8009f68 <__swbuf_r+0x98>)
 8009ee4:	429c      	cmp	r4, r3
 8009ee6:	d12b      	bne.n	8009f40 <__swbuf_r+0x70>
 8009ee8:	686c      	ldr	r4, [r5, #4]
 8009eea:	69a3      	ldr	r3, [r4, #24]
 8009eec:	60a3      	str	r3, [r4, #8]
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	071a      	lsls	r2, r3, #28
 8009ef2:	d52f      	bpl.n	8009f54 <__swbuf_r+0x84>
 8009ef4:	6923      	ldr	r3, [r4, #16]
 8009ef6:	b36b      	cbz	r3, 8009f54 <__swbuf_r+0x84>
 8009ef8:	6923      	ldr	r3, [r4, #16]
 8009efa:	6820      	ldr	r0, [r4, #0]
 8009efc:	1ac0      	subs	r0, r0, r3
 8009efe:	6963      	ldr	r3, [r4, #20]
 8009f00:	b2f6      	uxtb	r6, r6
 8009f02:	4283      	cmp	r3, r0
 8009f04:	4637      	mov	r7, r6
 8009f06:	dc04      	bgt.n	8009f12 <__swbuf_r+0x42>
 8009f08:	4621      	mov	r1, r4
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f000 f926 	bl	800a15c <_fflush_r>
 8009f10:	bb30      	cbnz	r0, 8009f60 <__swbuf_r+0x90>
 8009f12:	68a3      	ldr	r3, [r4, #8]
 8009f14:	3b01      	subs	r3, #1
 8009f16:	60a3      	str	r3, [r4, #8]
 8009f18:	6823      	ldr	r3, [r4, #0]
 8009f1a:	1c5a      	adds	r2, r3, #1
 8009f1c:	6022      	str	r2, [r4, #0]
 8009f1e:	701e      	strb	r6, [r3, #0]
 8009f20:	6963      	ldr	r3, [r4, #20]
 8009f22:	3001      	adds	r0, #1
 8009f24:	4283      	cmp	r3, r0
 8009f26:	d004      	beq.n	8009f32 <__swbuf_r+0x62>
 8009f28:	89a3      	ldrh	r3, [r4, #12]
 8009f2a:	07db      	lsls	r3, r3, #31
 8009f2c:	d506      	bpl.n	8009f3c <__swbuf_r+0x6c>
 8009f2e:	2e0a      	cmp	r6, #10
 8009f30:	d104      	bne.n	8009f3c <__swbuf_r+0x6c>
 8009f32:	4621      	mov	r1, r4
 8009f34:	4628      	mov	r0, r5
 8009f36:	f000 f911 	bl	800a15c <_fflush_r>
 8009f3a:	b988      	cbnz	r0, 8009f60 <__swbuf_r+0x90>
 8009f3c:	4638      	mov	r0, r7
 8009f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f40:	4b0a      	ldr	r3, [pc, #40]	; (8009f6c <__swbuf_r+0x9c>)
 8009f42:	429c      	cmp	r4, r3
 8009f44:	d101      	bne.n	8009f4a <__swbuf_r+0x7a>
 8009f46:	68ac      	ldr	r4, [r5, #8]
 8009f48:	e7cf      	b.n	8009eea <__swbuf_r+0x1a>
 8009f4a:	4b09      	ldr	r3, [pc, #36]	; (8009f70 <__swbuf_r+0xa0>)
 8009f4c:	429c      	cmp	r4, r3
 8009f4e:	bf08      	it	eq
 8009f50:	68ec      	ldreq	r4, [r5, #12]
 8009f52:	e7ca      	b.n	8009eea <__swbuf_r+0x1a>
 8009f54:	4621      	mov	r1, r4
 8009f56:	4628      	mov	r0, r5
 8009f58:	f000 f80c 	bl	8009f74 <__swsetup_r>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d0cb      	beq.n	8009ef8 <__swbuf_r+0x28>
 8009f60:	f04f 37ff 	mov.w	r7, #4294967295
 8009f64:	e7ea      	b.n	8009f3c <__swbuf_r+0x6c>
 8009f66:	bf00      	nop
 8009f68:	0800b0ec 	.word	0x0800b0ec
 8009f6c:	0800b10c 	.word	0x0800b10c
 8009f70:	0800b0cc 	.word	0x0800b0cc

08009f74 <__swsetup_r>:
 8009f74:	4b32      	ldr	r3, [pc, #200]	; (800a040 <__swsetup_r+0xcc>)
 8009f76:	b570      	push	{r4, r5, r6, lr}
 8009f78:	681d      	ldr	r5, [r3, #0]
 8009f7a:	4606      	mov	r6, r0
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	b125      	cbz	r5, 8009f8a <__swsetup_r+0x16>
 8009f80:	69ab      	ldr	r3, [r5, #24]
 8009f82:	b913      	cbnz	r3, 8009f8a <__swsetup_r+0x16>
 8009f84:	4628      	mov	r0, r5
 8009f86:	f000 f97d 	bl	800a284 <__sinit>
 8009f8a:	4b2e      	ldr	r3, [pc, #184]	; (800a044 <__swsetup_r+0xd0>)
 8009f8c:	429c      	cmp	r4, r3
 8009f8e:	d10f      	bne.n	8009fb0 <__swsetup_r+0x3c>
 8009f90:	686c      	ldr	r4, [r5, #4]
 8009f92:	89a3      	ldrh	r3, [r4, #12]
 8009f94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f98:	0719      	lsls	r1, r3, #28
 8009f9a:	d42c      	bmi.n	8009ff6 <__swsetup_r+0x82>
 8009f9c:	06dd      	lsls	r5, r3, #27
 8009f9e:	d411      	bmi.n	8009fc4 <__swsetup_r+0x50>
 8009fa0:	2309      	movs	r3, #9
 8009fa2:	6033      	str	r3, [r6, #0]
 8009fa4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fa8:	81a3      	strh	r3, [r4, #12]
 8009faa:	f04f 30ff 	mov.w	r0, #4294967295
 8009fae:	e03e      	b.n	800a02e <__swsetup_r+0xba>
 8009fb0:	4b25      	ldr	r3, [pc, #148]	; (800a048 <__swsetup_r+0xd4>)
 8009fb2:	429c      	cmp	r4, r3
 8009fb4:	d101      	bne.n	8009fba <__swsetup_r+0x46>
 8009fb6:	68ac      	ldr	r4, [r5, #8]
 8009fb8:	e7eb      	b.n	8009f92 <__swsetup_r+0x1e>
 8009fba:	4b24      	ldr	r3, [pc, #144]	; (800a04c <__swsetup_r+0xd8>)
 8009fbc:	429c      	cmp	r4, r3
 8009fbe:	bf08      	it	eq
 8009fc0:	68ec      	ldreq	r4, [r5, #12]
 8009fc2:	e7e6      	b.n	8009f92 <__swsetup_r+0x1e>
 8009fc4:	0758      	lsls	r0, r3, #29
 8009fc6:	d512      	bpl.n	8009fee <__swsetup_r+0x7a>
 8009fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fca:	b141      	cbz	r1, 8009fde <__swsetup_r+0x6a>
 8009fcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fd0:	4299      	cmp	r1, r3
 8009fd2:	d002      	beq.n	8009fda <__swsetup_r+0x66>
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f7ff fddd 	bl	8009b94 <_free_r>
 8009fda:	2300      	movs	r3, #0
 8009fdc:	6363      	str	r3, [r4, #52]	; 0x34
 8009fde:	89a3      	ldrh	r3, [r4, #12]
 8009fe0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009fe4:	81a3      	strh	r3, [r4, #12]
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	6063      	str	r3, [r4, #4]
 8009fea:	6923      	ldr	r3, [r4, #16]
 8009fec:	6023      	str	r3, [r4, #0]
 8009fee:	89a3      	ldrh	r3, [r4, #12]
 8009ff0:	f043 0308 	orr.w	r3, r3, #8
 8009ff4:	81a3      	strh	r3, [r4, #12]
 8009ff6:	6923      	ldr	r3, [r4, #16]
 8009ff8:	b94b      	cbnz	r3, 800a00e <__swsetup_r+0x9a>
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a004:	d003      	beq.n	800a00e <__swsetup_r+0x9a>
 800a006:	4621      	mov	r1, r4
 800a008:	4630      	mov	r0, r6
 800a00a:	f000 fa01 	bl	800a410 <__smakebuf_r>
 800a00e:	89a0      	ldrh	r0, [r4, #12]
 800a010:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a014:	f010 0301 	ands.w	r3, r0, #1
 800a018:	d00a      	beq.n	800a030 <__swsetup_r+0xbc>
 800a01a:	2300      	movs	r3, #0
 800a01c:	60a3      	str	r3, [r4, #8]
 800a01e:	6963      	ldr	r3, [r4, #20]
 800a020:	425b      	negs	r3, r3
 800a022:	61a3      	str	r3, [r4, #24]
 800a024:	6923      	ldr	r3, [r4, #16]
 800a026:	b943      	cbnz	r3, 800a03a <__swsetup_r+0xc6>
 800a028:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a02c:	d1ba      	bne.n	8009fa4 <__swsetup_r+0x30>
 800a02e:	bd70      	pop	{r4, r5, r6, pc}
 800a030:	0781      	lsls	r1, r0, #30
 800a032:	bf58      	it	pl
 800a034:	6963      	ldrpl	r3, [r4, #20]
 800a036:	60a3      	str	r3, [r4, #8]
 800a038:	e7f4      	b.n	800a024 <__swsetup_r+0xb0>
 800a03a:	2000      	movs	r0, #0
 800a03c:	e7f7      	b.n	800a02e <__swsetup_r+0xba>
 800a03e:	bf00      	nop
 800a040:	20000010 	.word	0x20000010
 800a044:	0800b0ec 	.word	0x0800b0ec
 800a048:	0800b10c 	.word	0x0800b10c
 800a04c:	0800b0cc 	.word	0x0800b0cc

0800a050 <__sflush_r>:
 800a050:	898a      	ldrh	r2, [r1, #12]
 800a052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a056:	4605      	mov	r5, r0
 800a058:	0710      	lsls	r0, r2, #28
 800a05a:	460c      	mov	r4, r1
 800a05c:	d458      	bmi.n	800a110 <__sflush_r+0xc0>
 800a05e:	684b      	ldr	r3, [r1, #4]
 800a060:	2b00      	cmp	r3, #0
 800a062:	dc05      	bgt.n	800a070 <__sflush_r+0x20>
 800a064:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a066:	2b00      	cmp	r3, #0
 800a068:	dc02      	bgt.n	800a070 <__sflush_r+0x20>
 800a06a:	2000      	movs	r0, #0
 800a06c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a070:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a072:	2e00      	cmp	r6, #0
 800a074:	d0f9      	beq.n	800a06a <__sflush_r+0x1a>
 800a076:	2300      	movs	r3, #0
 800a078:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a07c:	682f      	ldr	r7, [r5, #0]
 800a07e:	602b      	str	r3, [r5, #0]
 800a080:	d032      	beq.n	800a0e8 <__sflush_r+0x98>
 800a082:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a084:	89a3      	ldrh	r3, [r4, #12]
 800a086:	075a      	lsls	r2, r3, #29
 800a088:	d505      	bpl.n	800a096 <__sflush_r+0x46>
 800a08a:	6863      	ldr	r3, [r4, #4]
 800a08c:	1ac0      	subs	r0, r0, r3
 800a08e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a090:	b10b      	cbz	r3, 800a096 <__sflush_r+0x46>
 800a092:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a094:	1ac0      	subs	r0, r0, r3
 800a096:	2300      	movs	r3, #0
 800a098:	4602      	mov	r2, r0
 800a09a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a09c:	6a21      	ldr	r1, [r4, #32]
 800a09e:	4628      	mov	r0, r5
 800a0a0:	47b0      	blx	r6
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	89a3      	ldrh	r3, [r4, #12]
 800a0a6:	d106      	bne.n	800a0b6 <__sflush_r+0x66>
 800a0a8:	6829      	ldr	r1, [r5, #0]
 800a0aa:	291d      	cmp	r1, #29
 800a0ac:	d82c      	bhi.n	800a108 <__sflush_r+0xb8>
 800a0ae:	4a2a      	ldr	r2, [pc, #168]	; (800a158 <__sflush_r+0x108>)
 800a0b0:	40ca      	lsrs	r2, r1
 800a0b2:	07d6      	lsls	r6, r2, #31
 800a0b4:	d528      	bpl.n	800a108 <__sflush_r+0xb8>
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	6062      	str	r2, [r4, #4]
 800a0ba:	04d9      	lsls	r1, r3, #19
 800a0bc:	6922      	ldr	r2, [r4, #16]
 800a0be:	6022      	str	r2, [r4, #0]
 800a0c0:	d504      	bpl.n	800a0cc <__sflush_r+0x7c>
 800a0c2:	1c42      	adds	r2, r0, #1
 800a0c4:	d101      	bne.n	800a0ca <__sflush_r+0x7a>
 800a0c6:	682b      	ldr	r3, [r5, #0]
 800a0c8:	b903      	cbnz	r3, 800a0cc <__sflush_r+0x7c>
 800a0ca:	6560      	str	r0, [r4, #84]	; 0x54
 800a0cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0ce:	602f      	str	r7, [r5, #0]
 800a0d0:	2900      	cmp	r1, #0
 800a0d2:	d0ca      	beq.n	800a06a <__sflush_r+0x1a>
 800a0d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0d8:	4299      	cmp	r1, r3
 800a0da:	d002      	beq.n	800a0e2 <__sflush_r+0x92>
 800a0dc:	4628      	mov	r0, r5
 800a0de:	f7ff fd59 	bl	8009b94 <_free_r>
 800a0e2:	2000      	movs	r0, #0
 800a0e4:	6360      	str	r0, [r4, #52]	; 0x34
 800a0e6:	e7c1      	b.n	800a06c <__sflush_r+0x1c>
 800a0e8:	6a21      	ldr	r1, [r4, #32]
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	47b0      	blx	r6
 800a0f0:	1c41      	adds	r1, r0, #1
 800a0f2:	d1c7      	bne.n	800a084 <__sflush_r+0x34>
 800a0f4:	682b      	ldr	r3, [r5, #0]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d0c4      	beq.n	800a084 <__sflush_r+0x34>
 800a0fa:	2b1d      	cmp	r3, #29
 800a0fc:	d001      	beq.n	800a102 <__sflush_r+0xb2>
 800a0fe:	2b16      	cmp	r3, #22
 800a100:	d101      	bne.n	800a106 <__sflush_r+0xb6>
 800a102:	602f      	str	r7, [r5, #0]
 800a104:	e7b1      	b.n	800a06a <__sflush_r+0x1a>
 800a106:	89a3      	ldrh	r3, [r4, #12]
 800a108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a10c:	81a3      	strh	r3, [r4, #12]
 800a10e:	e7ad      	b.n	800a06c <__sflush_r+0x1c>
 800a110:	690f      	ldr	r7, [r1, #16]
 800a112:	2f00      	cmp	r7, #0
 800a114:	d0a9      	beq.n	800a06a <__sflush_r+0x1a>
 800a116:	0793      	lsls	r3, r2, #30
 800a118:	680e      	ldr	r6, [r1, #0]
 800a11a:	bf08      	it	eq
 800a11c:	694b      	ldreq	r3, [r1, #20]
 800a11e:	600f      	str	r7, [r1, #0]
 800a120:	bf18      	it	ne
 800a122:	2300      	movne	r3, #0
 800a124:	eba6 0807 	sub.w	r8, r6, r7
 800a128:	608b      	str	r3, [r1, #8]
 800a12a:	f1b8 0f00 	cmp.w	r8, #0
 800a12e:	dd9c      	ble.n	800a06a <__sflush_r+0x1a>
 800a130:	6a21      	ldr	r1, [r4, #32]
 800a132:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a134:	4643      	mov	r3, r8
 800a136:	463a      	mov	r2, r7
 800a138:	4628      	mov	r0, r5
 800a13a:	47b0      	blx	r6
 800a13c:	2800      	cmp	r0, #0
 800a13e:	dc06      	bgt.n	800a14e <__sflush_r+0xfe>
 800a140:	89a3      	ldrh	r3, [r4, #12]
 800a142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a146:	81a3      	strh	r3, [r4, #12]
 800a148:	f04f 30ff 	mov.w	r0, #4294967295
 800a14c:	e78e      	b.n	800a06c <__sflush_r+0x1c>
 800a14e:	4407      	add	r7, r0
 800a150:	eba8 0800 	sub.w	r8, r8, r0
 800a154:	e7e9      	b.n	800a12a <__sflush_r+0xda>
 800a156:	bf00      	nop
 800a158:	20400001 	.word	0x20400001

0800a15c <_fflush_r>:
 800a15c:	b538      	push	{r3, r4, r5, lr}
 800a15e:	690b      	ldr	r3, [r1, #16]
 800a160:	4605      	mov	r5, r0
 800a162:	460c      	mov	r4, r1
 800a164:	b913      	cbnz	r3, 800a16c <_fflush_r+0x10>
 800a166:	2500      	movs	r5, #0
 800a168:	4628      	mov	r0, r5
 800a16a:	bd38      	pop	{r3, r4, r5, pc}
 800a16c:	b118      	cbz	r0, 800a176 <_fflush_r+0x1a>
 800a16e:	6983      	ldr	r3, [r0, #24]
 800a170:	b90b      	cbnz	r3, 800a176 <_fflush_r+0x1a>
 800a172:	f000 f887 	bl	800a284 <__sinit>
 800a176:	4b14      	ldr	r3, [pc, #80]	; (800a1c8 <_fflush_r+0x6c>)
 800a178:	429c      	cmp	r4, r3
 800a17a:	d11b      	bne.n	800a1b4 <_fflush_r+0x58>
 800a17c:	686c      	ldr	r4, [r5, #4]
 800a17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d0ef      	beq.n	800a166 <_fflush_r+0xa>
 800a186:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a188:	07d0      	lsls	r0, r2, #31
 800a18a:	d404      	bmi.n	800a196 <_fflush_r+0x3a>
 800a18c:	0599      	lsls	r1, r3, #22
 800a18e:	d402      	bmi.n	800a196 <_fflush_r+0x3a>
 800a190:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a192:	f000 f915 	bl	800a3c0 <__retarget_lock_acquire_recursive>
 800a196:	4628      	mov	r0, r5
 800a198:	4621      	mov	r1, r4
 800a19a:	f7ff ff59 	bl	800a050 <__sflush_r>
 800a19e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1a0:	07da      	lsls	r2, r3, #31
 800a1a2:	4605      	mov	r5, r0
 800a1a4:	d4e0      	bmi.n	800a168 <_fflush_r+0xc>
 800a1a6:	89a3      	ldrh	r3, [r4, #12]
 800a1a8:	059b      	lsls	r3, r3, #22
 800a1aa:	d4dd      	bmi.n	800a168 <_fflush_r+0xc>
 800a1ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1ae:	f000 f908 	bl	800a3c2 <__retarget_lock_release_recursive>
 800a1b2:	e7d9      	b.n	800a168 <_fflush_r+0xc>
 800a1b4:	4b05      	ldr	r3, [pc, #20]	; (800a1cc <_fflush_r+0x70>)
 800a1b6:	429c      	cmp	r4, r3
 800a1b8:	d101      	bne.n	800a1be <_fflush_r+0x62>
 800a1ba:	68ac      	ldr	r4, [r5, #8]
 800a1bc:	e7df      	b.n	800a17e <_fflush_r+0x22>
 800a1be:	4b04      	ldr	r3, [pc, #16]	; (800a1d0 <_fflush_r+0x74>)
 800a1c0:	429c      	cmp	r4, r3
 800a1c2:	bf08      	it	eq
 800a1c4:	68ec      	ldreq	r4, [r5, #12]
 800a1c6:	e7da      	b.n	800a17e <_fflush_r+0x22>
 800a1c8:	0800b0ec 	.word	0x0800b0ec
 800a1cc:	0800b10c 	.word	0x0800b10c
 800a1d0:	0800b0cc 	.word	0x0800b0cc

0800a1d4 <std>:
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	b510      	push	{r4, lr}
 800a1d8:	4604      	mov	r4, r0
 800a1da:	e9c0 3300 	strd	r3, r3, [r0]
 800a1de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1e2:	6083      	str	r3, [r0, #8]
 800a1e4:	8181      	strh	r1, [r0, #12]
 800a1e6:	6643      	str	r3, [r0, #100]	; 0x64
 800a1e8:	81c2      	strh	r2, [r0, #14]
 800a1ea:	6183      	str	r3, [r0, #24]
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	2208      	movs	r2, #8
 800a1f0:	305c      	adds	r0, #92	; 0x5c
 800a1f2:	f7ff fcc7 	bl	8009b84 <memset>
 800a1f6:	4b05      	ldr	r3, [pc, #20]	; (800a20c <std+0x38>)
 800a1f8:	6263      	str	r3, [r4, #36]	; 0x24
 800a1fa:	4b05      	ldr	r3, [pc, #20]	; (800a210 <std+0x3c>)
 800a1fc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a1fe:	4b05      	ldr	r3, [pc, #20]	; (800a214 <std+0x40>)
 800a200:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a202:	4b05      	ldr	r3, [pc, #20]	; (800a218 <std+0x44>)
 800a204:	6224      	str	r4, [r4, #32]
 800a206:	6323      	str	r3, [r4, #48]	; 0x30
 800a208:	bd10      	pop	{r4, pc}
 800a20a:	bf00      	nop
 800a20c:	0800ad3d 	.word	0x0800ad3d
 800a210:	0800ad5f 	.word	0x0800ad5f
 800a214:	0800ad97 	.word	0x0800ad97
 800a218:	0800adbb 	.word	0x0800adbb

0800a21c <_cleanup_r>:
 800a21c:	4901      	ldr	r1, [pc, #4]	; (800a224 <_cleanup_r+0x8>)
 800a21e:	f000 b8af 	b.w	800a380 <_fwalk_reent>
 800a222:	bf00      	nop
 800a224:	0800a15d 	.word	0x0800a15d

0800a228 <__sfmoreglue>:
 800a228:	b570      	push	{r4, r5, r6, lr}
 800a22a:	2268      	movs	r2, #104	; 0x68
 800a22c:	1e4d      	subs	r5, r1, #1
 800a22e:	4355      	muls	r5, r2
 800a230:	460e      	mov	r6, r1
 800a232:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a236:	f7ff fd19 	bl	8009c6c <_malloc_r>
 800a23a:	4604      	mov	r4, r0
 800a23c:	b140      	cbz	r0, 800a250 <__sfmoreglue+0x28>
 800a23e:	2100      	movs	r1, #0
 800a240:	e9c0 1600 	strd	r1, r6, [r0]
 800a244:	300c      	adds	r0, #12
 800a246:	60a0      	str	r0, [r4, #8]
 800a248:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a24c:	f7ff fc9a 	bl	8009b84 <memset>
 800a250:	4620      	mov	r0, r4
 800a252:	bd70      	pop	{r4, r5, r6, pc}

0800a254 <__sfp_lock_acquire>:
 800a254:	4801      	ldr	r0, [pc, #4]	; (800a25c <__sfp_lock_acquire+0x8>)
 800a256:	f000 b8b3 	b.w	800a3c0 <__retarget_lock_acquire_recursive>
 800a25a:	bf00      	nop
 800a25c:	200093f9 	.word	0x200093f9

0800a260 <__sfp_lock_release>:
 800a260:	4801      	ldr	r0, [pc, #4]	; (800a268 <__sfp_lock_release+0x8>)
 800a262:	f000 b8ae 	b.w	800a3c2 <__retarget_lock_release_recursive>
 800a266:	bf00      	nop
 800a268:	200093f9 	.word	0x200093f9

0800a26c <__sinit_lock_acquire>:
 800a26c:	4801      	ldr	r0, [pc, #4]	; (800a274 <__sinit_lock_acquire+0x8>)
 800a26e:	f000 b8a7 	b.w	800a3c0 <__retarget_lock_acquire_recursive>
 800a272:	bf00      	nop
 800a274:	200093fa 	.word	0x200093fa

0800a278 <__sinit_lock_release>:
 800a278:	4801      	ldr	r0, [pc, #4]	; (800a280 <__sinit_lock_release+0x8>)
 800a27a:	f000 b8a2 	b.w	800a3c2 <__retarget_lock_release_recursive>
 800a27e:	bf00      	nop
 800a280:	200093fa 	.word	0x200093fa

0800a284 <__sinit>:
 800a284:	b510      	push	{r4, lr}
 800a286:	4604      	mov	r4, r0
 800a288:	f7ff fff0 	bl	800a26c <__sinit_lock_acquire>
 800a28c:	69a3      	ldr	r3, [r4, #24]
 800a28e:	b11b      	cbz	r3, 800a298 <__sinit+0x14>
 800a290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a294:	f7ff bff0 	b.w	800a278 <__sinit_lock_release>
 800a298:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a29c:	6523      	str	r3, [r4, #80]	; 0x50
 800a29e:	4b13      	ldr	r3, [pc, #76]	; (800a2ec <__sinit+0x68>)
 800a2a0:	4a13      	ldr	r2, [pc, #76]	; (800a2f0 <__sinit+0x6c>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a2a6:	42a3      	cmp	r3, r4
 800a2a8:	bf04      	itt	eq
 800a2aa:	2301      	moveq	r3, #1
 800a2ac:	61a3      	streq	r3, [r4, #24]
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	f000 f820 	bl	800a2f4 <__sfp>
 800a2b4:	6060      	str	r0, [r4, #4]
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	f000 f81c 	bl	800a2f4 <__sfp>
 800a2bc:	60a0      	str	r0, [r4, #8]
 800a2be:	4620      	mov	r0, r4
 800a2c0:	f000 f818 	bl	800a2f4 <__sfp>
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	60e0      	str	r0, [r4, #12]
 800a2c8:	2104      	movs	r1, #4
 800a2ca:	6860      	ldr	r0, [r4, #4]
 800a2cc:	f7ff ff82 	bl	800a1d4 <std>
 800a2d0:	68a0      	ldr	r0, [r4, #8]
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	2109      	movs	r1, #9
 800a2d6:	f7ff ff7d 	bl	800a1d4 <std>
 800a2da:	68e0      	ldr	r0, [r4, #12]
 800a2dc:	2202      	movs	r2, #2
 800a2de:	2112      	movs	r1, #18
 800a2e0:	f7ff ff78 	bl	800a1d4 <std>
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	61a3      	str	r3, [r4, #24]
 800a2e8:	e7d2      	b.n	800a290 <__sinit+0xc>
 800a2ea:	bf00      	nop
 800a2ec:	0800b0c8 	.word	0x0800b0c8
 800a2f0:	0800a21d 	.word	0x0800a21d

0800a2f4 <__sfp>:
 800a2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2f6:	4607      	mov	r7, r0
 800a2f8:	f7ff ffac 	bl	800a254 <__sfp_lock_acquire>
 800a2fc:	4b1e      	ldr	r3, [pc, #120]	; (800a378 <__sfp+0x84>)
 800a2fe:	681e      	ldr	r6, [r3, #0]
 800a300:	69b3      	ldr	r3, [r6, #24]
 800a302:	b913      	cbnz	r3, 800a30a <__sfp+0x16>
 800a304:	4630      	mov	r0, r6
 800a306:	f7ff ffbd 	bl	800a284 <__sinit>
 800a30a:	3648      	adds	r6, #72	; 0x48
 800a30c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a310:	3b01      	subs	r3, #1
 800a312:	d503      	bpl.n	800a31c <__sfp+0x28>
 800a314:	6833      	ldr	r3, [r6, #0]
 800a316:	b30b      	cbz	r3, 800a35c <__sfp+0x68>
 800a318:	6836      	ldr	r6, [r6, #0]
 800a31a:	e7f7      	b.n	800a30c <__sfp+0x18>
 800a31c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a320:	b9d5      	cbnz	r5, 800a358 <__sfp+0x64>
 800a322:	4b16      	ldr	r3, [pc, #88]	; (800a37c <__sfp+0x88>)
 800a324:	60e3      	str	r3, [r4, #12]
 800a326:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a32a:	6665      	str	r5, [r4, #100]	; 0x64
 800a32c:	f000 f847 	bl	800a3be <__retarget_lock_init_recursive>
 800a330:	f7ff ff96 	bl	800a260 <__sfp_lock_release>
 800a334:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a338:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a33c:	6025      	str	r5, [r4, #0]
 800a33e:	61a5      	str	r5, [r4, #24]
 800a340:	2208      	movs	r2, #8
 800a342:	4629      	mov	r1, r5
 800a344:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a348:	f7ff fc1c 	bl	8009b84 <memset>
 800a34c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a350:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a354:	4620      	mov	r0, r4
 800a356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a358:	3468      	adds	r4, #104	; 0x68
 800a35a:	e7d9      	b.n	800a310 <__sfp+0x1c>
 800a35c:	2104      	movs	r1, #4
 800a35e:	4638      	mov	r0, r7
 800a360:	f7ff ff62 	bl	800a228 <__sfmoreglue>
 800a364:	4604      	mov	r4, r0
 800a366:	6030      	str	r0, [r6, #0]
 800a368:	2800      	cmp	r0, #0
 800a36a:	d1d5      	bne.n	800a318 <__sfp+0x24>
 800a36c:	f7ff ff78 	bl	800a260 <__sfp_lock_release>
 800a370:	230c      	movs	r3, #12
 800a372:	603b      	str	r3, [r7, #0]
 800a374:	e7ee      	b.n	800a354 <__sfp+0x60>
 800a376:	bf00      	nop
 800a378:	0800b0c8 	.word	0x0800b0c8
 800a37c:	ffff0001 	.word	0xffff0001

0800a380 <_fwalk_reent>:
 800a380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a384:	4606      	mov	r6, r0
 800a386:	4688      	mov	r8, r1
 800a388:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a38c:	2700      	movs	r7, #0
 800a38e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a392:	f1b9 0901 	subs.w	r9, r9, #1
 800a396:	d505      	bpl.n	800a3a4 <_fwalk_reent+0x24>
 800a398:	6824      	ldr	r4, [r4, #0]
 800a39a:	2c00      	cmp	r4, #0
 800a39c:	d1f7      	bne.n	800a38e <_fwalk_reent+0xe>
 800a39e:	4638      	mov	r0, r7
 800a3a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3a4:	89ab      	ldrh	r3, [r5, #12]
 800a3a6:	2b01      	cmp	r3, #1
 800a3a8:	d907      	bls.n	800a3ba <_fwalk_reent+0x3a>
 800a3aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	d003      	beq.n	800a3ba <_fwalk_reent+0x3a>
 800a3b2:	4629      	mov	r1, r5
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	47c0      	blx	r8
 800a3b8:	4307      	orrs	r7, r0
 800a3ba:	3568      	adds	r5, #104	; 0x68
 800a3bc:	e7e9      	b.n	800a392 <_fwalk_reent+0x12>

0800a3be <__retarget_lock_init_recursive>:
 800a3be:	4770      	bx	lr

0800a3c0 <__retarget_lock_acquire_recursive>:
 800a3c0:	4770      	bx	lr

0800a3c2 <__retarget_lock_release_recursive>:
 800a3c2:	4770      	bx	lr

0800a3c4 <__swhatbuf_r>:
 800a3c4:	b570      	push	{r4, r5, r6, lr}
 800a3c6:	460e      	mov	r6, r1
 800a3c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3cc:	2900      	cmp	r1, #0
 800a3ce:	b096      	sub	sp, #88	; 0x58
 800a3d0:	4614      	mov	r4, r2
 800a3d2:	461d      	mov	r5, r3
 800a3d4:	da08      	bge.n	800a3e8 <__swhatbuf_r+0x24>
 800a3d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	602a      	str	r2, [r5, #0]
 800a3de:	061a      	lsls	r2, r3, #24
 800a3e0:	d410      	bmi.n	800a404 <__swhatbuf_r+0x40>
 800a3e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3e6:	e00e      	b.n	800a406 <__swhatbuf_r+0x42>
 800a3e8:	466a      	mov	r2, sp
 800a3ea:	f000 fd0d 	bl	800ae08 <_fstat_r>
 800a3ee:	2800      	cmp	r0, #0
 800a3f0:	dbf1      	blt.n	800a3d6 <__swhatbuf_r+0x12>
 800a3f2:	9a01      	ldr	r2, [sp, #4]
 800a3f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a3f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a3fc:	425a      	negs	r2, r3
 800a3fe:	415a      	adcs	r2, r3
 800a400:	602a      	str	r2, [r5, #0]
 800a402:	e7ee      	b.n	800a3e2 <__swhatbuf_r+0x1e>
 800a404:	2340      	movs	r3, #64	; 0x40
 800a406:	2000      	movs	r0, #0
 800a408:	6023      	str	r3, [r4, #0]
 800a40a:	b016      	add	sp, #88	; 0x58
 800a40c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a410 <__smakebuf_r>:
 800a410:	898b      	ldrh	r3, [r1, #12]
 800a412:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a414:	079d      	lsls	r5, r3, #30
 800a416:	4606      	mov	r6, r0
 800a418:	460c      	mov	r4, r1
 800a41a:	d507      	bpl.n	800a42c <__smakebuf_r+0x1c>
 800a41c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a420:	6023      	str	r3, [r4, #0]
 800a422:	6123      	str	r3, [r4, #16]
 800a424:	2301      	movs	r3, #1
 800a426:	6163      	str	r3, [r4, #20]
 800a428:	b002      	add	sp, #8
 800a42a:	bd70      	pop	{r4, r5, r6, pc}
 800a42c:	ab01      	add	r3, sp, #4
 800a42e:	466a      	mov	r2, sp
 800a430:	f7ff ffc8 	bl	800a3c4 <__swhatbuf_r>
 800a434:	9900      	ldr	r1, [sp, #0]
 800a436:	4605      	mov	r5, r0
 800a438:	4630      	mov	r0, r6
 800a43a:	f7ff fc17 	bl	8009c6c <_malloc_r>
 800a43e:	b948      	cbnz	r0, 800a454 <__smakebuf_r+0x44>
 800a440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a444:	059a      	lsls	r2, r3, #22
 800a446:	d4ef      	bmi.n	800a428 <__smakebuf_r+0x18>
 800a448:	f023 0303 	bic.w	r3, r3, #3
 800a44c:	f043 0302 	orr.w	r3, r3, #2
 800a450:	81a3      	strh	r3, [r4, #12]
 800a452:	e7e3      	b.n	800a41c <__smakebuf_r+0xc>
 800a454:	4b0d      	ldr	r3, [pc, #52]	; (800a48c <__smakebuf_r+0x7c>)
 800a456:	62b3      	str	r3, [r6, #40]	; 0x28
 800a458:	89a3      	ldrh	r3, [r4, #12]
 800a45a:	6020      	str	r0, [r4, #0]
 800a45c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a460:	81a3      	strh	r3, [r4, #12]
 800a462:	9b00      	ldr	r3, [sp, #0]
 800a464:	6163      	str	r3, [r4, #20]
 800a466:	9b01      	ldr	r3, [sp, #4]
 800a468:	6120      	str	r0, [r4, #16]
 800a46a:	b15b      	cbz	r3, 800a484 <__smakebuf_r+0x74>
 800a46c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a470:	4630      	mov	r0, r6
 800a472:	f000 fcdb 	bl	800ae2c <_isatty_r>
 800a476:	b128      	cbz	r0, 800a484 <__smakebuf_r+0x74>
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	f023 0303 	bic.w	r3, r3, #3
 800a47e:	f043 0301 	orr.w	r3, r3, #1
 800a482:	81a3      	strh	r3, [r4, #12]
 800a484:	89a0      	ldrh	r0, [r4, #12]
 800a486:	4305      	orrs	r5, r0
 800a488:	81a5      	strh	r5, [r4, #12]
 800a48a:	e7cd      	b.n	800a428 <__smakebuf_r+0x18>
 800a48c:	0800a21d 	.word	0x0800a21d

0800a490 <__malloc_lock>:
 800a490:	4801      	ldr	r0, [pc, #4]	; (800a498 <__malloc_lock+0x8>)
 800a492:	f7ff bf95 	b.w	800a3c0 <__retarget_lock_acquire_recursive>
 800a496:	bf00      	nop
 800a498:	200093f8 	.word	0x200093f8

0800a49c <__malloc_unlock>:
 800a49c:	4801      	ldr	r0, [pc, #4]	; (800a4a4 <__malloc_unlock+0x8>)
 800a49e:	f7ff bf90 	b.w	800a3c2 <__retarget_lock_release_recursive>
 800a4a2:	bf00      	nop
 800a4a4:	200093f8 	.word	0x200093f8

0800a4a8 <__ssputs_r>:
 800a4a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ac:	688e      	ldr	r6, [r1, #8]
 800a4ae:	429e      	cmp	r6, r3
 800a4b0:	4682      	mov	sl, r0
 800a4b2:	460c      	mov	r4, r1
 800a4b4:	4690      	mov	r8, r2
 800a4b6:	461f      	mov	r7, r3
 800a4b8:	d838      	bhi.n	800a52c <__ssputs_r+0x84>
 800a4ba:	898a      	ldrh	r2, [r1, #12]
 800a4bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a4c0:	d032      	beq.n	800a528 <__ssputs_r+0x80>
 800a4c2:	6825      	ldr	r5, [r4, #0]
 800a4c4:	6909      	ldr	r1, [r1, #16]
 800a4c6:	eba5 0901 	sub.w	r9, r5, r1
 800a4ca:	6965      	ldr	r5, [r4, #20]
 800a4cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	444b      	add	r3, r9
 800a4d8:	106d      	asrs	r5, r5, #1
 800a4da:	429d      	cmp	r5, r3
 800a4dc:	bf38      	it	cc
 800a4de:	461d      	movcc	r5, r3
 800a4e0:	0553      	lsls	r3, r2, #21
 800a4e2:	d531      	bpl.n	800a548 <__ssputs_r+0xa0>
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	f7ff fbc1 	bl	8009c6c <_malloc_r>
 800a4ea:	4606      	mov	r6, r0
 800a4ec:	b950      	cbnz	r0, 800a504 <__ssputs_r+0x5c>
 800a4ee:	230c      	movs	r3, #12
 800a4f0:	f8ca 3000 	str.w	r3, [sl]
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4fa:	81a3      	strh	r3, [r4, #12]
 800a4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a504:	6921      	ldr	r1, [r4, #16]
 800a506:	464a      	mov	r2, r9
 800a508:	f7ff fb2e 	bl	8009b68 <memcpy>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	6126      	str	r6, [r4, #16]
 800a51a:	6165      	str	r5, [r4, #20]
 800a51c:	444e      	add	r6, r9
 800a51e:	eba5 0509 	sub.w	r5, r5, r9
 800a522:	6026      	str	r6, [r4, #0]
 800a524:	60a5      	str	r5, [r4, #8]
 800a526:	463e      	mov	r6, r7
 800a528:	42be      	cmp	r6, r7
 800a52a:	d900      	bls.n	800a52e <__ssputs_r+0x86>
 800a52c:	463e      	mov	r6, r7
 800a52e:	6820      	ldr	r0, [r4, #0]
 800a530:	4632      	mov	r2, r6
 800a532:	4641      	mov	r1, r8
 800a534:	f000 fc9c 	bl	800ae70 <memmove>
 800a538:	68a3      	ldr	r3, [r4, #8]
 800a53a:	1b9b      	subs	r3, r3, r6
 800a53c:	60a3      	str	r3, [r4, #8]
 800a53e:	6823      	ldr	r3, [r4, #0]
 800a540:	4433      	add	r3, r6
 800a542:	6023      	str	r3, [r4, #0]
 800a544:	2000      	movs	r0, #0
 800a546:	e7db      	b.n	800a500 <__ssputs_r+0x58>
 800a548:	462a      	mov	r2, r5
 800a54a:	f000 fcab 	bl	800aea4 <_realloc_r>
 800a54e:	4606      	mov	r6, r0
 800a550:	2800      	cmp	r0, #0
 800a552:	d1e1      	bne.n	800a518 <__ssputs_r+0x70>
 800a554:	6921      	ldr	r1, [r4, #16]
 800a556:	4650      	mov	r0, sl
 800a558:	f7ff fb1c 	bl	8009b94 <_free_r>
 800a55c:	e7c7      	b.n	800a4ee <__ssputs_r+0x46>
	...

0800a560 <_svfiprintf_r>:
 800a560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a564:	4698      	mov	r8, r3
 800a566:	898b      	ldrh	r3, [r1, #12]
 800a568:	061b      	lsls	r3, r3, #24
 800a56a:	b09d      	sub	sp, #116	; 0x74
 800a56c:	4607      	mov	r7, r0
 800a56e:	460d      	mov	r5, r1
 800a570:	4614      	mov	r4, r2
 800a572:	d50e      	bpl.n	800a592 <_svfiprintf_r+0x32>
 800a574:	690b      	ldr	r3, [r1, #16]
 800a576:	b963      	cbnz	r3, 800a592 <_svfiprintf_r+0x32>
 800a578:	2140      	movs	r1, #64	; 0x40
 800a57a:	f7ff fb77 	bl	8009c6c <_malloc_r>
 800a57e:	6028      	str	r0, [r5, #0]
 800a580:	6128      	str	r0, [r5, #16]
 800a582:	b920      	cbnz	r0, 800a58e <_svfiprintf_r+0x2e>
 800a584:	230c      	movs	r3, #12
 800a586:	603b      	str	r3, [r7, #0]
 800a588:	f04f 30ff 	mov.w	r0, #4294967295
 800a58c:	e0d1      	b.n	800a732 <_svfiprintf_r+0x1d2>
 800a58e:	2340      	movs	r3, #64	; 0x40
 800a590:	616b      	str	r3, [r5, #20]
 800a592:	2300      	movs	r3, #0
 800a594:	9309      	str	r3, [sp, #36]	; 0x24
 800a596:	2320      	movs	r3, #32
 800a598:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a59c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5a0:	2330      	movs	r3, #48	; 0x30
 800a5a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a74c <_svfiprintf_r+0x1ec>
 800a5a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5aa:	f04f 0901 	mov.w	r9, #1
 800a5ae:	4623      	mov	r3, r4
 800a5b0:	469a      	mov	sl, r3
 800a5b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5b6:	b10a      	cbz	r2, 800a5bc <_svfiprintf_r+0x5c>
 800a5b8:	2a25      	cmp	r2, #37	; 0x25
 800a5ba:	d1f9      	bne.n	800a5b0 <_svfiprintf_r+0x50>
 800a5bc:	ebba 0b04 	subs.w	fp, sl, r4
 800a5c0:	d00b      	beq.n	800a5da <_svfiprintf_r+0x7a>
 800a5c2:	465b      	mov	r3, fp
 800a5c4:	4622      	mov	r2, r4
 800a5c6:	4629      	mov	r1, r5
 800a5c8:	4638      	mov	r0, r7
 800a5ca:	f7ff ff6d 	bl	800a4a8 <__ssputs_r>
 800a5ce:	3001      	adds	r0, #1
 800a5d0:	f000 80aa 	beq.w	800a728 <_svfiprintf_r+0x1c8>
 800a5d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5d6:	445a      	add	r2, fp
 800a5d8:	9209      	str	r2, [sp, #36]	; 0x24
 800a5da:	f89a 3000 	ldrb.w	r3, [sl]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	f000 80a2 	beq.w	800a728 <_svfiprintf_r+0x1c8>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5ee:	f10a 0a01 	add.w	sl, sl, #1
 800a5f2:	9304      	str	r3, [sp, #16]
 800a5f4:	9307      	str	r3, [sp, #28]
 800a5f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5fa:	931a      	str	r3, [sp, #104]	; 0x68
 800a5fc:	4654      	mov	r4, sl
 800a5fe:	2205      	movs	r2, #5
 800a600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a604:	4851      	ldr	r0, [pc, #324]	; (800a74c <_svfiprintf_r+0x1ec>)
 800a606:	f7f5 fdf3 	bl	80001f0 <memchr>
 800a60a:	9a04      	ldr	r2, [sp, #16]
 800a60c:	b9d8      	cbnz	r0, 800a646 <_svfiprintf_r+0xe6>
 800a60e:	06d0      	lsls	r0, r2, #27
 800a610:	bf44      	itt	mi
 800a612:	2320      	movmi	r3, #32
 800a614:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a618:	0711      	lsls	r1, r2, #28
 800a61a:	bf44      	itt	mi
 800a61c:	232b      	movmi	r3, #43	; 0x2b
 800a61e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a622:	f89a 3000 	ldrb.w	r3, [sl]
 800a626:	2b2a      	cmp	r3, #42	; 0x2a
 800a628:	d015      	beq.n	800a656 <_svfiprintf_r+0xf6>
 800a62a:	9a07      	ldr	r2, [sp, #28]
 800a62c:	4654      	mov	r4, sl
 800a62e:	2000      	movs	r0, #0
 800a630:	f04f 0c0a 	mov.w	ip, #10
 800a634:	4621      	mov	r1, r4
 800a636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a63a:	3b30      	subs	r3, #48	; 0x30
 800a63c:	2b09      	cmp	r3, #9
 800a63e:	d94e      	bls.n	800a6de <_svfiprintf_r+0x17e>
 800a640:	b1b0      	cbz	r0, 800a670 <_svfiprintf_r+0x110>
 800a642:	9207      	str	r2, [sp, #28]
 800a644:	e014      	b.n	800a670 <_svfiprintf_r+0x110>
 800a646:	eba0 0308 	sub.w	r3, r0, r8
 800a64a:	fa09 f303 	lsl.w	r3, r9, r3
 800a64e:	4313      	orrs	r3, r2
 800a650:	9304      	str	r3, [sp, #16]
 800a652:	46a2      	mov	sl, r4
 800a654:	e7d2      	b.n	800a5fc <_svfiprintf_r+0x9c>
 800a656:	9b03      	ldr	r3, [sp, #12]
 800a658:	1d19      	adds	r1, r3, #4
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	9103      	str	r1, [sp, #12]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	bfbb      	ittet	lt
 800a662:	425b      	neglt	r3, r3
 800a664:	f042 0202 	orrlt.w	r2, r2, #2
 800a668:	9307      	strge	r3, [sp, #28]
 800a66a:	9307      	strlt	r3, [sp, #28]
 800a66c:	bfb8      	it	lt
 800a66e:	9204      	strlt	r2, [sp, #16]
 800a670:	7823      	ldrb	r3, [r4, #0]
 800a672:	2b2e      	cmp	r3, #46	; 0x2e
 800a674:	d10c      	bne.n	800a690 <_svfiprintf_r+0x130>
 800a676:	7863      	ldrb	r3, [r4, #1]
 800a678:	2b2a      	cmp	r3, #42	; 0x2a
 800a67a:	d135      	bne.n	800a6e8 <_svfiprintf_r+0x188>
 800a67c:	9b03      	ldr	r3, [sp, #12]
 800a67e:	1d1a      	adds	r2, r3, #4
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	9203      	str	r2, [sp, #12]
 800a684:	2b00      	cmp	r3, #0
 800a686:	bfb8      	it	lt
 800a688:	f04f 33ff 	movlt.w	r3, #4294967295
 800a68c:	3402      	adds	r4, #2
 800a68e:	9305      	str	r3, [sp, #20]
 800a690:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a75c <_svfiprintf_r+0x1fc>
 800a694:	7821      	ldrb	r1, [r4, #0]
 800a696:	2203      	movs	r2, #3
 800a698:	4650      	mov	r0, sl
 800a69a:	f7f5 fda9 	bl	80001f0 <memchr>
 800a69e:	b140      	cbz	r0, 800a6b2 <_svfiprintf_r+0x152>
 800a6a0:	2340      	movs	r3, #64	; 0x40
 800a6a2:	eba0 000a 	sub.w	r0, r0, sl
 800a6a6:	fa03 f000 	lsl.w	r0, r3, r0
 800a6aa:	9b04      	ldr	r3, [sp, #16]
 800a6ac:	4303      	orrs	r3, r0
 800a6ae:	3401      	adds	r4, #1
 800a6b0:	9304      	str	r3, [sp, #16]
 800a6b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6b6:	4826      	ldr	r0, [pc, #152]	; (800a750 <_svfiprintf_r+0x1f0>)
 800a6b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6bc:	2206      	movs	r2, #6
 800a6be:	f7f5 fd97 	bl	80001f0 <memchr>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	d038      	beq.n	800a738 <_svfiprintf_r+0x1d8>
 800a6c6:	4b23      	ldr	r3, [pc, #140]	; (800a754 <_svfiprintf_r+0x1f4>)
 800a6c8:	bb1b      	cbnz	r3, 800a712 <_svfiprintf_r+0x1b2>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	3307      	adds	r3, #7
 800a6ce:	f023 0307 	bic.w	r3, r3, #7
 800a6d2:	3308      	adds	r3, #8
 800a6d4:	9303      	str	r3, [sp, #12]
 800a6d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d8:	4433      	add	r3, r6
 800a6da:	9309      	str	r3, [sp, #36]	; 0x24
 800a6dc:	e767      	b.n	800a5ae <_svfiprintf_r+0x4e>
 800a6de:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	2001      	movs	r0, #1
 800a6e6:	e7a5      	b.n	800a634 <_svfiprintf_r+0xd4>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	3401      	adds	r4, #1
 800a6ec:	9305      	str	r3, [sp, #20]
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	f04f 0c0a 	mov.w	ip, #10
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6fa:	3a30      	subs	r2, #48	; 0x30
 800a6fc:	2a09      	cmp	r2, #9
 800a6fe:	d903      	bls.n	800a708 <_svfiprintf_r+0x1a8>
 800a700:	2b00      	cmp	r3, #0
 800a702:	d0c5      	beq.n	800a690 <_svfiprintf_r+0x130>
 800a704:	9105      	str	r1, [sp, #20]
 800a706:	e7c3      	b.n	800a690 <_svfiprintf_r+0x130>
 800a708:	fb0c 2101 	mla	r1, ip, r1, r2
 800a70c:	4604      	mov	r4, r0
 800a70e:	2301      	movs	r3, #1
 800a710:	e7f0      	b.n	800a6f4 <_svfiprintf_r+0x194>
 800a712:	ab03      	add	r3, sp, #12
 800a714:	9300      	str	r3, [sp, #0]
 800a716:	462a      	mov	r2, r5
 800a718:	4b0f      	ldr	r3, [pc, #60]	; (800a758 <_svfiprintf_r+0x1f8>)
 800a71a:	a904      	add	r1, sp, #16
 800a71c:	4638      	mov	r0, r7
 800a71e:	f3af 8000 	nop.w
 800a722:	1c42      	adds	r2, r0, #1
 800a724:	4606      	mov	r6, r0
 800a726:	d1d6      	bne.n	800a6d6 <_svfiprintf_r+0x176>
 800a728:	89ab      	ldrh	r3, [r5, #12]
 800a72a:	065b      	lsls	r3, r3, #25
 800a72c:	f53f af2c 	bmi.w	800a588 <_svfiprintf_r+0x28>
 800a730:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a732:	b01d      	add	sp, #116	; 0x74
 800a734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a738:	ab03      	add	r3, sp, #12
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	462a      	mov	r2, r5
 800a73e:	4b06      	ldr	r3, [pc, #24]	; (800a758 <_svfiprintf_r+0x1f8>)
 800a740:	a904      	add	r1, sp, #16
 800a742:	4638      	mov	r0, r7
 800a744:	f000 f9d4 	bl	800aaf0 <_printf_i>
 800a748:	e7eb      	b.n	800a722 <_svfiprintf_r+0x1c2>
 800a74a:	bf00      	nop
 800a74c:	0800b12c 	.word	0x0800b12c
 800a750:	0800b136 	.word	0x0800b136
 800a754:	00000000 	.word	0x00000000
 800a758:	0800a4a9 	.word	0x0800a4a9
 800a75c:	0800b132 	.word	0x0800b132

0800a760 <__sfputc_r>:
 800a760:	6893      	ldr	r3, [r2, #8]
 800a762:	3b01      	subs	r3, #1
 800a764:	2b00      	cmp	r3, #0
 800a766:	b410      	push	{r4}
 800a768:	6093      	str	r3, [r2, #8]
 800a76a:	da08      	bge.n	800a77e <__sfputc_r+0x1e>
 800a76c:	6994      	ldr	r4, [r2, #24]
 800a76e:	42a3      	cmp	r3, r4
 800a770:	db01      	blt.n	800a776 <__sfputc_r+0x16>
 800a772:	290a      	cmp	r1, #10
 800a774:	d103      	bne.n	800a77e <__sfputc_r+0x1e>
 800a776:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a77a:	f7ff bba9 	b.w	8009ed0 <__swbuf_r>
 800a77e:	6813      	ldr	r3, [r2, #0]
 800a780:	1c58      	adds	r0, r3, #1
 800a782:	6010      	str	r0, [r2, #0]
 800a784:	7019      	strb	r1, [r3, #0]
 800a786:	4608      	mov	r0, r1
 800a788:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a78c:	4770      	bx	lr

0800a78e <__sfputs_r>:
 800a78e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a790:	4606      	mov	r6, r0
 800a792:	460f      	mov	r7, r1
 800a794:	4614      	mov	r4, r2
 800a796:	18d5      	adds	r5, r2, r3
 800a798:	42ac      	cmp	r4, r5
 800a79a:	d101      	bne.n	800a7a0 <__sfputs_r+0x12>
 800a79c:	2000      	movs	r0, #0
 800a79e:	e007      	b.n	800a7b0 <__sfputs_r+0x22>
 800a7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a4:	463a      	mov	r2, r7
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	f7ff ffda 	bl	800a760 <__sfputc_r>
 800a7ac:	1c43      	adds	r3, r0, #1
 800a7ae:	d1f3      	bne.n	800a798 <__sfputs_r+0xa>
 800a7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a7b4 <_vfiprintf_r>:
 800a7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b8:	460d      	mov	r5, r1
 800a7ba:	b09d      	sub	sp, #116	; 0x74
 800a7bc:	4614      	mov	r4, r2
 800a7be:	4698      	mov	r8, r3
 800a7c0:	4606      	mov	r6, r0
 800a7c2:	b118      	cbz	r0, 800a7cc <_vfiprintf_r+0x18>
 800a7c4:	6983      	ldr	r3, [r0, #24]
 800a7c6:	b90b      	cbnz	r3, 800a7cc <_vfiprintf_r+0x18>
 800a7c8:	f7ff fd5c 	bl	800a284 <__sinit>
 800a7cc:	4b89      	ldr	r3, [pc, #548]	; (800a9f4 <_vfiprintf_r+0x240>)
 800a7ce:	429d      	cmp	r5, r3
 800a7d0:	d11b      	bne.n	800a80a <_vfiprintf_r+0x56>
 800a7d2:	6875      	ldr	r5, [r6, #4]
 800a7d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7d6:	07d9      	lsls	r1, r3, #31
 800a7d8:	d405      	bmi.n	800a7e6 <_vfiprintf_r+0x32>
 800a7da:	89ab      	ldrh	r3, [r5, #12]
 800a7dc:	059a      	lsls	r2, r3, #22
 800a7de:	d402      	bmi.n	800a7e6 <_vfiprintf_r+0x32>
 800a7e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7e2:	f7ff fded 	bl	800a3c0 <__retarget_lock_acquire_recursive>
 800a7e6:	89ab      	ldrh	r3, [r5, #12]
 800a7e8:	071b      	lsls	r3, r3, #28
 800a7ea:	d501      	bpl.n	800a7f0 <_vfiprintf_r+0x3c>
 800a7ec:	692b      	ldr	r3, [r5, #16]
 800a7ee:	b9eb      	cbnz	r3, 800a82c <_vfiprintf_r+0x78>
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	f7ff fbbe 	bl	8009f74 <__swsetup_r>
 800a7f8:	b1c0      	cbz	r0, 800a82c <_vfiprintf_r+0x78>
 800a7fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7fc:	07dc      	lsls	r4, r3, #31
 800a7fe:	d50e      	bpl.n	800a81e <_vfiprintf_r+0x6a>
 800a800:	f04f 30ff 	mov.w	r0, #4294967295
 800a804:	b01d      	add	sp, #116	; 0x74
 800a806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a80a:	4b7b      	ldr	r3, [pc, #492]	; (800a9f8 <_vfiprintf_r+0x244>)
 800a80c:	429d      	cmp	r5, r3
 800a80e:	d101      	bne.n	800a814 <_vfiprintf_r+0x60>
 800a810:	68b5      	ldr	r5, [r6, #8]
 800a812:	e7df      	b.n	800a7d4 <_vfiprintf_r+0x20>
 800a814:	4b79      	ldr	r3, [pc, #484]	; (800a9fc <_vfiprintf_r+0x248>)
 800a816:	429d      	cmp	r5, r3
 800a818:	bf08      	it	eq
 800a81a:	68f5      	ldreq	r5, [r6, #12]
 800a81c:	e7da      	b.n	800a7d4 <_vfiprintf_r+0x20>
 800a81e:	89ab      	ldrh	r3, [r5, #12]
 800a820:	0598      	lsls	r0, r3, #22
 800a822:	d4ed      	bmi.n	800a800 <_vfiprintf_r+0x4c>
 800a824:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a826:	f7ff fdcc 	bl	800a3c2 <__retarget_lock_release_recursive>
 800a82a:	e7e9      	b.n	800a800 <_vfiprintf_r+0x4c>
 800a82c:	2300      	movs	r3, #0
 800a82e:	9309      	str	r3, [sp, #36]	; 0x24
 800a830:	2320      	movs	r3, #32
 800a832:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a836:	f8cd 800c 	str.w	r8, [sp, #12]
 800a83a:	2330      	movs	r3, #48	; 0x30
 800a83c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aa00 <_vfiprintf_r+0x24c>
 800a840:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a844:	f04f 0901 	mov.w	r9, #1
 800a848:	4623      	mov	r3, r4
 800a84a:	469a      	mov	sl, r3
 800a84c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a850:	b10a      	cbz	r2, 800a856 <_vfiprintf_r+0xa2>
 800a852:	2a25      	cmp	r2, #37	; 0x25
 800a854:	d1f9      	bne.n	800a84a <_vfiprintf_r+0x96>
 800a856:	ebba 0b04 	subs.w	fp, sl, r4
 800a85a:	d00b      	beq.n	800a874 <_vfiprintf_r+0xc0>
 800a85c:	465b      	mov	r3, fp
 800a85e:	4622      	mov	r2, r4
 800a860:	4629      	mov	r1, r5
 800a862:	4630      	mov	r0, r6
 800a864:	f7ff ff93 	bl	800a78e <__sfputs_r>
 800a868:	3001      	adds	r0, #1
 800a86a:	f000 80aa 	beq.w	800a9c2 <_vfiprintf_r+0x20e>
 800a86e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a870:	445a      	add	r2, fp
 800a872:	9209      	str	r2, [sp, #36]	; 0x24
 800a874:	f89a 3000 	ldrb.w	r3, [sl]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f000 80a2 	beq.w	800a9c2 <_vfiprintf_r+0x20e>
 800a87e:	2300      	movs	r3, #0
 800a880:	f04f 32ff 	mov.w	r2, #4294967295
 800a884:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a888:	f10a 0a01 	add.w	sl, sl, #1
 800a88c:	9304      	str	r3, [sp, #16]
 800a88e:	9307      	str	r3, [sp, #28]
 800a890:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a894:	931a      	str	r3, [sp, #104]	; 0x68
 800a896:	4654      	mov	r4, sl
 800a898:	2205      	movs	r2, #5
 800a89a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a89e:	4858      	ldr	r0, [pc, #352]	; (800aa00 <_vfiprintf_r+0x24c>)
 800a8a0:	f7f5 fca6 	bl	80001f0 <memchr>
 800a8a4:	9a04      	ldr	r2, [sp, #16]
 800a8a6:	b9d8      	cbnz	r0, 800a8e0 <_vfiprintf_r+0x12c>
 800a8a8:	06d1      	lsls	r1, r2, #27
 800a8aa:	bf44      	itt	mi
 800a8ac:	2320      	movmi	r3, #32
 800a8ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8b2:	0713      	lsls	r3, r2, #28
 800a8b4:	bf44      	itt	mi
 800a8b6:	232b      	movmi	r3, #43	; 0x2b
 800a8b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8bc:	f89a 3000 	ldrb.w	r3, [sl]
 800a8c0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8c2:	d015      	beq.n	800a8f0 <_vfiprintf_r+0x13c>
 800a8c4:	9a07      	ldr	r2, [sp, #28]
 800a8c6:	4654      	mov	r4, sl
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	f04f 0c0a 	mov.w	ip, #10
 800a8ce:	4621      	mov	r1, r4
 800a8d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8d4:	3b30      	subs	r3, #48	; 0x30
 800a8d6:	2b09      	cmp	r3, #9
 800a8d8:	d94e      	bls.n	800a978 <_vfiprintf_r+0x1c4>
 800a8da:	b1b0      	cbz	r0, 800a90a <_vfiprintf_r+0x156>
 800a8dc:	9207      	str	r2, [sp, #28]
 800a8de:	e014      	b.n	800a90a <_vfiprintf_r+0x156>
 800a8e0:	eba0 0308 	sub.w	r3, r0, r8
 800a8e4:	fa09 f303 	lsl.w	r3, r9, r3
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	9304      	str	r3, [sp, #16]
 800a8ec:	46a2      	mov	sl, r4
 800a8ee:	e7d2      	b.n	800a896 <_vfiprintf_r+0xe2>
 800a8f0:	9b03      	ldr	r3, [sp, #12]
 800a8f2:	1d19      	adds	r1, r3, #4
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	9103      	str	r1, [sp, #12]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	bfbb      	ittet	lt
 800a8fc:	425b      	neglt	r3, r3
 800a8fe:	f042 0202 	orrlt.w	r2, r2, #2
 800a902:	9307      	strge	r3, [sp, #28]
 800a904:	9307      	strlt	r3, [sp, #28]
 800a906:	bfb8      	it	lt
 800a908:	9204      	strlt	r2, [sp, #16]
 800a90a:	7823      	ldrb	r3, [r4, #0]
 800a90c:	2b2e      	cmp	r3, #46	; 0x2e
 800a90e:	d10c      	bne.n	800a92a <_vfiprintf_r+0x176>
 800a910:	7863      	ldrb	r3, [r4, #1]
 800a912:	2b2a      	cmp	r3, #42	; 0x2a
 800a914:	d135      	bne.n	800a982 <_vfiprintf_r+0x1ce>
 800a916:	9b03      	ldr	r3, [sp, #12]
 800a918:	1d1a      	adds	r2, r3, #4
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	9203      	str	r2, [sp, #12]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	bfb8      	it	lt
 800a922:	f04f 33ff 	movlt.w	r3, #4294967295
 800a926:	3402      	adds	r4, #2
 800a928:	9305      	str	r3, [sp, #20]
 800a92a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aa10 <_vfiprintf_r+0x25c>
 800a92e:	7821      	ldrb	r1, [r4, #0]
 800a930:	2203      	movs	r2, #3
 800a932:	4650      	mov	r0, sl
 800a934:	f7f5 fc5c 	bl	80001f0 <memchr>
 800a938:	b140      	cbz	r0, 800a94c <_vfiprintf_r+0x198>
 800a93a:	2340      	movs	r3, #64	; 0x40
 800a93c:	eba0 000a 	sub.w	r0, r0, sl
 800a940:	fa03 f000 	lsl.w	r0, r3, r0
 800a944:	9b04      	ldr	r3, [sp, #16]
 800a946:	4303      	orrs	r3, r0
 800a948:	3401      	adds	r4, #1
 800a94a:	9304      	str	r3, [sp, #16]
 800a94c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a950:	482c      	ldr	r0, [pc, #176]	; (800aa04 <_vfiprintf_r+0x250>)
 800a952:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a956:	2206      	movs	r2, #6
 800a958:	f7f5 fc4a 	bl	80001f0 <memchr>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d03f      	beq.n	800a9e0 <_vfiprintf_r+0x22c>
 800a960:	4b29      	ldr	r3, [pc, #164]	; (800aa08 <_vfiprintf_r+0x254>)
 800a962:	bb1b      	cbnz	r3, 800a9ac <_vfiprintf_r+0x1f8>
 800a964:	9b03      	ldr	r3, [sp, #12]
 800a966:	3307      	adds	r3, #7
 800a968:	f023 0307 	bic.w	r3, r3, #7
 800a96c:	3308      	adds	r3, #8
 800a96e:	9303      	str	r3, [sp, #12]
 800a970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a972:	443b      	add	r3, r7
 800a974:	9309      	str	r3, [sp, #36]	; 0x24
 800a976:	e767      	b.n	800a848 <_vfiprintf_r+0x94>
 800a978:	fb0c 3202 	mla	r2, ip, r2, r3
 800a97c:	460c      	mov	r4, r1
 800a97e:	2001      	movs	r0, #1
 800a980:	e7a5      	b.n	800a8ce <_vfiprintf_r+0x11a>
 800a982:	2300      	movs	r3, #0
 800a984:	3401      	adds	r4, #1
 800a986:	9305      	str	r3, [sp, #20]
 800a988:	4619      	mov	r1, r3
 800a98a:	f04f 0c0a 	mov.w	ip, #10
 800a98e:	4620      	mov	r0, r4
 800a990:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a994:	3a30      	subs	r2, #48	; 0x30
 800a996:	2a09      	cmp	r2, #9
 800a998:	d903      	bls.n	800a9a2 <_vfiprintf_r+0x1ee>
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d0c5      	beq.n	800a92a <_vfiprintf_r+0x176>
 800a99e:	9105      	str	r1, [sp, #20]
 800a9a0:	e7c3      	b.n	800a92a <_vfiprintf_r+0x176>
 800a9a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9a6:	4604      	mov	r4, r0
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	e7f0      	b.n	800a98e <_vfiprintf_r+0x1da>
 800a9ac:	ab03      	add	r3, sp, #12
 800a9ae:	9300      	str	r3, [sp, #0]
 800a9b0:	462a      	mov	r2, r5
 800a9b2:	4b16      	ldr	r3, [pc, #88]	; (800aa0c <_vfiprintf_r+0x258>)
 800a9b4:	a904      	add	r1, sp, #16
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	f3af 8000 	nop.w
 800a9bc:	4607      	mov	r7, r0
 800a9be:	1c78      	adds	r0, r7, #1
 800a9c0:	d1d6      	bne.n	800a970 <_vfiprintf_r+0x1bc>
 800a9c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9c4:	07d9      	lsls	r1, r3, #31
 800a9c6:	d405      	bmi.n	800a9d4 <_vfiprintf_r+0x220>
 800a9c8:	89ab      	ldrh	r3, [r5, #12]
 800a9ca:	059a      	lsls	r2, r3, #22
 800a9cc:	d402      	bmi.n	800a9d4 <_vfiprintf_r+0x220>
 800a9ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9d0:	f7ff fcf7 	bl	800a3c2 <__retarget_lock_release_recursive>
 800a9d4:	89ab      	ldrh	r3, [r5, #12]
 800a9d6:	065b      	lsls	r3, r3, #25
 800a9d8:	f53f af12 	bmi.w	800a800 <_vfiprintf_r+0x4c>
 800a9dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9de:	e711      	b.n	800a804 <_vfiprintf_r+0x50>
 800a9e0:	ab03      	add	r3, sp, #12
 800a9e2:	9300      	str	r3, [sp, #0]
 800a9e4:	462a      	mov	r2, r5
 800a9e6:	4b09      	ldr	r3, [pc, #36]	; (800aa0c <_vfiprintf_r+0x258>)
 800a9e8:	a904      	add	r1, sp, #16
 800a9ea:	4630      	mov	r0, r6
 800a9ec:	f000 f880 	bl	800aaf0 <_printf_i>
 800a9f0:	e7e4      	b.n	800a9bc <_vfiprintf_r+0x208>
 800a9f2:	bf00      	nop
 800a9f4:	0800b0ec 	.word	0x0800b0ec
 800a9f8:	0800b10c 	.word	0x0800b10c
 800a9fc:	0800b0cc 	.word	0x0800b0cc
 800aa00:	0800b12c 	.word	0x0800b12c
 800aa04:	0800b136 	.word	0x0800b136
 800aa08:	00000000 	.word	0x00000000
 800aa0c:	0800a78f 	.word	0x0800a78f
 800aa10:	0800b132 	.word	0x0800b132

0800aa14 <_printf_common>:
 800aa14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa18:	4616      	mov	r6, r2
 800aa1a:	4699      	mov	r9, r3
 800aa1c:	688a      	ldr	r2, [r1, #8]
 800aa1e:	690b      	ldr	r3, [r1, #16]
 800aa20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aa24:	4293      	cmp	r3, r2
 800aa26:	bfb8      	it	lt
 800aa28:	4613      	movlt	r3, r2
 800aa2a:	6033      	str	r3, [r6, #0]
 800aa2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aa30:	4607      	mov	r7, r0
 800aa32:	460c      	mov	r4, r1
 800aa34:	b10a      	cbz	r2, 800aa3a <_printf_common+0x26>
 800aa36:	3301      	adds	r3, #1
 800aa38:	6033      	str	r3, [r6, #0]
 800aa3a:	6823      	ldr	r3, [r4, #0]
 800aa3c:	0699      	lsls	r1, r3, #26
 800aa3e:	bf42      	ittt	mi
 800aa40:	6833      	ldrmi	r3, [r6, #0]
 800aa42:	3302      	addmi	r3, #2
 800aa44:	6033      	strmi	r3, [r6, #0]
 800aa46:	6825      	ldr	r5, [r4, #0]
 800aa48:	f015 0506 	ands.w	r5, r5, #6
 800aa4c:	d106      	bne.n	800aa5c <_printf_common+0x48>
 800aa4e:	f104 0a19 	add.w	sl, r4, #25
 800aa52:	68e3      	ldr	r3, [r4, #12]
 800aa54:	6832      	ldr	r2, [r6, #0]
 800aa56:	1a9b      	subs	r3, r3, r2
 800aa58:	42ab      	cmp	r3, r5
 800aa5a:	dc26      	bgt.n	800aaaa <_printf_common+0x96>
 800aa5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aa60:	1e13      	subs	r3, r2, #0
 800aa62:	6822      	ldr	r2, [r4, #0]
 800aa64:	bf18      	it	ne
 800aa66:	2301      	movne	r3, #1
 800aa68:	0692      	lsls	r2, r2, #26
 800aa6a:	d42b      	bmi.n	800aac4 <_printf_common+0xb0>
 800aa6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa70:	4649      	mov	r1, r9
 800aa72:	4638      	mov	r0, r7
 800aa74:	47c0      	blx	r8
 800aa76:	3001      	adds	r0, #1
 800aa78:	d01e      	beq.n	800aab8 <_printf_common+0xa4>
 800aa7a:	6823      	ldr	r3, [r4, #0]
 800aa7c:	68e5      	ldr	r5, [r4, #12]
 800aa7e:	6832      	ldr	r2, [r6, #0]
 800aa80:	f003 0306 	and.w	r3, r3, #6
 800aa84:	2b04      	cmp	r3, #4
 800aa86:	bf08      	it	eq
 800aa88:	1aad      	subeq	r5, r5, r2
 800aa8a:	68a3      	ldr	r3, [r4, #8]
 800aa8c:	6922      	ldr	r2, [r4, #16]
 800aa8e:	bf0c      	ite	eq
 800aa90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa94:	2500      	movne	r5, #0
 800aa96:	4293      	cmp	r3, r2
 800aa98:	bfc4      	itt	gt
 800aa9a:	1a9b      	subgt	r3, r3, r2
 800aa9c:	18ed      	addgt	r5, r5, r3
 800aa9e:	2600      	movs	r6, #0
 800aaa0:	341a      	adds	r4, #26
 800aaa2:	42b5      	cmp	r5, r6
 800aaa4:	d11a      	bne.n	800aadc <_printf_common+0xc8>
 800aaa6:	2000      	movs	r0, #0
 800aaa8:	e008      	b.n	800aabc <_printf_common+0xa8>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	4652      	mov	r2, sl
 800aaae:	4649      	mov	r1, r9
 800aab0:	4638      	mov	r0, r7
 800aab2:	47c0      	blx	r8
 800aab4:	3001      	adds	r0, #1
 800aab6:	d103      	bne.n	800aac0 <_printf_common+0xac>
 800aab8:	f04f 30ff 	mov.w	r0, #4294967295
 800aabc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac0:	3501      	adds	r5, #1
 800aac2:	e7c6      	b.n	800aa52 <_printf_common+0x3e>
 800aac4:	18e1      	adds	r1, r4, r3
 800aac6:	1c5a      	adds	r2, r3, #1
 800aac8:	2030      	movs	r0, #48	; 0x30
 800aaca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aace:	4422      	add	r2, r4
 800aad0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aad4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aad8:	3302      	adds	r3, #2
 800aada:	e7c7      	b.n	800aa6c <_printf_common+0x58>
 800aadc:	2301      	movs	r3, #1
 800aade:	4622      	mov	r2, r4
 800aae0:	4649      	mov	r1, r9
 800aae2:	4638      	mov	r0, r7
 800aae4:	47c0      	blx	r8
 800aae6:	3001      	adds	r0, #1
 800aae8:	d0e6      	beq.n	800aab8 <_printf_common+0xa4>
 800aaea:	3601      	adds	r6, #1
 800aaec:	e7d9      	b.n	800aaa2 <_printf_common+0x8e>
	...

0800aaf0 <_printf_i>:
 800aaf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aaf4:	7e0f      	ldrb	r7, [r1, #24]
 800aaf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aaf8:	2f78      	cmp	r7, #120	; 0x78
 800aafa:	4691      	mov	r9, r2
 800aafc:	4680      	mov	r8, r0
 800aafe:	460c      	mov	r4, r1
 800ab00:	469a      	mov	sl, r3
 800ab02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ab06:	d807      	bhi.n	800ab18 <_printf_i+0x28>
 800ab08:	2f62      	cmp	r7, #98	; 0x62
 800ab0a:	d80a      	bhi.n	800ab22 <_printf_i+0x32>
 800ab0c:	2f00      	cmp	r7, #0
 800ab0e:	f000 80d8 	beq.w	800acc2 <_printf_i+0x1d2>
 800ab12:	2f58      	cmp	r7, #88	; 0x58
 800ab14:	f000 80a3 	beq.w	800ac5e <_printf_i+0x16e>
 800ab18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ab20:	e03a      	b.n	800ab98 <_printf_i+0xa8>
 800ab22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ab26:	2b15      	cmp	r3, #21
 800ab28:	d8f6      	bhi.n	800ab18 <_printf_i+0x28>
 800ab2a:	a101      	add	r1, pc, #4	; (adr r1, 800ab30 <_printf_i+0x40>)
 800ab2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab30:	0800ab89 	.word	0x0800ab89
 800ab34:	0800ab9d 	.word	0x0800ab9d
 800ab38:	0800ab19 	.word	0x0800ab19
 800ab3c:	0800ab19 	.word	0x0800ab19
 800ab40:	0800ab19 	.word	0x0800ab19
 800ab44:	0800ab19 	.word	0x0800ab19
 800ab48:	0800ab9d 	.word	0x0800ab9d
 800ab4c:	0800ab19 	.word	0x0800ab19
 800ab50:	0800ab19 	.word	0x0800ab19
 800ab54:	0800ab19 	.word	0x0800ab19
 800ab58:	0800ab19 	.word	0x0800ab19
 800ab5c:	0800aca9 	.word	0x0800aca9
 800ab60:	0800abcd 	.word	0x0800abcd
 800ab64:	0800ac8b 	.word	0x0800ac8b
 800ab68:	0800ab19 	.word	0x0800ab19
 800ab6c:	0800ab19 	.word	0x0800ab19
 800ab70:	0800accb 	.word	0x0800accb
 800ab74:	0800ab19 	.word	0x0800ab19
 800ab78:	0800abcd 	.word	0x0800abcd
 800ab7c:	0800ab19 	.word	0x0800ab19
 800ab80:	0800ab19 	.word	0x0800ab19
 800ab84:	0800ac93 	.word	0x0800ac93
 800ab88:	682b      	ldr	r3, [r5, #0]
 800ab8a:	1d1a      	adds	r2, r3, #4
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	602a      	str	r2, [r5, #0]
 800ab90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e0a3      	b.n	800ace4 <_printf_i+0x1f4>
 800ab9c:	6820      	ldr	r0, [r4, #0]
 800ab9e:	6829      	ldr	r1, [r5, #0]
 800aba0:	0606      	lsls	r6, r0, #24
 800aba2:	f101 0304 	add.w	r3, r1, #4
 800aba6:	d50a      	bpl.n	800abbe <_printf_i+0xce>
 800aba8:	680e      	ldr	r6, [r1, #0]
 800abaa:	602b      	str	r3, [r5, #0]
 800abac:	2e00      	cmp	r6, #0
 800abae:	da03      	bge.n	800abb8 <_printf_i+0xc8>
 800abb0:	232d      	movs	r3, #45	; 0x2d
 800abb2:	4276      	negs	r6, r6
 800abb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abb8:	485e      	ldr	r0, [pc, #376]	; (800ad34 <_printf_i+0x244>)
 800abba:	230a      	movs	r3, #10
 800abbc:	e019      	b.n	800abf2 <_printf_i+0x102>
 800abbe:	680e      	ldr	r6, [r1, #0]
 800abc0:	602b      	str	r3, [r5, #0]
 800abc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800abc6:	bf18      	it	ne
 800abc8:	b236      	sxthne	r6, r6
 800abca:	e7ef      	b.n	800abac <_printf_i+0xbc>
 800abcc:	682b      	ldr	r3, [r5, #0]
 800abce:	6820      	ldr	r0, [r4, #0]
 800abd0:	1d19      	adds	r1, r3, #4
 800abd2:	6029      	str	r1, [r5, #0]
 800abd4:	0601      	lsls	r1, r0, #24
 800abd6:	d501      	bpl.n	800abdc <_printf_i+0xec>
 800abd8:	681e      	ldr	r6, [r3, #0]
 800abda:	e002      	b.n	800abe2 <_printf_i+0xf2>
 800abdc:	0646      	lsls	r6, r0, #25
 800abde:	d5fb      	bpl.n	800abd8 <_printf_i+0xe8>
 800abe0:	881e      	ldrh	r6, [r3, #0]
 800abe2:	4854      	ldr	r0, [pc, #336]	; (800ad34 <_printf_i+0x244>)
 800abe4:	2f6f      	cmp	r7, #111	; 0x6f
 800abe6:	bf0c      	ite	eq
 800abe8:	2308      	moveq	r3, #8
 800abea:	230a      	movne	r3, #10
 800abec:	2100      	movs	r1, #0
 800abee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800abf2:	6865      	ldr	r5, [r4, #4]
 800abf4:	60a5      	str	r5, [r4, #8]
 800abf6:	2d00      	cmp	r5, #0
 800abf8:	bfa2      	ittt	ge
 800abfa:	6821      	ldrge	r1, [r4, #0]
 800abfc:	f021 0104 	bicge.w	r1, r1, #4
 800ac00:	6021      	strge	r1, [r4, #0]
 800ac02:	b90e      	cbnz	r6, 800ac08 <_printf_i+0x118>
 800ac04:	2d00      	cmp	r5, #0
 800ac06:	d04d      	beq.n	800aca4 <_printf_i+0x1b4>
 800ac08:	4615      	mov	r5, r2
 800ac0a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ac0e:	fb03 6711 	mls	r7, r3, r1, r6
 800ac12:	5dc7      	ldrb	r7, [r0, r7]
 800ac14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ac18:	4637      	mov	r7, r6
 800ac1a:	42bb      	cmp	r3, r7
 800ac1c:	460e      	mov	r6, r1
 800ac1e:	d9f4      	bls.n	800ac0a <_printf_i+0x11a>
 800ac20:	2b08      	cmp	r3, #8
 800ac22:	d10b      	bne.n	800ac3c <_printf_i+0x14c>
 800ac24:	6823      	ldr	r3, [r4, #0]
 800ac26:	07de      	lsls	r6, r3, #31
 800ac28:	d508      	bpl.n	800ac3c <_printf_i+0x14c>
 800ac2a:	6923      	ldr	r3, [r4, #16]
 800ac2c:	6861      	ldr	r1, [r4, #4]
 800ac2e:	4299      	cmp	r1, r3
 800ac30:	bfde      	ittt	le
 800ac32:	2330      	movle	r3, #48	; 0x30
 800ac34:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ac38:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ac3c:	1b52      	subs	r2, r2, r5
 800ac3e:	6122      	str	r2, [r4, #16]
 800ac40:	f8cd a000 	str.w	sl, [sp]
 800ac44:	464b      	mov	r3, r9
 800ac46:	aa03      	add	r2, sp, #12
 800ac48:	4621      	mov	r1, r4
 800ac4a:	4640      	mov	r0, r8
 800ac4c:	f7ff fee2 	bl	800aa14 <_printf_common>
 800ac50:	3001      	adds	r0, #1
 800ac52:	d14c      	bne.n	800acee <_printf_i+0x1fe>
 800ac54:	f04f 30ff 	mov.w	r0, #4294967295
 800ac58:	b004      	add	sp, #16
 800ac5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac5e:	4835      	ldr	r0, [pc, #212]	; (800ad34 <_printf_i+0x244>)
 800ac60:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ac64:	6829      	ldr	r1, [r5, #0]
 800ac66:	6823      	ldr	r3, [r4, #0]
 800ac68:	f851 6b04 	ldr.w	r6, [r1], #4
 800ac6c:	6029      	str	r1, [r5, #0]
 800ac6e:	061d      	lsls	r5, r3, #24
 800ac70:	d514      	bpl.n	800ac9c <_printf_i+0x1ac>
 800ac72:	07df      	lsls	r7, r3, #31
 800ac74:	bf44      	itt	mi
 800ac76:	f043 0320 	orrmi.w	r3, r3, #32
 800ac7a:	6023      	strmi	r3, [r4, #0]
 800ac7c:	b91e      	cbnz	r6, 800ac86 <_printf_i+0x196>
 800ac7e:	6823      	ldr	r3, [r4, #0]
 800ac80:	f023 0320 	bic.w	r3, r3, #32
 800ac84:	6023      	str	r3, [r4, #0]
 800ac86:	2310      	movs	r3, #16
 800ac88:	e7b0      	b.n	800abec <_printf_i+0xfc>
 800ac8a:	6823      	ldr	r3, [r4, #0]
 800ac8c:	f043 0320 	orr.w	r3, r3, #32
 800ac90:	6023      	str	r3, [r4, #0]
 800ac92:	2378      	movs	r3, #120	; 0x78
 800ac94:	4828      	ldr	r0, [pc, #160]	; (800ad38 <_printf_i+0x248>)
 800ac96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac9a:	e7e3      	b.n	800ac64 <_printf_i+0x174>
 800ac9c:	0659      	lsls	r1, r3, #25
 800ac9e:	bf48      	it	mi
 800aca0:	b2b6      	uxthmi	r6, r6
 800aca2:	e7e6      	b.n	800ac72 <_printf_i+0x182>
 800aca4:	4615      	mov	r5, r2
 800aca6:	e7bb      	b.n	800ac20 <_printf_i+0x130>
 800aca8:	682b      	ldr	r3, [r5, #0]
 800acaa:	6826      	ldr	r6, [r4, #0]
 800acac:	6961      	ldr	r1, [r4, #20]
 800acae:	1d18      	adds	r0, r3, #4
 800acb0:	6028      	str	r0, [r5, #0]
 800acb2:	0635      	lsls	r5, r6, #24
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	d501      	bpl.n	800acbc <_printf_i+0x1cc>
 800acb8:	6019      	str	r1, [r3, #0]
 800acba:	e002      	b.n	800acc2 <_printf_i+0x1d2>
 800acbc:	0670      	lsls	r0, r6, #25
 800acbe:	d5fb      	bpl.n	800acb8 <_printf_i+0x1c8>
 800acc0:	8019      	strh	r1, [r3, #0]
 800acc2:	2300      	movs	r3, #0
 800acc4:	6123      	str	r3, [r4, #16]
 800acc6:	4615      	mov	r5, r2
 800acc8:	e7ba      	b.n	800ac40 <_printf_i+0x150>
 800acca:	682b      	ldr	r3, [r5, #0]
 800accc:	1d1a      	adds	r2, r3, #4
 800acce:	602a      	str	r2, [r5, #0]
 800acd0:	681d      	ldr	r5, [r3, #0]
 800acd2:	6862      	ldr	r2, [r4, #4]
 800acd4:	2100      	movs	r1, #0
 800acd6:	4628      	mov	r0, r5
 800acd8:	f7f5 fa8a 	bl	80001f0 <memchr>
 800acdc:	b108      	cbz	r0, 800ace2 <_printf_i+0x1f2>
 800acde:	1b40      	subs	r0, r0, r5
 800ace0:	6060      	str	r0, [r4, #4]
 800ace2:	6863      	ldr	r3, [r4, #4]
 800ace4:	6123      	str	r3, [r4, #16]
 800ace6:	2300      	movs	r3, #0
 800ace8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acec:	e7a8      	b.n	800ac40 <_printf_i+0x150>
 800acee:	6923      	ldr	r3, [r4, #16]
 800acf0:	462a      	mov	r2, r5
 800acf2:	4649      	mov	r1, r9
 800acf4:	4640      	mov	r0, r8
 800acf6:	47d0      	blx	sl
 800acf8:	3001      	adds	r0, #1
 800acfa:	d0ab      	beq.n	800ac54 <_printf_i+0x164>
 800acfc:	6823      	ldr	r3, [r4, #0]
 800acfe:	079b      	lsls	r3, r3, #30
 800ad00:	d413      	bmi.n	800ad2a <_printf_i+0x23a>
 800ad02:	68e0      	ldr	r0, [r4, #12]
 800ad04:	9b03      	ldr	r3, [sp, #12]
 800ad06:	4298      	cmp	r0, r3
 800ad08:	bfb8      	it	lt
 800ad0a:	4618      	movlt	r0, r3
 800ad0c:	e7a4      	b.n	800ac58 <_printf_i+0x168>
 800ad0e:	2301      	movs	r3, #1
 800ad10:	4632      	mov	r2, r6
 800ad12:	4649      	mov	r1, r9
 800ad14:	4640      	mov	r0, r8
 800ad16:	47d0      	blx	sl
 800ad18:	3001      	adds	r0, #1
 800ad1a:	d09b      	beq.n	800ac54 <_printf_i+0x164>
 800ad1c:	3501      	adds	r5, #1
 800ad1e:	68e3      	ldr	r3, [r4, #12]
 800ad20:	9903      	ldr	r1, [sp, #12]
 800ad22:	1a5b      	subs	r3, r3, r1
 800ad24:	42ab      	cmp	r3, r5
 800ad26:	dcf2      	bgt.n	800ad0e <_printf_i+0x21e>
 800ad28:	e7eb      	b.n	800ad02 <_printf_i+0x212>
 800ad2a:	2500      	movs	r5, #0
 800ad2c:	f104 0619 	add.w	r6, r4, #25
 800ad30:	e7f5      	b.n	800ad1e <_printf_i+0x22e>
 800ad32:	bf00      	nop
 800ad34:	0800b13d 	.word	0x0800b13d
 800ad38:	0800b14e 	.word	0x0800b14e

0800ad3c <__sread>:
 800ad3c:	b510      	push	{r4, lr}
 800ad3e:	460c      	mov	r4, r1
 800ad40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad44:	f000 f8de 	bl	800af04 <_read_r>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	bfab      	itete	ge
 800ad4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad4e:	89a3      	ldrhlt	r3, [r4, #12]
 800ad50:	181b      	addge	r3, r3, r0
 800ad52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad56:	bfac      	ite	ge
 800ad58:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad5a:	81a3      	strhlt	r3, [r4, #12]
 800ad5c:	bd10      	pop	{r4, pc}

0800ad5e <__swrite>:
 800ad5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad62:	461f      	mov	r7, r3
 800ad64:	898b      	ldrh	r3, [r1, #12]
 800ad66:	05db      	lsls	r3, r3, #23
 800ad68:	4605      	mov	r5, r0
 800ad6a:	460c      	mov	r4, r1
 800ad6c:	4616      	mov	r6, r2
 800ad6e:	d505      	bpl.n	800ad7c <__swrite+0x1e>
 800ad70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad74:	2302      	movs	r3, #2
 800ad76:	2200      	movs	r2, #0
 800ad78:	f000 f868 	bl	800ae4c <_lseek_r>
 800ad7c:	89a3      	ldrh	r3, [r4, #12]
 800ad7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad86:	81a3      	strh	r3, [r4, #12]
 800ad88:	4632      	mov	r2, r6
 800ad8a:	463b      	mov	r3, r7
 800ad8c:	4628      	mov	r0, r5
 800ad8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad92:	f000 b817 	b.w	800adc4 <_write_r>

0800ad96 <__sseek>:
 800ad96:	b510      	push	{r4, lr}
 800ad98:	460c      	mov	r4, r1
 800ad9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad9e:	f000 f855 	bl	800ae4c <_lseek_r>
 800ada2:	1c43      	adds	r3, r0, #1
 800ada4:	89a3      	ldrh	r3, [r4, #12]
 800ada6:	bf15      	itete	ne
 800ada8:	6560      	strne	r0, [r4, #84]	; 0x54
 800adaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800adae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800adb2:	81a3      	strheq	r3, [r4, #12]
 800adb4:	bf18      	it	ne
 800adb6:	81a3      	strhne	r3, [r4, #12]
 800adb8:	bd10      	pop	{r4, pc}

0800adba <__sclose>:
 800adba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adbe:	f000 b813 	b.w	800ade8 <_close_r>
	...

0800adc4 <_write_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	4d07      	ldr	r5, [pc, #28]	; (800ade4 <_write_r+0x20>)
 800adc8:	4604      	mov	r4, r0
 800adca:	4608      	mov	r0, r1
 800adcc:	4611      	mov	r1, r2
 800adce:	2200      	movs	r2, #0
 800add0:	602a      	str	r2, [r5, #0]
 800add2:	461a      	mov	r2, r3
 800add4:	f7f5 fbf8 	bl	80005c8 <_write>
 800add8:	1c43      	adds	r3, r0, #1
 800adda:	d102      	bne.n	800ade2 <_write_r+0x1e>
 800addc:	682b      	ldr	r3, [r5, #0]
 800adde:	b103      	cbz	r3, 800ade2 <_write_r+0x1e>
 800ade0:	6023      	str	r3, [r4, #0]
 800ade2:	bd38      	pop	{r3, r4, r5, pc}
 800ade4:	200093fc 	.word	0x200093fc

0800ade8 <_close_r>:
 800ade8:	b538      	push	{r3, r4, r5, lr}
 800adea:	4d06      	ldr	r5, [pc, #24]	; (800ae04 <_close_r+0x1c>)
 800adec:	2300      	movs	r3, #0
 800adee:	4604      	mov	r4, r0
 800adf0:	4608      	mov	r0, r1
 800adf2:	602b      	str	r3, [r5, #0]
 800adf4:	f7f6 fbf7 	bl	80015e6 <_close>
 800adf8:	1c43      	adds	r3, r0, #1
 800adfa:	d102      	bne.n	800ae02 <_close_r+0x1a>
 800adfc:	682b      	ldr	r3, [r5, #0]
 800adfe:	b103      	cbz	r3, 800ae02 <_close_r+0x1a>
 800ae00:	6023      	str	r3, [r4, #0]
 800ae02:	bd38      	pop	{r3, r4, r5, pc}
 800ae04:	200093fc 	.word	0x200093fc

0800ae08 <_fstat_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	4d07      	ldr	r5, [pc, #28]	; (800ae28 <_fstat_r+0x20>)
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	4604      	mov	r4, r0
 800ae10:	4608      	mov	r0, r1
 800ae12:	4611      	mov	r1, r2
 800ae14:	602b      	str	r3, [r5, #0]
 800ae16:	f7f6 fbf2 	bl	80015fe <_fstat>
 800ae1a:	1c43      	adds	r3, r0, #1
 800ae1c:	d102      	bne.n	800ae24 <_fstat_r+0x1c>
 800ae1e:	682b      	ldr	r3, [r5, #0]
 800ae20:	b103      	cbz	r3, 800ae24 <_fstat_r+0x1c>
 800ae22:	6023      	str	r3, [r4, #0]
 800ae24:	bd38      	pop	{r3, r4, r5, pc}
 800ae26:	bf00      	nop
 800ae28:	200093fc 	.word	0x200093fc

0800ae2c <_isatty_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d06      	ldr	r5, [pc, #24]	; (800ae48 <_isatty_r+0x1c>)
 800ae30:	2300      	movs	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	602b      	str	r3, [r5, #0]
 800ae38:	f7f6 fbf1 	bl	800161e <_isatty>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_isatty_r+0x1a>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_isatty_r+0x1a>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	200093fc 	.word	0x200093fc

0800ae4c <_lseek_r>:
 800ae4c:	b538      	push	{r3, r4, r5, lr}
 800ae4e:	4d07      	ldr	r5, [pc, #28]	; (800ae6c <_lseek_r+0x20>)
 800ae50:	4604      	mov	r4, r0
 800ae52:	4608      	mov	r0, r1
 800ae54:	4611      	mov	r1, r2
 800ae56:	2200      	movs	r2, #0
 800ae58:	602a      	str	r2, [r5, #0]
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	f7f6 fbea 	bl	8001634 <_lseek>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_lseek_r+0x1e>
 800ae64:	682b      	ldr	r3, [r5, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_lseek_r+0x1e>
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	200093fc 	.word	0x200093fc

0800ae70 <memmove>:
 800ae70:	4288      	cmp	r0, r1
 800ae72:	b510      	push	{r4, lr}
 800ae74:	eb01 0402 	add.w	r4, r1, r2
 800ae78:	d902      	bls.n	800ae80 <memmove+0x10>
 800ae7a:	4284      	cmp	r4, r0
 800ae7c:	4623      	mov	r3, r4
 800ae7e:	d807      	bhi.n	800ae90 <memmove+0x20>
 800ae80:	1e43      	subs	r3, r0, #1
 800ae82:	42a1      	cmp	r1, r4
 800ae84:	d008      	beq.n	800ae98 <memmove+0x28>
 800ae86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae8e:	e7f8      	b.n	800ae82 <memmove+0x12>
 800ae90:	4402      	add	r2, r0
 800ae92:	4601      	mov	r1, r0
 800ae94:	428a      	cmp	r2, r1
 800ae96:	d100      	bne.n	800ae9a <memmove+0x2a>
 800ae98:	bd10      	pop	{r4, pc}
 800ae9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aea2:	e7f7      	b.n	800ae94 <memmove+0x24>

0800aea4 <_realloc_r>:
 800aea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aea8:	4680      	mov	r8, r0
 800aeaa:	4614      	mov	r4, r2
 800aeac:	460e      	mov	r6, r1
 800aeae:	b921      	cbnz	r1, 800aeba <_realloc_r+0x16>
 800aeb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aeb4:	4611      	mov	r1, r2
 800aeb6:	f7fe bed9 	b.w	8009c6c <_malloc_r>
 800aeba:	b92a      	cbnz	r2, 800aec8 <_realloc_r+0x24>
 800aebc:	f7fe fe6a 	bl	8009b94 <_free_r>
 800aec0:	4625      	mov	r5, r4
 800aec2:	4628      	mov	r0, r5
 800aec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aec8:	f000 f82e 	bl	800af28 <_malloc_usable_size_r>
 800aecc:	4284      	cmp	r4, r0
 800aece:	4607      	mov	r7, r0
 800aed0:	d802      	bhi.n	800aed8 <_realloc_r+0x34>
 800aed2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aed6:	d812      	bhi.n	800aefe <_realloc_r+0x5a>
 800aed8:	4621      	mov	r1, r4
 800aeda:	4640      	mov	r0, r8
 800aedc:	f7fe fec6 	bl	8009c6c <_malloc_r>
 800aee0:	4605      	mov	r5, r0
 800aee2:	2800      	cmp	r0, #0
 800aee4:	d0ed      	beq.n	800aec2 <_realloc_r+0x1e>
 800aee6:	42bc      	cmp	r4, r7
 800aee8:	4622      	mov	r2, r4
 800aeea:	4631      	mov	r1, r6
 800aeec:	bf28      	it	cs
 800aeee:	463a      	movcs	r2, r7
 800aef0:	f7fe fe3a 	bl	8009b68 <memcpy>
 800aef4:	4631      	mov	r1, r6
 800aef6:	4640      	mov	r0, r8
 800aef8:	f7fe fe4c 	bl	8009b94 <_free_r>
 800aefc:	e7e1      	b.n	800aec2 <_realloc_r+0x1e>
 800aefe:	4635      	mov	r5, r6
 800af00:	e7df      	b.n	800aec2 <_realloc_r+0x1e>
	...

0800af04 <_read_r>:
 800af04:	b538      	push	{r3, r4, r5, lr}
 800af06:	4d07      	ldr	r5, [pc, #28]	; (800af24 <_read_r+0x20>)
 800af08:	4604      	mov	r4, r0
 800af0a:	4608      	mov	r0, r1
 800af0c:	4611      	mov	r1, r2
 800af0e:	2200      	movs	r2, #0
 800af10:	602a      	str	r2, [r5, #0]
 800af12:	461a      	mov	r2, r3
 800af14:	f7f6 fb4a 	bl	80015ac <_read>
 800af18:	1c43      	adds	r3, r0, #1
 800af1a:	d102      	bne.n	800af22 <_read_r+0x1e>
 800af1c:	682b      	ldr	r3, [r5, #0]
 800af1e:	b103      	cbz	r3, 800af22 <_read_r+0x1e>
 800af20:	6023      	str	r3, [r4, #0]
 800af22:	bd38      	pop	{r3, r4, r5, pc}
 800af24:	200093fc 	.word	0x200093fc

0800af28 <_malloc_usable_size_r>:
 800af28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af2c:	1f18      	subs	r0, r3, #4
 800af2e:	2b00      	cmp	r3, #0
 800af30:	bfbc      	itt	lt
 800af32:	580b      	ldrlt	r3, [r1, r0]
 800af34:	18c0      	addlt	r0, r0, r3
 800af36:	4770      	bx	lr

0800af38 <_init>:
 800af38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af3a:	bf00      	nop
 800af3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af3e:	bc08      	pop	{r3}
 800af40:	469e      	mov	lr, r3
 800af42:	4770      	bx	lr

0800af44 <_fini>:
 800af44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af46:	bf00      	nop
 800af48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af4a:	bc08      	pop	{r3}
 800af4c:	469e      	mov	lr, r3
 800af4e:	4770      	bx	lr
