In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldCommon.a_clang_-O3:

Args.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4args13getCGOptLevelEi>:
   0:	cmp	w0, #0x3
   4:	b.eq	10 <_ZN3lld4args13getCGOptLevelEi+0x10>  // b.none
   8:	b.ge	14 <_ZN3lld4args13getCGOptLevelEi+0x14>  // b.tcont
   c:	mov	w0, #0x2                   	// #2
  10:	ret
  14:	stp	x29, x30, [sp, #-16]!
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
  20:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  24:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
  28:	add	x0, x0, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x19                  	// #25
  38:	bl	0 <__assert_fail>

000000000000003c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl>:
  3c:	sub	sp, sp, #0xb0
  40:	stp	x29, x30, [sp, #128]
  44:	str	x21, [sp, #144]
  48:	stp	x20, x19, [sp, #160]
  4c:	add	x29, sp, #0x80
  50:	mov	x21, x2
  54:	mov	x20, x0
  58:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  5c:	cbz	x0, 1ec <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1b0>
  60:	ldr	w8, [x0, #56]
  64:	mov	x19, x0
  68:	cbz	w8, 204 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1c8>
  6c:	ldr	x8, [x19, #48]
  70:	ldr	x21, [x8]
  74:	cbz	x21, 88 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x4c>
  78:	mov	x0, x21
  7c:	bl	0 <strlen>
  80:	mov	x1, x0
  84:	b	8c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x50>
  88:	mov	x1, xzr
  8c:	sub	x3, x29, #0x30
  90:	mov	w2, #0xa                   	// #10
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm18getAsSignedIntegerENS_9StringRefEjRx>
  9c:	tbz	w0, #0, 188 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x14c>
  a0:	ldr	w8, [x19, #40]
  a4:	ldr	w9, [x20, #192]
  a8:	cmp	w9, w8
  ac:	b.ls	224 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e8>  // b.plast
  b0:	ldr	x9, [x20, #184]
  b4:	ldr	x0, [x9, x8, lsl #3]
  b8:	stur	x0, [x29, #-16]
  bc:	cbz	x0, c4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x88>
  c0:	bl	0 <strlen>
  c4:	adrp	x10, 0 <_ZN3lld4args13getCGOptLevelEi>
  c8:	mov	w8, #0x305                 	// #773
  cc:	sub	x9, x29, #0x10
  d0:	add	x10, x10, #0x0
  d4:	stur	x0, [x29, #-8]
  d8:	strh	w8, [sp, #40]
  dc:	stp	x9, x10, [sp, #24]
  e0:	ldr	w8, [x19, #56]
  e4:	cbz	w8, 204 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1c8>
  e8:	ldr	x8, [x19, #48]
  ec:	ldr	x9, [x8]
  f0:	adrp	x8, 0 <_ZN3lld4args13getCGOptLevelEi>
  f4:	add	x8, x8, #0x0
  f8:	ldrb	w10, [x9]
  fc:	cbz	w10, 190 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x154>
 100:	add	x10, sp, #0x18
 104:	mov	w11, #0x302                 	// #770
 108:	mov	w12, #0x103                 	// #259
 10c:	stp	x10, x9, [sp, #48]
 110:	mov	w9, #0x2                   	// #2
 114:	stp	x8, xzr, [sp]
 118:	strh	w11, [sp, #64]
 11c:	strh	w12, [sp, #16]
 120:	ldrb	w10, [sp, #65]
 124:	ldr	x11, [sp, #48]
 128:	mov	w12, #0x2                   	// #2
 12c:	add	x13, sp, #0x30
 130:	cmp	w10, #0x1
 134:	csel	w10, w9, w12, eq  // eq = none
 138:	mov	w14, #0x3                   	// #3
 13c:	csel	x9, x11, x13, eq  // eq = none
 140:	cmp	w10, #0x2
 144:	stp	x9, x8, [x29, #-48]
 148:	sturb	w10, [x29, #-32]
 14c:	sturb	w14, [x29, #-31]
 150:	b.ne	1dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a0>  // b.any
 154:	ldrb	w8, [x9, #16]
 158:	cbz	w8, 168 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x12c>
 15c:	ldrb	w8, [x9, #17]
 160:	cmp	w8, #0x1
 164:	b.ne	1dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a0>  // b.any
 168:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 16c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 170:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0xb8                  	// #184
 184:	bl	0 <__assert_fail>
 188:	ldur	x21, [x29, #-48]
 18c:	b	1ec <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1b0>
 190:	ldr	x9, [sp, #40]
 194:	ldur	q0, [sp, #24]
 198:	mov	w10, #0x103                 	// #259
 19c:	stp	x8, xzr, [sp]
 1a0:	str	x9, [sp, #64]
 1a4:	and	w9, w9, #0xff
 1a8:	cmp	w9, #0x1
 1ac:	str	q0, [sp, #48]
 1b0:	strh	w10, [sp, #16]
 1b4:	b.eq	1cc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x190>  // b.none
 1b8:	cbnz	w9, 120 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xe4>
 1bc:	mov	w8, #0x100                 	// #256
 1c0:	stp	xzr, xzr, [x29, #-48]
 1c4:	sturh	w8, [x29, #-32]
 1c8:	b	1dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a0>
 1cc:	ldr	q0, [sp]
 1d0:	ldr	x8, [sp, #16]
 1d4:	stur	q0, [x29, #-48]
 1d8:	stur	x8, [x29, #-32]
 1dc:	bl	0 <_ZN3lld12errorHandlerEv>
 1e0:	sub	x1, x29, #0x30
 1e4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 1e8:	mov	x21, xzr
 1ec:	mov	x0, x21
 1f0:	ldp	x20, x19, [sp, #160]
 1f4:	ldr	x21, [sp, #144]
 1f8:	ldp	x29, x30, [sp, #128]
 1fc:	add	sp, sp, #0xb0
 200:	ret
 204:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 208:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 20c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 210:	add	x0, x0, #0x0
 214:	add	x1, x1, #0x0
 218:	add	x3, x3, #0x0
 21c:	mov	w2, #0x99                  	// #153
 220:	bl	0 <__assert_fail>
 224:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 228:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 22c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 230:	add	x0, x0, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x3, x3, #0x0
 23c:	mov	w2, #0x95                  	// #149
 240:	bl	0 <__assert_fail>

0000000000000244 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi>:
 244:	sub	sp, sp, #0x70
 248:	stp	x29, x30, [sp, #16]
 24c:	stp	x28, x27, [sp, #32]
 250:	stp	x26, x25, [sp, #48]
 254:	stp	x24, x23, [sp, #64]
 258:	stp	x22, x21, [sp, #80]
 25c:	stp	x20, x19, [sp, #96]
 260:	add	x29, sp, #0x10
 264:	mov	w20, w1
 268:	str	w1, [sp, #8]
 26c:	add	x1, sp, #0x8
 270:	mov	w2, #0x1                   	// #1
 274:	mov	x21, x0
 278:	stp	xzr, xzr, [x8]
 27c:	str	x8, [sp]
 280:	str	xzr, [x8, #16]
 284:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 288:	ldr	x22, [x21, #8]
 28c:	lsr	x23, x0, #32
 290:	and	x8, x0, #0xffffffff
 294:	cmp	x8, x23
 298:	add	x25, x22, w0, uxtw #3
 29c:	b.eq	2d4 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x90>  // b.none
 2a0:	lsl	x9, x23, #3
 2a4:	cbz	w20, 5a8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x364>
 2a8:	mov	w21, w20
 2ac:	sub	x24, x9, x8, lsl #3
 2b0:	b	2c0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x7c>
 2b4:	subs	x24, x24, #0x8
 2b8:	add	x25, x25, #0x8
 2bc:	b.eq	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>  // b.none
 2c0:	ldr	x0, [x25]
 2c4:	cbz	x0, 2b4 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x70>
 2c8:	mov	x1, x21
 2cc:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 2d0:	tbz	w0, #0, 2b4 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x70>
 2d4:	add	x26, x22, x23, lsl #3
 2d8:	cmp	x25, x26
 2dc:	b.eq	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>  // b.none
 2e0:	mov	x28, xzr
 2e4:	cbz	w20, 454 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x210>
 2e8:	mov	x27, xzr
 2ec:	mov	w20, w20
 2f0:	mov	x22, #0x7ffffffffffffff0    	// #9223372036854775792
 2f4:	ldr	x8, [x25]
 2f8:	ldr	w9, [x8, #56]
 2fc:	cbz	w9, 5e8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x3a4>
 300:	ldr	x8, [x8, #48]
 304:	ldr	x23, [x8]
 308:	cbz	x23, 344 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x100>
 30c:	mov	x0, x23
 310:	bl	0 <strlen>
 314:	mov	x24, x0
 318:	ldr	x9, [sp]
 31c:	ldr	x8, [x9, #16]
 320:	cmp	x27, x8
 324:	b.eq	358 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x114>  // b.none
 328:	stp	x23, x24, [x27]
 32c:	add	x23, x27, #0x10
 330:	str	x23, [x9, #8]
 334:	add	x25, x25, #0x8
 338:	cmp	x25, x26
 33c:	b.ne	42c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1e8>  // b.any
 340:	b	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>
 344:	mov	x24, xzr
 348:	ldr	x9, [sp]
 34c:	ldr	x8, [x9, #16]
 350:	cmp	x27, x8
 354:	b.ne	328 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xe4>  // b.any
 358:	ldr	x21, [x9]
 35c:	sub	x8, x28, x21
 360:	cmp	x8, x22
 364:	b.eq	608 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x3c4>  // b.none
 368:	asr	x9, x8, #4
 36c:	cmp	x8, #0x0
 370:	csinc	x8, x9, xzr, ne  // ne = any
 374:	adds	x8, x8, x9
 378:	lsr	x10, x8, #59
 37c:	cset	w9, cs  // cs = hs, nlast
 380:	cmp	x10, #0x0
 384:	cset	w10, ne  // ne = any
 388:	orr	w9, w9, w10
 38c:	cmp	w9, #0x0
 390:	mov	x9, #0x7ffffffffffffff     	// #576460752303423487
 394:	csel	x19, x9, x8, ne  // ne = any
 398:	lsl	x0, x19, #4
 39c:	bl	0 <_Znwm>
 3a0:	subs	x8, x27, x21
 3a4:	add	x8, x0, x8
 3a8:	mov	x22, x0
 3ac:	stp	x23, x24, [x8]
 3b0:	mov	x8, x0
 3b4:	b.eq	3d0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x18c>  // b.none
 3b8:	mov	x9, x21
 3bc:	ldr	q0, [x9], #16
 3c0:	cmp	x27, x9
 3c4:	str	q0, [x8]
 3c8:	add	x8, x8, #0x10
 3cc:	b.ne	3bc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x178>  // b.any
 3d0:	cmp	x27, x28
 3d4:	add	x23, x8, #0x10
 3d8:	b.eq	3f0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1ac>  // b.none
 3dc:	ldr	q0, [x27], #16
 3e0:	cmp	x28, x27
 3e4:	str	q0, [x23]
 3e8:	add	x23, x23, #0x10
 3ec:	b.ne	3dc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x198>  // b.any
 3f0:	cbz	x21, 3fc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1b8>
 3f4:	mov	x0, x21
 3f8:	bl	0 <_ZdlPv>
 3fc:	ldr	x9, [sp]
 400:	add	x8, x22, x19, lsl #4
 404:	stp	x22, x23, [x9]
 408:	mov	x22, #0x7ffffffffffffff0    	// #9223372036854775792
 40c:	str	x8, [x9, #16]
 410:	add	x25, x25, #0x8
 414:	cmp	x25, x26
 418:	b.ne	42c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1e8>  // b.any
 41c:	b	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>
 420:	add	x25, x25, #0x8
 424:	cmp	x26, x25
 428:	b.eq	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>  // b.none
 42c:	ldr	x0, [x25]
 430:	cbz	x0, 420 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1dc>
 434:	mov	x1, x20
 438:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 43c:	tbz	w0, #0, 420 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x1dc>
 440:	cmp	x26, x25
 444:	mov	x28, x23
 448:	mov	x27, x23
 44c:	b.ne	2f4 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xb0>  // b.any
 450:	b	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>
 454:	add	x8, x22, x23, lsl #3
 458:	mov	x24, xzr
 45c:	sub	x19, x8, #0x10
 460:	ldr	x8, [x25]
 464:	ldr	w9, [x8, #56]
 468:	cbz	w9, 5e8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x3a4>
 46c:	ldr	x8, [x8, #48]
 470:	ldr	x20, [sp]
 474:	ldr	x22, [x8]
 478:	cbz	x22, 4b0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x26c>
 47c:	mov	x0, x22
 480:	bl	0 <strlen>
 484:	mov	x23, x0
 488:	ldr	x8, [x20, #16]
 48c:	cmp	x24, x8
 490:	b.eq	4c0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x27c>  // b.none
 494:	stp	x22, x23, [x24]
 498:	add	x22, x24, #0x10
 49c:	str	x22, [x20, #8]
 4a0:	add	x8, x25, #0x8
 4a4:	cmp	x8, x26
 4a8:	b.ne	584 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x340>  // b.any
 4ac:	b	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>
 4b0:	mov	x23, xzr
 4b4:	ldr	x8, [x20, #16]
 4b8:	cmp	x24, x8
 4bc:	b.ne	494 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x250>  // b.any
 4c0:	ldr	x20, [x20]
 4c4:	mov	x9, #0x7ffffffffffffff0    	// #9223372036854775792
 4c8:	sub	x8, x28, x20
 4cc:	cmp	x8, x9
 4d0:	b.eq	608 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x3c4>  // b.none
 4d4:	asr	x9, x8, #4
 4d8:	cmp	x8, #0x0
 4dc:	csinc	x8, x9, xzr, ne  // ne = any
 4e0:	adds	x8, x8, x9
 4e4:	lsr	x10, x8, #59
 4e8:	cset	w9, cs  // cs = hs, nlast
 4ec:	cmp	x10, #0x0
 4f0:	cset	w10, ne  // ne = any
 4f4:	orr	w9, w9, w10
 4f8:	cmp	w9, #0x0
 4fc:	mov	x9, #0x7ffffffffffffff     	// #576460752303423487
 500:	csel	x27, x9, x8, ne  // ne = any
 504:	lsl	x0, x27, #4
 508:	bl	0 <_Znwm>
 50c:	subs	x8, x24, x20
 510:	add	x8, x0, x8
 514:	mov	x21, x0
 518:	stp	x22, x23, [x8]
 51c:	mov	x8, x0
 520:	b.eq	53c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x2f8>  // b.none
 524:	mov	x9, x20
 528:	ldr	q0, [x9], #16
 52c:	cmp	x24, x9
 530:	str	q0, [x8]
 534:	add	x8, x8, #0x10
 538:	b.ne	528 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x2e4>  // b.any
 53c:	cmp	x24, x28
 540:	add	x22, x8, #0x10
 544:	b.eq	55c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x318>  // b.none
 548:	ldr	q0, [x24], #16
 54c:	cmp	x28, x24
 550:	str	q0, [x22]
 554:	add	x22, x22, #0x10
 558:	b.ne	548 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x304>  // b.any
 55c:	cbz	x20, 568 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x324>
 560:	mov	x0, x20
 564:	bl	0 <_ZdlPv>
 568:	ldr	x9, [sp]
 56c:	add	x8, x21, x27, lsl #4
 570:	stp	x21, x22, [x9]
 574:	str	x8, [x9, #16]
 578:	add	x8, x25, #0x8
 57c:	cmp	x8, x26
 580:	b.eq	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>  // b.none
 584:	sub	x8, x19, x25
 588:	and	x8, x8, #0xfffffffffffffff8
 58c:	add	x8, x25, x8
 590:	add	x25, x8, #0x10
 594:	cmp	x25, x26
 598:	mov	x28, x22
 59c:	mov	x24, x22
 5a0:	b.ne	460 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x21c>  // b.any
 5a4:	b	5c8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x384>
 5a8:	sub	x9, x9, x8, lsl #3
 5ac:	sub	x9, x9, #0x8
 5b0:	add	x8, x8, x9, lsr #3
 5b4:	add	x8, x22, x8, lsl #3
 5b8:	add	x25, x8, #0x8
 5bc:	add	x26, x22, x23, lsl #3
 5c0:	cmp	x25, x26
 5c4:	b.ne	2e0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x9c>  // b.any
 5c8:	ldp	x20, x19, [sp, #96]
 5cc:	ldp	x22, x21, [sp, #80]
 5d0:	ldp	x24, x23, [sp, #64]
 5d4:	ldp	x26, x25, [sp, #48]
 5d8:	ldp	x28, x27, [sp, #32]
 5dc:	ldp	x29, x30, [sp, #16]
 5e0:	add	sp, sp, #0x70
 5e4:	ret
 5e8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 5ec:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 5f0:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 5f4:	add	x0, x0, #0x0
 5f8:	add	x1, x1, #0x0
 5fc:	add	x3, x3, #0x0
 600:	mov	w2, #0x99                  	// #153
 604:	bl	0 <__assert_fail>
 608:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 60c:	add	x0, x0, #0x0
 610:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000000614 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm>:
 614:	sub	sp, sp, #0xe0
 618:	stp	x29, x30, [sp, #128]
 61c:	stp	x28, x27, [sp, #144]
 620:	stp	x26, x25, [sp, #160]
 624:	stp	x24, x23, [sp, #176]
 628:	stp	x22, x21, [sp, #192]
 62c:	stp	x20, x19, [sp, #208]
 630:	add	x29, sp, #0x80
 634:	mov	w20, w1
 638:	stp	x2, x3, [x29, #-16]
 63c:	stur	w1, [x29, #-48]
 640:	sub	x1, x29, #0x30
 644:	mov	w2, #0x1                   	// #1
 648:	mov	x19, x4
 64c:	mov	x21, x0
 650:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 654:	ldr	x26, [x21, #8]
 658:	lsr	x8, x0, #32
 65c:	and	x22, x0, #0xffffffff
 660:	cmp	x8, x22
 664:	add	x24, x26, x8, lsl #3
 668:	add	x23, x26, w0, uxtw #3
 66c:	b.eq	6a4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x90>  // b.none
 670:	cbz	w20, 8f8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x2e4>
 674:	mov	w21, w20
 678:	b	688 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x74>
 67c:	sub	x24, x24, #0x8
 680:	cmp	x24, x23
 684:	b.eq	6a0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x8c>  // b.none
 688:	ldur	x0, [x24, #-8]
 68c:	cbz	x0, 67c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x68>
 690:	mov	x1, x21
 694:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 698:	tbz	w0, #0, 67c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x68>
 69c:	b	6a4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x90>
 6a0:	mov	x24, x23
 6a4:	cmp	x23, x24
 6a8:	b.eq	924 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x310>  // b.none
 6ac:	sub	x8, x29, #0x30
 6b0:	add	x25, x8, #0x10
 6b4:	cbz	w20, 7ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x198>
 6b8:	mov	w20, w20
 6bc:	mov	w26, #0x3d                  	// #61
 6c0:	b	6d0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xbc>
 6c4:	mov	x24, x23
 6c8:	cmp	x23, x24
 6cc:	b.eq	924 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x310>  // b.none
 6d0:	ldr	x8, [x24, #-8]!
 6d4:	ldr	w9, [x8, #56]
 6d8:	cbz	w9, 948 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x334>
 6dc:	ldr	x8, [x8, #48]
 6e0:	ldr	x0, [x8]
 6e4:	str	x0, [sp, #56]
 6e8:	cbz	x0, 6f0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xdc>
 6ec:	bl	0 <strlen>
 6f0:	str	x0, [sp, #64]
 6f4:	add	x0, sp, #0x38
 6f8:	add	x1, sp, #0x20
 6fc:	mov	w2, #0x1                   	// #1
 700:	mov	x3, xzr
 704:	strb	w26, [sp, #32]
 708:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
 70c:	cmn	x0, #0x1
 710:	b.eq	748 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x134>  // b.none
 714:	mov	x8, x0
 718:	ldp	x0, x9, [sp, #56]
 71c:	cmp	x9, x8
 720:	csel	x2, x9, x8, cc  // cc = lo, ul, last
 724:	csinc	x8, x9, x8, ls  // ls = plast
 728:	add	x22, x0, x8
 72c:	sub	x21, x9, x8
 730:	stp	x0, x2, [x29, #-48]
 734:	stp	x22, x21, [x29, #-32]
 738:	ldur	x8, [x29, #-8]
 73c:	cmp	x2, x8
 740:	b.eq	76c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x158>  // b.none
 744:	b	77c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x168>
 748:	ldur	q0, [sp, #56]
 74c:	mov	x21, xzr
 750:	mov	x22, xzr
 754:	stur	q0, [x29, #-48]
 758:	stp	xzr, xzr, [x25]
 75c:	ldp	x0, x2, [x29, #-48]
 760:	ldur	x8, [x29, #-8]
 764:	cmp	x2, x8
 768:	b.ne	77c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x168>  // b.any
 76c:	cbz	x2, 890 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x27c>
 770:	ldur	x1, [x29, #-16]
 774:	bl	0 <bcmp>
 778:	cbz	w0, 890 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x27c>
 77c:	cmp	x24, x23
 780:	b.ne	794 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x180>  // b.any
 784:	b	6c8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xb4>
 788:	sub	x24, x24, #0x8
 78c:	cmp	x24, x23
 790:	b.eq	6c4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xb0>  // b.none
 794:	ldur	x0, [x24, #-8]
 798:	cbz	x0, 788 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x174>
 79c:	mov	x1, x20
 7a0:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 7a4:	tbz	w0, #0, 788 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x174>
 7a8:	b	6c8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xb4>
 7ac:	mov	x8, #0xfffffffffffffffe    	// #-2
 7b0:	sub	x20, x8, x22
 7b4:	mov	w27, #0x3d                  	// #61
 7b8:	mov	x28, x24
 7bc:	ldr	x8, [x28, #-8]!
 7c0:	ldr	w9, [x8, #56]
 7c4:	cbz	w9, 948 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x334>
 7c8:	ldr	x8, [x8, #48]
 7cc:	ldr	x0, [x8]
 7d0:	str	x0, [sp, #56]
 7d4:	cbz	x0, 7dc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1c8>
 7d8:	bl	0 <strlen>
 7dc:	str	x0, [sp, #64]
 7e0:	add	x0, sp, #0x38
 7e4:	add	x1, sp, #0x20
 7e8:	mov	w2, #0x1                   	// #1
 7ec:	mov	x3, xzr
 7f0:	strb	w27, [sp, #32]
 7f4:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
 7f8:	cmn	x0, #0x1
 7fc:	b.eq	834 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x220>  // b.none
 800:	mov	x8, x0
 804:	ldp	x0, x9, [sp, #56]
 808:	cmp	x9, x8
 80c:	csel	x2, x9, x8, cc  // cc = lo, ul, last
 810:	csinc	x8, x9, x8, ls  // ls = plast
 814:	add	x22, x0, x8
 818:	sub	x21, x9, x8
 81c:	stp	x0, x2, [x29, #-48]
 820:	stp	x22, x21, [x29, #-32]
 824:	ldur	x8, [x29, #-8]
 828:	cmp	x2, x8
 82c:	b.eq	858 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x244>  // b.none
 830:	b	868 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x254>
 834:	ldur	q0, [sp, #56]
 838:	mov	x21, xzr
 83c:	mov	x22, xzr
 840:	stur	q0, [x29, #-48]
 844:	stp	xzr, xzr, [x25]
 848:	ldp	x0, x2, [x29, #-48]
 84c:	ldur	x8, [x29, #-8]
 850:	cmp	x2, x8
 854:	b.ne	868 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x254>  // b.any
 858:	cbz	x2, 890 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x27c>
 85c:	ldur	x1, [x29, #-16]
 860:	bl	0 <bcmp>
 864:	cbz	w0, 890 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x27c>
 868:	cmp	x28, x23
 86c:	b.eq	924 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x310>  // b.none
 870:	add	x8, x24, x20, lsl #3
 874:	sub	x8, x8, x26
 878:	and	x8, x8, #0xfffffffffffffff8
 87c:	sub	x8, x24, x8
 880:	sub	x24, x8, #0x10
 884:	cmp	x23, x24
 888:	b.ne	7b8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1a4>  // b.any
 88c:	b	924 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x310>
 890:	add	x3, sp, #0x38
 894:	mov	x0, x22
 898:	mov	x1, x21
 89c:	mov	w2, wzr
 8a0:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 8a4:	tbz	w0, #0, 920 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x30c>
 8a8:	mov	w8, #0x503                 	// #1283
 8ac:	adrp	x9, 0 <_ZN3lld4args13getCGOptLevelEi>
 8b0:	add	x9, x9, #0x0
 8b4:	sub	x10, x29, #0x10
 8b8:	strh	w8, [sp, #24]
 8bc:	adrp	x8, 0 <_ZN3lld4args13getCGOptLevelEi>
 8c0:	add	x11, sp, #0x8
 8c4:	add	x8, x8, #0x0
 8c8:	stp	x9, x10, [sp, #8]
 8cc:	mov	w9, #0x302                 	// #770
 8d0:	stp	x11, x8, [sp, #32]
 8d4:	add	x8, sp, #0x20
 8d8:	strh	w9, [sp, #48]
 8dc:	mov	w9, #0x502                 	// #1282
 8e0:	stp	x8, x25, [sp, #56]
 8e4:	strh	w9, [sp, #72]
 8e8:	bl	0 <_ZN3lld12errorHandlerEv>
 8ec:	add	x1, sp, #0x38
 8f0:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 8f4:	b	924 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x310>
 8f8:	lsl	x9, x8, #3
 8fc:	sub	x9, x9, x22, lsl #3
 900:	sub	x9, x9, #0x8
 904:	mov	x10, #0xffffffffffffffff    	// #-1
 908:	eor	x9, x10, x9, lsr #3
 90c:	add	x8, x8, x9
 910:	add	x24, x26, x8, lsl #3
 914:	cmp	x23, x24
 918:	b.ne	6ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x98>  // b.any
 91c:	b	924 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x310>
 920:	ldr	x19, [sp, #56]
 924:	mov	x0, x19
 928:	ldp	x20, x19, [sp, #208]
 92c:	ldp	x22, x21, [sp, #192]
 930:	ldp	x24, x23, [sp, #176]
 934:	ldp	x26, x25, [sp, #160]
 938:	ldp	x28, x27, [sp, #144]
 93c:	ldp	x29, x30, [sp, #128]
 940:	add	sp, sp, #0xe0
 944:	ret
 948:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 94c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 950:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 954:	add	x0, x0, #0x0
 958:	add	x1, x1, #0x0
 95c:	add	x3, x3, #0x0
 960:	mov	w2, #0x99                  	// #153
 964:	bl	0 <__assert_fail>

0000000000000968 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE>:
 968:	sub	sp, sp, #0xa0
 96c:	stp	x29, x30, [sp, #64]
 970:	stp	x28, x27, [sp, #80]
 974:	stp	x26, x25, [sp, #96]
 978:	stp	x24, x23, [sp, #112]
 97c:	stp	x22, x21, [sp, #128]
 980:	stp	x20, x19, [sp, #144]
 984:	add	x29, sp, #0x40
 988:	mov	x19, x8
 98c:	add	x8, sp, #0x20
 990:	add	x21, x8, #0x10
 994:	stp	x21, xzr, [sp, #32]
 998:	ldr	q0, [x0]
 99c:	sub	x0, x29, #0x10
 9a0:	add	x1, sp, #0x20
 9a4:	mov	w2, #0xa                   	// #10
 9a8:	mov	w3, #0xffffffff            	// #-1
 9ac:	mov	w4, #0x1                   	// #1
 9b0:	stur	q0, [x29, #-16]
 9b4:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
 9b8:	ldr	w8, [sp, #40]
 9bc:	ldr	x20, [sp, #32]
 9c0:	stp	xzr, xzr, [x19]
 9c4:	str	xzr, [x19, #16]
 9c8:	cbz	w8, b78 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x210>
 9cc:	str	x21, [sp, #8]
 9d0:	adrp	x21, 0 <_ZN3lld4args13getCGOptLevelEi>
 9d4:	mov	x28, xzr
 9d8:	mov	x24, xzr
 9dc:	add	x25, x20, x8, lsl #4
 9e0:	add	x21, x21, #0x0
 9e4:	b	9fc <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x94>
 9e8:	mov	x26, x24
 9ec:	add	x20, x20, #0x10
 9f0:	cmp	x20, x25
 9f4:	mov	x24, x26
 9f8:	b.eq	b70 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x208>  // b.none
 9fc:	ldr	q0, [x20]
 a00:	add	x0, sp, #0x10
 a04:	mov	w2, #0x6                   	// #6
 a08:	mov	x1, x21
 a0c:	mov	x3, xzr
 a10:	str	q0, [sp, #16]
 a14:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 a18:	ldp	x9, x8, [sp, #16]
 a1c:	mov	w2, #0x6                   	// #6
 a20:	mov	x3, #0xffffffffffffffff    	// #-1
 a24:	mov	x1, x21
 a28:	cmp	x0, x8
 a2c:	csel	x10, x0, x8, cc  // cc = lo, ul, last
 a30:	add	x9, x9, x10
 a34:	sub	x22, x8, x10
 a38:	sub	x0, x29, #0x10
 a3c:	stp	x9, x22, [x29, #-16]
 a40:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
 a44:	ldur	x8, [x29, #-8]
 a48:	add	x9, x0, #0x1
 a4c:	cmp	x9, x8
 a50:	csinc	x9, x8, x0, cs  // cs = hs, nlast
 a54:	sub	x9, x22, x9
 a58:	subs	x8, x8, x9
 a5c:	b.cc	ba8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x240>  // b.lo, b.ul, b.last
 a60:	ldur	x9, [x29, #-16]
 a64:	stp	x9, x8, [sp, #16]
 a68:	b.eq	9e8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x80>  // b.none
 a6c:	ldrb	w8, [x9]
 a70:	cmp	w8, #0x23
 a74:	b.eq	9e8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x80>  // b.none
 a78:	ldr	x8, [x19, #16]
 a7c:	cmp	x24, x8
 a80:	b.eq	a9c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x134>  // b.none
 a84:	ldr	q0, [sp, #16]
 a88:	add	x28, x24, #0x10
 a8c:	mov	x26, x28
 a90:	str	q0, [x24]
 a94:	str	x28, [x19, #8]
 a98:	b	9ec <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x84>
 a9c:	ldr	x22, [x19]
 aa0:	mov	x9, #0x7ffffffffffffff0    	// #9223372036854775792
 aa4:	sub	x8, x28, x22
 aa8:	cmp	x8, x9
 aac:	b.eq	bc8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x260>  // b.none
 ab0:	asr	x9, x8, #4
 ab4:	cmp	x8, #0x0
 ab8:	csinc	x8, x9, xzr, ne  // ne = any
 abc:	adds	x8, x8, x9
 ac0:	lsr	x10, x8, #59
 ac4:	cset	w9, cs  // cs = hs, nlast
 ac8:	cmp	x10, #0x0
 acc:	cset	w10, ne  // ne = any
 ad0:	orr	w9, w9, w10
 ad4:	cmp	w9, #0x0
 ad8:	mov	x9, #0x7ffffffffffffff     	// #576460752303423487
 adc:	csel	x27, x9, x8, ne  // ne = any
 ae0:	sub	x8, x24, x22
 ae4:	asr	x26, x8, #4
 ae8:	cbz	x27, afc <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x194>
 aec:	lsl	x0, x27, #4
 af0:	bl	0 <_Znwm>
 af4:	mov	x23, x0
 af8:	b	b00 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x198>
 afc:	mov	x23, xzr
 b00:	ldr	q0, [sp, #16]
 b04:	cmp	x24, x22
 b08:	mov	x8, x23
 b0c:	str	q0, [x23, x26, lsl #4]
 b10:	b.eq	b30 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1c8>  // b.none
 b14:	mov	x8, x23
 b18:	mov	x9, x22
 b1c:	ldr	q0, [x9], #16
 b20:	cmp	x24, x9
 b24:	str	q0, [x8]
 b28:	add	x8, x8, #0x10
 b2c:	b.ne	b1c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1b4>  // b.any
 b30:	cmp	x24, x28
 b34:	add	x26, x8, #0x10
 b38:	b.eq	b50 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1e8>  // b.none
 b3c:	ldr	q0, [x24], #16
 b40:	cmp	x28, x24
 b44:	str	q0, [x26]
 b48:	add	x26, x26, #0x10
 b4c:	b.ne	b3c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1d4>  // b.any
 b50:	cbz	x22, b5c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x1f4>
 b54:	mov	x0, x22
 b58:	bl	0 <_ZdlPv>
 b5c:	add	x8, x23, x27, lsl #4
 b60:	mov	x28, x26
 b64:	stp	x23, x26, [x19]
 b68:	str	x8, [x19, #16]
 b6c:	b	9ec <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x84>
 b70:	ldr	x20, [sp, #32]
 b74:	ldr	x21, [sp, #8]
 b78:	cmp	x20, x21
 b7c:	b.eq	b88 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x220>  // b.none
 b80:	mov	x0, x20
 b84:	bl	0 <free>
 b88:	ldp	x20, x19, [sp, #144]
 b8c:	ldp	x22, x21, [sp, #128]
 b90:	ldp	x24, x23, [sp, #112]
 b94:	ldp	x26, x25, [sp, #96]
 b98:	ldp	x28, x27, [sp, #80]
 b9c:	ldp	x29, x30, [sp, #64]
 ba0:	add	sp, sp, #0xa0
 ba4:	ret
 ba8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 bac:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 bb0:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 bb4:	add	x0, x0, #0x0
 bb8:	add	x1, x1, #0x0
 bbc:	add	x3, x3, #0x0
 bc0:	mov	w2, #0x28b                 	// #651
 bc4:	bl	0 <__assert_fail>
 bc8:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 bcc:	add	x0, x0, #0x0
 bd0:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000000bd4 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE>:
 bd4:	sub	sp, sp, #0x20
 bd8:	stp	x29, x30, [sp, #16]
 bdc:	add	x29, sp, #0x10
 be0:	stp	x0, x1, [sp]
 be4:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 be8:	add	x1, x1, #0x0
 bec:	mov	x0, sp
 bf0:	mov	w2, #0x4                   	// #4
 bf4:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
 bf8:	ldp	x8, x1, [sp]
 bfc:	mov	w2, #0x2                   	// #2
 c00:	tbz	w0, #0, c18 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x44>
 c04:	mov	x0, x8
 c08:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
 c0c:	ldp	x29, x30, [sp, #16]
 c10:	add	sp, sp, #0x20
 c14:	ret
 c18:	mov	x0, x8
 c1c:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
 c20:	ldp	x29, x30, [sp, #16]
 c24:	add	sp, sp, #0x20
 c28:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	mov	w19, w1
  1c:	str	w1, [sp, #8]
  20:	add	x1, sp, #0x8
  24:	mov	w2, #0x1                   	// #1
  28:	mov	x20, x0
  2c:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  30:	ldr	x23, [x20, #8]
  34:	lsr	x24, x0, #32
  38:	and	x8, x0, #0xffffffff
  3c:	cmp	x8, x24
  40:	add	x21, x23, w0, uxtw #3
  44:	b.ne	b0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xb0>  // b.any
  48:	add	x22, x23, x24, lsl #3
  4c:	cmp	x21, x22
  50:	b.eq	158 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x158>  // b.none
  54:	cbz	w19, e8 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xe8>
  58:	mov	w20, w19
  5c:	ldr	x19, [x21], #8
  60:	ldr	x8, [x19, #16]
  64:	cmp	x8, #0x0
  68:	csel	x8, x19, x8, eq  // eq = none
  6c:	ldrb	w9, [x8, #44]
  70:	cmp	x21, x22
  74:	orr	w9, w9, #0x1
  78:	strb	w9, [x8, #44]
  7c:	b.ne	90 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x90>  // b.any
  80:	b	15c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x15c>
  84:	add	x21, x21, #0x8
  88:	cmp	x22, x21
  8c:	b.eq	15c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x15c>  // b.none
  90:	ldr	x0, [x21]
  94:	cbz	x0, 84 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x84>
  98:	mov	x1, x20
  9c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  a0:	tbz	w0, #0, 84 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x84>
  a4:	cmp	x22, x21
  a8:	b.ne	5c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x5c>  // b.any
  ac:	b	15c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x15c>
  b0:	cbz	w19, 134 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x134>
  b4:	lsl	x9, x24, #3
  b8:	mov	w20, w19
  bc:	sub	x22, x9, x8, lsl #3
  c0:	b	d0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xd0>
  c4:	subs	x22, x22, #0x8
  c8:	add	x21, x21, #0x8
  cc:	b.eq	158 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x158>  // b.none
  d0:	ldr	x0, [x21]
  d4:	cbz	x0, c4 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xc4>
  d8:	mov	x1, x20
  dc:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  e0:	tbz	w0, #0, c4 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xc4>
  e4:	b	48 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x48>
  e8:	add	x8, x23, x24, lsl #3
  ec:	sub	x8, x8, #0x10
  f0:	mov	x9, x21
  f4:	ldr	x19, [x9], #8
  f8:	ldr	x10, [x19, #16]
  fc:	cmp	x10, #0x0
 100:	csel	x10, x19, x10, eq  // eq = none
 104:	ldrb	w11, [x10, #44]
 108:	cmp	x9, x22
 10c:	orr	w11, w11, #0x1
 110:	strb	w11, [x10, #44]
 114:	b.eq	15c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x15c>  // b.none
 118:	sub	x9, x8, x21
 11c:	and	x9, x9, #0xfffffffffffffff8
 120:	add	x9, x21, x9
 124:	add	x21, x9, #0x10
 128:	cmp	x21, x22
 12c:	b.ne	f0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xf0>  // b.any
 130:	b	15c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x15c>
 134:	lsl	x9, x24, #3
 138:	sub	x9, x9, x8, lsl #3
 13c:	sub	x9, x9, #0x8
 140:	add	x8, x8, x9, lsr #3
 144:	add	x8, x23, x8, lsl #3
 148:	add	x21, x8, #0x8
 14c:	add	x22, x23, x24, lsl #3
 150:	cmp	x21, x22
 154:	b.ne	54 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x54>  // b.any
 158:	mov	x19, xzr
 15c:	mov	x0, x19
 160:	ldp	x20, x19, [sp, #64]
 164:	ldp	x22, x21, [sp, #48]
 168:	ldp	x24, x23, [sp, #32]
 16c:	ldp	x29, x30, [sp, #16]
 170:	add	sp, sp, #0x50
 174:	ret

DWARF.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>:
   0:	sub	sp, sp, #0x130
   4:	stp	x29, x30, [sp, #208]
   8:	stp	x28, x27, [sp, #224]
   c:	stp	x26, x25, [sp, #240]
  10:	stp	x24, x23, [sp, #256]
  14:	stp	x22, x21, [sp, #272]
  18:	stp	x20, x19, [sp, #288]
  1c:	add	x29, sp, #0xd0
  20:	ldr	x20, [x1]
  24:	movi	v0.2d, #0x0
  28:	mov	x8, x0
  2c:	mov	x19, x0
  30:	str	xzr, [x1]
  34:	stur	q0, [x0, #24]
  38:	stur	q0, [x0, #40]
  3c:	str	x20, [x0]
  40:	str	q0, [x8, #8]!
  44:	str	wzr, [x0, #56]
  48:	mov	x0, x20
  4c:	str	x8, [sp, #16]
  50:	bl	0 <_ZN4llvm12DWARFContext16parseNormalUnitsEv>
  54:	ldr	w8, [x20, #72]
  58:	ldr	x27, [x20, #16]
  5c:	cmn	w8, #0x1
  60:	b.eq	6c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6c>  // b.none
  64:	cbnz	w8, 74 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x74>
  68:	b	404 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x404>
  6c:	ldr	w8, [x20, #24]
  70:	cbz	w8, 404 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x404>
  74:	add	x28, x27, w8, uxtw #3
  78:	add	x25, x19, #0x10
  7c:	add	x8, x19, #0x18
  80:	stp	x25, x8, [sp, #24]
  84:	add	x8, x19, #0x20
  88:	adrp	x20, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
  8c:	str	x8, [sp, #8]
  90:	add	x8, sp, #0x60
  94:	add	x20, x20, #0x0
  98:	add	x8, x8, #0x10
  9c:	str	x8, [sp]
  a0:	b	b4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xb4>
  a4:	stur	xzr, [x29, #-32]
  a8:	add	x27, x27, #0x8
  ac:	cmp	x27, x28
  b0:	b.eq	404 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x404>  // b.none
  b4:	ldr	x0, [x19]
  b8:	ldr	x1, [x27]
  bc:	sub	x8, x29, #0x20
  c0:	sub	x3, x29, #0x10
  c4:	mov	x2, x20
  c8:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitENS_12function_refIFvNS_5ErrorEEEE>
  cc:	ldurb	w11, [x29, #-24]
  d0:	ubfiz	w10, w11, #1, #1
  d4:	and	w9, w11, #0xfffffffd
  d8:	orr	w8, w10, w9
  dc:	sturb	w8, [x29, #-24]
  e0:	tbnz	w11, #0, 118 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x118>
  e4:	cbnz	w10, 444 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x444>
  e8:	ldur	x26, [x29, #-32]
  ec:	cbz	x26, 13c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x13c>
  f0:	ldr	x9, [sp, #32]
  f4:	ldr	x8, [x25]
  f8:	ldr	x9, [x9]
  fc:	cmp	x8, x9
 100:	b.eq	148 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x148>  // b.none
 104:	str	x26, [x8]
 108:	ldr	x8, [x25]
 10c:	mov	x9, x25
 110:	add	x8, x8, #0x8
 114:	b	1e4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1e4>
 118:	ldur	x8, [x29, #-32]
 11c:	sub	x0, x29, #0x28
 120:	sturb	w9, [x29, #-24]
 124:	orr	x8, x8, #0x1
 128:	stp	x8, xzr, [x29, #-40]
 12c:	bl	460 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>
 130:	ldur	x8, [x29, #-40]
 134:	cbnz	x8, 44c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x44c>
 138:	ldurb	w8, [x29, #-24]
 13c:	tbnz	w8, #1, 444 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x444>
 140:	tbz	w8, #0, a8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa8>
 144:	b	3d4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3d4>
 148:	ldr	x9, [sp, #16]
 14c:	ldr	x22, [x9]
 150:	sub	x23, x8, x22
 154:	mov	x8, #0x7ffffffffffffff8    	// #9223372036854775800
 158:	cmp	x23, x8
 15c:	b.eq	454 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x454>  // b.none
 160:	asr	x21, x23, #3
 164:	cmp	x23, #0x0
 168:	csinc	x8, x21, xzr, ne  // ne = any
 16c:	adds	x8, x8, x21
 170:	lsr	x10, x8, #60
 174:	cset	w9, cs  // cs = hs, nlast
 178:	cmp	x10, #0x0
 17c:	cset	w10, ne  // ne = any
 180:	orr	w9, w9, w10
 184:	cmp	w9, #0x0
 188:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
 18c:	csel	x20, x9, x8, ne  // ne = any
 190:	cbz	x20, 3ec <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3ec>
 194:	lsl	x0, x20, #3
 198:	bl	0 <_Znwm>
 19c:	mov	x24, x0
 1a0:	add	x21, x24, x21, lsl #3
 1a4:	cmp	x23, #0x1
 1a8:	str	x26, [x21]
 1ac:	b.lt	1c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c0>  // b.tstop
 1b0:	mov	x0, x24
 1b4:	mov	x1, x22
 1b8:	mov	x2, x23
 1bc:	bl	0 <memmove>
 1c0:	add	x21, x21, #0x8
 1c4:	cbz	x22, 1d0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1d0>
 1c8:	mov	x0, x22
 1cc:	bl	0 <_ZdlPv>
 1d0:	ldr	x8, [sp, #16]
 1d4:	ldr	x9, [sp, #32]
 1d8:	str	x24, [x8]
 1dc:	add	x8, x24, x20, lsl #3
 1e0:	str	x21, [x25]
 1e4:	str	x8, [x9]
 1e8:	ldr	x22, [x27]
 1ec:	mov	w1, wzr
 1f0:	mov	x0, x22
 1f4:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
 1f8:	ldr	x20, [x22, #544]
 1fc:	ldr	x21, [x22, #552]
 200:	cmp	x20, x21
 204:	b.eq	3bc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3bc>  // b.none
 208:	add	x22, x26, #0x8
 20c:	b	21c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x21c>
 210:	add	x20, x20, #0x18
 214:	cmp	x20, x21
 218:	b.eq	3bc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3bc>  // b.none
 21c:	ldr	x8, [x27]
 220:	stp	x8, x20, [x29, #-56]
 224:	cbz	x20, 424 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x424>
 228:	cbz	x8, 424 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x424>
 22c:	ldr	x8, [x20, #16]
 230:	cbz	x8, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 234:	ldrh	w8, [x8, #4]
 238:	cmp	w8, #0x34
 23c:	b.ne	210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>  // b.any
 240:	add	x8, sp, #0x60
 244:	sub	x0, x29, #0x38
 248:	mov	w1, #0x3f                  	// #63
 24c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 250:	ldrb	w8, [sp, #144]
 254:	cbz	w8, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 258:	add	x0, sp, #0x60
 25c:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 260:	tst	x1, #0xff
 264:	b.eq	210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>  // b.none
 268:	cbz	x0, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 26c:	add	x8, sp, #0x60
 270:	sub	x0, x29, #0x38
 274:	mov	w1, #0x3a                  	// #58
 278:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 27c:	ldrb	w8, [sp, #144]
 280:	cbz	w8, 2ac <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2ac>
 284:	add	x0, sp, #0x60
 288:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 28c:	tst	x1, #0xff
 290:	b.eq	2ac <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2ac>  // b.none
 294:	mov	x23, x0
 298:	and	x1, x23, #0xffffffff
 29c:	mov	x0, x22
 2a0:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
 2a4:	tbz	w0, #0, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 2a8:	b	2c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2c0>
 2ac:	mov	x23, xzr
 2b0:	and	x1, x23, #0xffffffff
 2b4:	mov	x0, x22
 2b8:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
 2bc:	tbz	w0, #0, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 2c0:	add	x8, sp, #0x60
 2c4:	sub	x0, x29, #0x38
 2c8:	mov	w1, #0x3b                  	// #59
 2cc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 2d0:	ldrb	w8, [sp, #144]
 2d4:	cbz	w8, 2f0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2f0>
 2d8:	add	x0, sp, #0x60
 2dc:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 2e0:	tst	x1, #0xff
 2e4:	b.eq	2f0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2f0>  // b.none
 2e8:	mov	x24, x0
 2ec:	b	2f4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2f4>
 2f0:	mov	x24, xzr
 2f4:	add	x8, sp, #0x60
 2f8:	sub	x0, x29, #0x38
 2fc:	mov	w1, #0x6e                  	// #110
 300:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 304:	add	x8, sp, #0x28
 308:	sub	x0, x29, #0x38
 30c:	mov	w1, #0x3                   	// #3
 310:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 314:	ldrb	w8, [sp, #88]
 318:	cbz	w8, 33c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x33c>
 31c:	add	x0, sp, #0x28
 320:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
 324:	tst	x1, #0xff
 328:	b.eq	33c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x33c>  // b.none
 32c:	mov	x25, x0
 330:	ldrb	w8, [sp, #144]
 334:	cbnz	w8, 34c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x34c>
 338:	b	360 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x360>
 33c:	adrp	x25, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 340:	add	x25, x25, #0x0
 344:	ldrb	w8, [sp, #144]
 348:	cbz	w8, 360 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x360>
 34c:	add	x0, sp, #0x60
 350:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
 354:	tst	x1, #0xff
 358:	b.eq	360 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x360>  // b.none
 35c:	mov	x25, x0
 360:	cbz	x25, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 364:	mov	x0, x25
 368:	bl	0 <strlen>
 36c:	cbz	x0, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 370:	stp	x25, x0, [sp, #96]
 374:	ldr	x0, [sp, #8]
 378:	add	x1, sp, #0x60
 37c:	add	x2, sp, #0x28
 380:	str	x26, [sp, #112]
 384:	stp	w23, w24, [sp, #120]
 388:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 38c:	tbnz	w0, #0, 210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 390:	ldr	x3, [sp, #40]
 394:	ldr	x0, [sp, #8]
 398:	add	x1, sp, #0x60
 39c:	add	x2, sp, #0x60
 3a0:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 3a4:	ldr	q0, [sp, #96]
 3a8:	ldr	x8, [sp]
 3ac:	str	q0, [x0]
 3b0:	ldr	q0, [x8]
 3b4:	str	q0, [x0, #16]
 3b8:	b	210 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x210>
 3bc:	ldurb	w8, [x29, #-24]
 3c0:	tbnz	w8, #1, 444 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x444>
 3c4:	ldr	x25, [sp, #24]
 3c8:	adrp	x20, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 3cc:	add	x20, x20, #0x0
 3d0:	tbz	w8, #0, a8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa8>
 3d4:	ldur	x0, [x29, #-32]
 3d8:	cbz	x0, a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa4>
 3dc:	ldr	x8, [x0]
 3e0:	ldr	x8, [x8, #8]
 3e4:	blr	x8
 3e8:	b	a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa4>
 3ec:	mov	x24, xzr
 3f0:	add	x21, x24, x21, lsl #3
 3f4:	cmp	x23, #0x1
 3f8:	str	x26, [x21]
 3fc:	b.ge	1b0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1b0>  // b.tcont
 400:	b	1c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c0>
 404:	ldp	x20, x19, [sp, #288]
 408:	ldp	x22, x21, [sp, #272]
 40c:	ldp	x24, x23, [sp, #256]
 410:	ldp	x26, x25, [sp, #240]
 414:	ldp	x28, x27, [sp, #224]
 418:	ldp	x29, x30, [sp, #208]
 41c:	add	sp, sp, #0x130
 420:	ret
 424:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 428:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 42c:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 430:	add	x0, x0, #0x0
 434:	add	x1, x1, #0x0
 438:	add	x3, x3, #0x0
 43c:	mov	w2, #0x3c                  	// #60
 440:	bl	0 <__assert_fail>
 444:	sub	x0, x29, #0x20
 448:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 44c:	sub	x0, x29, #0x28
 450:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 454:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 458:	add	x0, x0, #0x0
 45c:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000000460 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>:
 460:	sub	sp, sp, #0xa0
 464:	stp	x29, x30, [sp, #112]
 468:	str	x21, [sp, #128]
 46c:	stp	x20, x19, [sp, #144]
 470:	add	x29, sp, #0x70
 474:	ldr	x8, [x0]
 478:	str	xzr, [x0]
 47c:	tst	x8, #0xfffffffffffffffe
 480:	and	x19, x8, #0xfffffffffffffffe
 484:	cset	w8, ne  // ne = any
 488:	orr	x8, x19, x8
 48c:	stp	xzr, x8, [sp]
 490:	cbz	x19, 588 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x128>
 494:	str	xzr, [sp, #8]
 498:	ldr	x8, [x19]
 49c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 4a0:	mov	x0, x19
 4a4:	ldr	x8, [x8, #48]
 4a8:	ldr	x1, [x1]
 4ac:	blr	x8
 4b0:	tbz	w0, #0, 594 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x134>
 4b4:	mov	w8, #0x1                   	// #1
 4b8:	str	x8, [sp, #16]
 4bc:	ldp	x21, x20, [x19, #8]
 4c0:	cmp	x21, x20
 4c4:	b.eq	5c0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x160>  // b.none
 4c8:	mov	w8, #0x1                   	// #1
 4cc:	stur	x8, [x29, #-40]
 4d0:	ldr	x8, [x21]
 4d4:	add	x0, x29, #0x18
 4d8:	sub	x1, x29, #0x8
 4dc:	str	xzr, [x21]
 4e0:	stur	x8, [x29, #-8]
 4e4:	bl	a1c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 4e8:	add	x8, sp, #0x18
 4ec:	sub	x0, x29, #0x28
 4f0:	add	x1, x29, #0x18
 4f4:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 4f8:	ldr	x8, [sp, #24]
 4fc:	ldr	x9, [x29, #24]
 500:	orr	x8, x8, #0x1
 504:	stp	x8, xzr, [sp, #16]
 508:	cbnz	x9, 580 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x120>
 50c:	add	x21, x21, #0x8
 510:	ldur	x0, [x29, #-8]
 514:	cbz	x0, 524 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0xc4>
 518:	ldr	x8, [x0]
 51c:	ldr	x8, [x8, #8]
 520:	blr	x8
 524:	ldur	x8, [x29, #-40]
 528:	stur	xzr, [x29, #-8]
 52c:	cbnz	x8, 614 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x1b4>
 530:	cmp	x20, x21
 534:	b.eq	5c0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x160>  // b.none
 538:	ldr	x8, [sp, #16]
 53c:	add	x0, x29, #0x18
 540:	sub	x1, x29, #0x8
 544:	orr	x8, x8, #0x1
 548:	stur	x8, [x29, #-40]
 54c:	ldr	x8, [x21]
 550:	str	xzr, [x21], #8
 554:	stur	x8, [x29, #-8]
 558:	bl	a1c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 55c:	add	x8, sp, #0x18
 560:	sub	x0, x29, #0x28
 564:	add	x1, x29, #0x18
 568:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 56c:	ldr	x8, [sp, #24]
 570:	ldr	x9, [x29, #24]
 574:	orr	x8, x8, #0x1
 578:	stp	x8, xzr, [sp, #16]
 57c:	cbz	x9, 510 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0xb0>
 580:	add	x0, x29, #0x18
 584:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 588:	mov	w8, #0x1                   	// #1
 58c:	str	x8, [sp, #16]
 590:	b	5d0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x170>
 594:	add	x0, sp, #0x10
 598:	add	x1, sp, #0x18
 59c:	str	x19, [sp, #24]
 5a0:	bl	a1c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 5a4:	ldr	x0, [sp, #24]
 5a8:	cbz	x0, 5b8 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x158>
 5ac:	ldr	x8, [x0]
 5b0:	ldr	x8, [x8, #8]
 5b4:	blr	x8
 5b8:	str	xzr, [sp, #24]
 5bc:	b	5d0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x170>
 5c0:	ldr	x8, [x19]
 5c4:	mov	x0, x19
 5c8:	ldr	x8, [x8, #8]
 5cc:	blr	x8
 5d0:	ldr	x8, [sp, #16]
 5d4:	tst	x8, #0xfffffffffffffffe
 5d8:	and	x9, x8, #0xfffffffffffffffe
 5dc:	cset	w8, ne  // ne = any
 5e0:	orr	x8, x9, x8
 5e4:	str	x8, [sp, #16]
 5e8:	cbnz	x9, 61c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x1bc>
 5ec:	cbnz	x8, 68c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x22c>
 5f0:	ldr	x8, [sp, #8]
 5f4:	cbnz	x8, 694 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x234>
 5f8:	ldr	x8, [sp]
 5fc:	cbnz	x8, 69c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x23c>
 600:	ldp	x20, x19, [sp, #144]
 604:	ldr	x21, [sp, #128]
 608:	ldp	x29, x30, [sp, #112]
 60c:	add	sp, sp, #0xa0
 610:	ret
 614:	sub	x0, x29, #0x28
 618:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 61c:	sturb	wzr, [x29, #-24]
 620:	stp	xzr, xzr, [sp, #40]
 624:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
 628:	ldr	x10, [x10]
 62c:	sub	x8, x29, #0x28
 630:	mov	w9, #0x1                   	// #1
 634:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 638:	add	x11, x8, #0x10
 63c:	str	w9, [sp, #56]
 640:	add	x9, x10, #0x10
 644:	add	x1, x1, #0x0
 648:	add	x0, sp, #0x18
 64c:	stp	x11, xzr, [x29, #-40]
 650:	stp	x9, xzr, [sp, #24]
 654:	str	x8, [sp, #64]
 658:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 65c:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 660:	add	x1, x1, #0x0
 664:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 668:	add	x1, sp, #0x10
 66c:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 670:	add	x0, sp, #0x18
 674:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 678:	ldr	x0, [x0]
 67c:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 680:	add	x1, x1, #0x0
 684:	mov	w2, #0x2c9                 	// #713
 688:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 68c:	add	x0, sp, #0x10
 690:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 694:	add	x0, sp, #0x8
 698:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 69c:	mov	x0, sp
 6a0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

00000000000006a4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE>:
 6a4:	sub	sp, sp, #0xa0
 6a8:	stp	x29, x30, [sp, #96]
 6ac:	stp	x24, x23, [sp, #112]
 6b0:	stp	x22, x21, [sp, #128]
 6b4:	stp	x20, x19, [sp, #144]
 6b8:	add	x29, sp, #0x60
 6bc:	add	x20, x0, #0x20
 6c0:	mov	x21, x0
 6c4:	stp	x1, x2, [x29, #-24]
 6c8:	sub	x1, x29, #0x18
 6cc:	mov	x2, sp
 6d0:	mov	x0, x20
 6d4:	mov	x19, x8
 6d8:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 6dc:	ldr	x8, [x21, #40]
 6e0:	ldr	w9, [x21, #56]
 6e4:	ldr	x10, [sp]
 6e8:	tst	w0, #0x1
 6ec:	add	x8, x8, x9, lsl #5
 6f0:	csel	x23, x10, x8, ne  // ne = any
 6f4:	cmp	x8, x23
 6f8:	b.eq	7a0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xfc>  // b.none
 6fc:	add	x8, sp, #0x28
 700:	add	x22, x8, #0x10
 704:	ldr	x21, [x21, #32]
 708:	stp	x22, xzr, [sp, #40]
 70c:	strb	wzr, [sp, #56]
 710:	ldr	x8, [x23, #16]
 714:	ldr	w1, [x23, #24]
 718:	add	x5, sp, #0x28
 71c:	mov	w4, #0x2                   	// #2
 720:	add	x0, x8, #0x8
 724:	mov	w6, #0x2                   	// #2
 728:	mov	x2, xzr
 72c:	mov	x3, xzr
 730:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
 734:	tbz	w0, #0, 7ac <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x108>
 738:	ldr	x8, [x20]
 73c:	cmp	x8, x21
 740:	b.ne	850 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1ac>  // b.any
 744:	ldp	x20, x21, [sp, #40]
 748:	mov	x8, sp
 74c:	add	x24, x8, #0x10
 750:	str	x24, [sp]
 754:	cbnz	x20, 75c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xb8>
 758:	cbnz	x21, 870 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1cc>
 75c:	cmp	x21, #0x10
 760:	mov	x0, x24
 764:	stur	x21, [x29, #-8]
 768:	b.cc	788 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xe4>  // b.lo, b.ul, b.last
 76c:	mov	x0, sp
 770:	sub	x1, x29, #0x8
 774:	mov	x2, xzr
 778:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 77c:	ldur	x8, [x29, #-8]
 780:	str	x0, [sp]
 784:	str	x8, [sp, #16]
 788:	cbz	x21, 7e8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x144>
 78c:	cmp	x21, #0x1
 790:	b.ne	7dc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x138>  // b.any
 794:	ldrb	w8, [x20]
 798:	strb	w8, [x0]
 79c:	b	7e8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x144>
 7a0:	strb	wzr, [x19]
 7a4:	strb	wzr, [x19, #40]
 7a8:	b	7c4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x120>
 7ac:	strb	wzr, [x19]
 7b0:	strb	wzr, [x19, #40]
 7b4:	ldr	x0, [sp, #40]
 7b8:	cmp	x0, x22
 7bc:	b.eq	7c4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x120>  // b.none
 7c0:	bl	0 <_ZdlPv>
 7c4:	ldp	x20, x19, [sp, #144]
 7c8:	ldp	x22, x21, [sp, #128]
 7cc:	ldp	x24, x23, [sp, #112]
 7d0:	ldp	x29, x30, [sp, #96]
 7d4:	add	sp, sp, #0xa0
 7d8:	ret
 7dc:	mov	x1, x20
 7e0:	mov	x2, x21
 7e4:	bl	0 <memcpy>
 7e8:	ldur	x8, [x29, #-8]
 7ec:	ldr	x9, [sp]
 7f0:	add	x10, x19, #0x10
 7f4:	str	x8, [sp, #8]
 7f8:	strb	wzr, [x9, x8]
 7fc:	ldr	x9, [sp]
 800:	ldr	w8, [x23, #28]
 804:	str	x10, [x19]
 808:	cmp	x9, x24
 80c:	str	w8, [sp, #32]
 810:	b.eq	824 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x180>  // b.none
 814:	ldr	x10, [sp, #16]
 818:	str	x9, [x19]
 81c:	str	x10, [x19, #16]
 820:	b	82c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x188>
 824:	ldr	q0, [x24]
 828:	str	q0, [x10]
 82c:	ldr	x9, [sp, #8]
 830:	str	w8, [x19, #32]
 834:	mov	w8, #0x1                   	// #1
 838:	strb	w8, [x19, #40]
 83c:	str	x9, [x19, #8]
 840:	ldr	x0, [sp, #40]
 844:	cmp	x0, x22
 848:	b.ne	7c0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x11c>  // b.any
 84c:	b	7c4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x120>
 850:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 854:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 858:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 85c:	add	x0, x0, #0x0
 860:	add	x1, x1, #0x0
 864:	add	x3, x3, #0x0
 868:	mov	w2, #0x4b9                 	// #1209
 86c:	bl	0 <__assert_fail>
 870:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 874:	add	x0, x0, #0x0
 878:	bl	0 <_ZSt19__throw_logic_errorPKc>

000000000000087c <_ZN3lld10DWARFCache13getDILineInfoEmm>:
 87c:	sub	sp, sp, #0xc0
 880:	stp	x29, x30, [sp, #112]
 884:	stp	x26, x25, [sp, #128]
 888:	stp	x24, x23, [sp, #144]
 88c:	stp	x22, x21, [sp, #160]
 890:	stp	x20, x19, [sp, #176]
 894:	add	x29, sp, #0x70
 898:	adrp	x11, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 89c:	add	x11, x11, #0x0
 8a0:	ldr	x11, [x11]
 8a4:	add	x9, sp, #0x8
 8a8:	mov	w10, #0x3e                  	// #62
 8ac:	mov	w12, #0x9                   	// #9
 8b0:	add	x22, x9, #0x10
 8b4:	add	x23, x9, #0x30
 8b8:	strb	wzr, [sp, #72]
 8bc:	strb	wzr, [sp, #88]
 8c0:	stp	xzr, xzr, [sp, #96]
 8c4:	strh	w10, [sp, #32]
 8c8:	strh	w10, [sp, #64]
 8cc:	stp	x22, x12, [sp, #8]
 8d0:	stp	x23, x12, [sp, #40]
 8d4:	str	x11, [sp, #24]
 8d8:	str	x11, [sp, #56]
 8dc:	ldp	x25, x26, [x0, #8]
 8e0:	mov	x19, x8
 8e4:	cmp	x25, x26
 8e8:	b.eq	948 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xcc>  // b.none
 8ec:	mov	x20, x2
 8f0:	mov	x21, x1
 8f4:	add	x24, x9, #0x40
 8f8:	ldr	x0, [x25], #8
 8fc:	add	x5, sp, #0x8
 900:	mov	w4, #0x2                   	// #2
 904:	mov	x1, x21
 908:	mov	x2, x20
 90c:	mov	x3, xzr
 910:	bl	0 <_ZNK4llvm14DWARFDebugLine9LineTable25getFileLineInfoForAddressENS_6object16SectionedAddressEPKcNS_19DILineInfoSpecifier16FileLineInfoKindERNS_10DILineInfoE>
 914:	tbnz	w0, #0, 97c <_ZN3lld10DWARFCache13getDILineInfoEmm+0x100>
 918:	cmp	x26, x25
 91c:	b.ne	8f8 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x7c>  // b.any
 920:	ldr	x0, [sp, #40]
 924:	strb	wzr, [x19]
 928:	strb	wzr, [x19, #104]
 92c:	cmp	x0, x23
 930:	b.eq	950 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xd4>  // b.none
 934:	bl	0 <_ZdlPv>
 938:	ldr	x0, [sp, #8]
 93c:	cmp	x0, x22
 940:	b.ne	95c <_ZN3lld10DWARFCache13getDILineInfoEmm+0xe0>  // b.any
 944:	b	960 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xe4>
 948:	strb	wzr, [x19]
 94c:	strb	wzr, [x19, #104]
 950:	ldr	x0, [sp, #8]
 954:	cmp	x0, x22
 958:	b.eq	960 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xe4>  // b.none
 95c:	bl	0 <_ZdlPv>
 960:	ldp	x20, x19, [sp, #176]
 964:	ldp	x22, x21, [sp, #160]
 968:	ldp	x24, x23, [sp, #144]
 96c:	ldp	x26, x25, [sp, #128]
 970:	ldp	x29, x30, [sp, #112]
 974:	add	sp, sp, #0xc0
 978:	ret
 97c:	ldr	x8, [sp, #8]
 980:	add	x9, x19, #0x10
 984:	str	x9, [x19]
 988:	cmp	x8, x22
 98c:	b.eq	9a0 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x124>  // b.none
 990:	ldr	x9, [sp, #24]
 994:	str	x8, [x19]
 998:	str	x9, [x19, #16]
 99c:	b	9a8 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x12c>
 9a0:	ldr	q0, [x22]
 9a4:	str	q0, [x9]
 9a8:	ldr	x8, [sp, #40]
 9ac:	ldr	x10, [sp, #16]
 9b0:	add	x9, x19, #0x30
 9b4:	stp	x22, xzr, [sp, #8]
 9b8:	cmp	x8, x23
 9bc:	strb	wzr, [sp, #24]
 9c0:	str	x10, [x19, #8]
 9c4:	str	x9, [x19, #32]
 9c8:	b.eq	9dc <_ZN3lld10DWARFCache13getDILineInfoEmm+0x160>  // b.none
 9cc:	ldr	x9, [sp, #56]
 9d0:	str	x8, [x19, #32]
 9d4:	str	x9, [x19, #48]
 9d8:	b	9e4 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x168>
 9dc:	ldr	q0, [x23]
 9e0:	str	q0, [x9]
 9e4:	ldr	x8, [sp, #48]
 9e8:	stp	x23, xzr, [sp, #40]
 9ec:	strb	wzr, [sp, #56]
 9f0:	ldr	x9, [x24, #32]
 9f4:	ldp	q0, q1, [x24]
 9f8:	mov	w10, #0x1                   	// #1
 9fc:	str	x8, [x19, #40]
 a00:	str	x9, [x19, #96]
 a04:	stp	q0, q1, [x19, #64]
 a08:	strb	w10, [x19, #104]
 a0c:	ldr	x0, [sp, #8]
 a10:	cmp	x0, x22
 a14:	b.ne	95c <_ZN3lld10DWARFCache13getDILineInfoEmm+0xe0>  // b.any
 a18:	b	960 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xe4>

0000000000000a1c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>:
 a1c:	sub	sp, sp, #0x70
 a20:	stp	x29, x30, [sp, #64]
 a24:	str	x21, [sp, #80]
 a28:	stp	x20, x19, [sp, #96]
 a2c:	add	x29, sp, #0x40
 a30:	ldr	x8, [x1]
 a34:	mov	x21, x1
 a38:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
 a3c:	mov	x19, x0
 a40:	ldr	x9, [x8]
 a44:	mov	x0, x8
 a48:	ldr	x9, [x9, #48]
 a4c:	ldr	x1, [x1]
 a50:	blr	x9
 a54:	ldr	x20, [x21]
 a58:	str	xzr, [x21]
 a5c:	tbz	w0, #0, adc <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xc0>
 a60:	ldr	x8, [x20]
 a64:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
 a68:	mov	x0, x20
 a6c:	ldr	x8, [x8, #48]
 a70:	ldr	x1, [x1]
 a74:	blr	x8
 a78:	tbz	w0, #0, af8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xdc>
 a7c:	ldr	x8, [x20]
 a80:	mov	x0, x20
 a84:	add	x21, sp, #0x8
 a88:	ldr	x9, [x8, #24]
 a8c:	add	x8, sp, #0x8
 a90:	blr	x9
 a94:	mov	w8, #0x104                 	// #260
 a98:	sturh	w8, [x29, #-8]
 a9c:	stp	x21, xzr, [x29, #-24]
 aa0:	bl	0 <_ZN3lld12errorHandlerEv>
 aa4:	sub	x1, x29, #0x18
 aa8:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
 aac:	ldr	x0, [sp, #8]
 ab0:	add	x8, x21, #0x10
 ab4:	cmp	x0, x8
 ab8:	b.eq	ac0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xa4>  // b.none
 abc:	bl	0 <_ZdlPv>
 ac0:	mov	w8, #0x1                   	// #1
 ac4:	str	x8, [x19]
 ac8:	ldr	x8, [x20]
 acc:	mov	x0, x20
 ad0:	ldr	x8, [x8, #8]
 ad4:	blr	x8
 ad8:	b	ae4 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xc8>
 adc:	orr	x8, x20, #0x1
 ae0:	str	x8, [x19]
 ae4:	ldp	x20, x19, [sp, #96]
 ae8:	ldr	x21, [sp, #80]
 aec:	ldp	x29, x30, [sp, #64]
 af0:	add	sp, sp, #0x70
 af4:	ret
 af8:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 afc:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 b00:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 b04:	add	x0, x0, #0x0
 b08:	add	x1, x1, #0x0
 b0c:	add	x3, x3, #0x0
 b10:	mov	w2, #0x329                 	// #809
 b14:	bl	0 <__assert_fail>

0000000000000b18 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEE3$_0EEvlS1_>:
 b18:	sub	sp, sp, #0x20
 b1c:	stp	x29, x30, [sp, #16]
 b20:	add	x29, sp, #0x10
 b24:	ldr	x8, [x1]
 b28:	add	x0, sp, #0x8
 b2c:	orr	x8, x8, #0x1
 b30:	str	x8, [sp, #8]
 b34:	str	xzr, [x1]
 b38:	bl	460 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>
 b3c:	ldr	x8, [sp, #8]
 b40:	cbnz	x8, b50 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEE3$_0EEvlS1_+0x38>
 b44:	ldp	x29, x30, [sp, #16]
 b48:	add	sp, sp, #0x20
 b4c:	ret
 b50:	add	x0, sp, #0x8
 b54:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	40 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x40>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	ldp	x9, x8, [x19, #16]
  44:	sub	x9, x9, x8
  48:	cmp	x9, #0x6
  4c:	b.hi	74 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x74>  // b.pmore
  50:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x7                   	// #7
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	mov	w9, #0x6563                	// #25955
  78:	mov	w10, #0x7573                	// #30067
  7c:	movk	w9, #0x7373, lsl #16
  80:	movk	w10, #0x6363, lsl #16
  84:	stur	w9, [x8, #3]
  88:	str	w10, [x8]
  8c:	ldr	x8, [x19, #24]
  90:	add	x8, x8, #0x7
  94:	str	x8, [x19, #24]
  98:	mov	x0, x19
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 54 <_ZN4llvm11raw_ostreamlsEPKc+0x54>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x8, x0, [x19, #16]
  2c:	sub	x8, x8, x0
  30:	cmp	x21, x8
  34:	b.ls	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.plast
  38:	mov	x0, x19
  3c:	mov	x1, x20
  40:	mov	x2, x21
  44:	ldp	x20, x19, [sp, #32]
  48:	ldr	x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  54:	mov	x21, xzr
  58:	ldp	x8, x0, [x19, #16]
  5c:	sub	x8, x8, x0
  60:	cmp	x21, x8
  64:	b.hi	38 <_ZN4llvm11raw_ostreamlsEPKc+0x38>  // b.pmore
  68:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  6c:	mov	x1, x20
  70:	mov	x2, x21
  74:	bl	0 <memcpy>
  78:	ldr	x8, [x19, #24]
  7c:	add	x8, x8, x21
  80:	str	x8, [x19, #24]
  84:	mov	x0, x19
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x8
  20:	ldr	x8, [x0]
  24:	mov	x20, x1
  28:	tst	x8, #0xfffffffffffffffe
  2c:	and	x9, x8, #0xfffffffffffffffe
  30:	cset	w8, ne  // ne = any
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	cbz	x9, 320 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x320>
  40:	ldr	x8, [x20]
  44:	mov	x21, x0
  48:	tst	x8, #0xfffffffffffffffe
  4c:	and	x9, x8, #0xfffffffffffffffe
  50:	cset	w8, ne  // ne = any
  54:	orr	x8, x9, x8
  58:	str	x8, [x20]
  5c:	cbz	x9, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
  60:	ldr	x9, [x21]
  64:	ands	x0, x9, #0xfffffffffffffffe
  68:	b.eq	128 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x128>  // b.none
  6c:	ldr	x8, [x0]
  70:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  74:	ldr	x8, [x8, #48]
  78:	ldr	x1, [x1]
  7c:	blr	x8
  80:	tbz	w0, #0, 124 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x124>
  84:	ldr	x8, [x20]
  88:	ldr	x9, [x21]
  8c:	ands	x0, x8, #0xfffffffffffffffe
  90:	and	x24, x9, #0xfffffffffffffffe
  94:	b.eq	268 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x268>  // b.none
  98:	ldr	x8, [x0]
  9c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  a0:	ldr	x8, [x8, #48]
  a4:	ldr	x1, [x1]
  a8:	blr	x8
  ac:	ldr	x8, [x20]
  b0:	and	x22, x8, #0xfffffffffffffffe
  b4:	tbz	w0, #0, 26c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x26c>
  b8:	str	xzr, [x20]
  bc:	ldp	x20, x25, [x22, #8]
  c0:	cmp	x20, x25
  c4:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  c8:	add	x23, x24, #0x8
  cc:	b	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>
  d0:	mov	x0, x23
  d4:	mov	x2, x20
  d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  dc:	add	x20, x20, #0x8
  e0:	cmp	x25, x20
  e4:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  e8:	ldp	x1, x8, [x24, #16]
  ec:	cmp	x1, x8
  f0:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  f4:	ldr	x8, [x20]
  f8:	str	xzr, [x20], #8
  fc:	str	x8, [x1]
 100:	ldr	x8, [x24, #16]
 104:	add	x8, x8, #0x8
 108:	str	x8, [x24, #16]
 10c:	cmp	x25, x20
 110:	b.ne	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>  // b.any
 114:	cbz	x22, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 118:	ldr	x8, [x22]
 11c:	mov	x0, x22
 120:	b	2e4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2e4>
 124:	ldr	x8, [x20]
 128:	ands	x0, x8, #0xfffffffffffffffe
 12c:	b.eq	1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>  // b.none
 130:	ldr	x8, [x0]
 134:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 138:	ldr	x8, [x8, #48]
 13c:	ldr	x1, [x1]
 140:	blr	x8
 144:	tbz	w0, #0, 1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>
 148:	ldr	x8, [x20]
 14c:	and	x8, x8, #0xfffffffffffffffe
 150:	mov	x0, x8
 154:	ldr	x13, [x0, #8]!
 158:	ldr	x9, [x21]
 15c:	and	x11, x9, #0xfffffffffffffffe
 160:	str	x11, [x29, #24]
 164:	str	xzr, [x21]
 168:	ldr	x9, [x0]
 16c:	ldp	x10, x12, [x8, #16]
 170:	sub	x14, x13, x9
 174:	cmp	x10, x12
 178:	asr	x12, x14, #3
 17c:	b.eq	2bc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2bc>  // b.none
 180:	cmp	x10, x13
 184:	b.eq	300 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x300>  // b.none
 188:	ldur	x11, [x10, #-8]
 18c:	add	x21, x9, x12, lsl #3
 190:	stp	xzr, x11, [x10, #-8]
 194:	ldr	x10, [x8, #16]
 198:	sub	x9, x10, #0x8
 19c:	add	x11, x10, #0x8
 1a0:	sub	x10, x9, x21
 1a4:	cmp	x10, #0x1
 1a8:	str	x11, [x8, #16]
 1ac:	b.lt	298 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x298>  // b.tstop
 1b0:	lsr	x8, x10, #3
 1b4:	add	x22, x8, #0x1
 1b8:	mov	x23, x9
 1bc:	b	1d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d0>
 1c0:	sub	x22, x22, #0x1
 1c4:	cmp	x22, #0x1
 1c8:	mov	x9, x23
 1cc:	b.le	298 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x298>
 1d0:	ldr	x8, [x23, #-8]!
 1d4:	str	xzr, [x23]
 1d8:	ldr	x0, [x9]
 1dc:	str	x8, [x9]
 1e0:	cbz	x0, 1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1e4:	ldr	x8, [x0]
 1e8:	ldr	x8, [x8, #8]
 1ec:	blr	x8
 1f0:	b	1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1f4:	mov	w0, #0x20                  	// #32
 1f8:	bl	0 <_Znwm>
 1fc:	ldr	x8, [x21]
 200:	add	x1, sp, #0x8
 204:	mov	x2, sp
 208:	mov	x22, x0
 20c:	and	x8, x8, #0xfffffffffffffffe
 210:	str	x8, [sp, #8]
 214:	str	xzr, [x21]
 218:	ldr	x8, [x20]
 21c:	and	x8, x8, #0xfffffffffffffffe
 220:	str	x8, [sp]
 224:	str	xzr, [x20]
 228:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 22c:	ldr	x0, [sp]
 230:	orr	x8, x22, #0x1
 234:	str	x8, [x19]
 238:	cbz	x0, 248 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x248>
 23c:	ldr	x8, [x0]
 240:	ldr	x8, [x8, #8]
 244:	blr	x8
 248:	ldr	x0, [sp, #8]
 24c:	str	xzr, [sp]
 250:	cbz	x0, 260 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x260>
 254:	ldr	x8, [x0]
 258:	ldr	x8, [x8, #8]
 25c:	blr	x8
 260:	str	xzr, [sp, #8]
 264:	b	330 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x330>
 268:	mov	x22, xzr
 26c:	str	x22, [x29, #24]
 270:	str	xzr, [x20]
 274:	ldp	x1, x8, [x24, #16]
 278:	cmp	x1, x8
 27c:	b.eq	2cc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2cc>  // b.none
 280:	str	xzr, [x29, #24]
 284:	str	x22, [x1], #8
 288:	str	x1, [x24, #16]
 28c:	ldr	x0, [x29, #24]
 290:	cbnz	x0, 2e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2e0>
 294:	b	2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 298:	ldr	x8, [x29, #24]
 29c:	str	xzr, [x29, #24]
 2a0:	ldr	x0, [x21]
 2a4:	str	x8, [x21]
 2a8:	cbz	x0, 30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2ac:	ldr	x8, [x0]
 2b0:	ldr	x8, [x8, #8]
 2b4:	blr	x8
 2b8:	b	30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2bc:	add	x1, x9, x12, lsl #3
 2c0:	add	x2, x29, #0x18
 2c4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 2c8:	b	30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2cc:	add	x0, x24, #0x8
 2d0:	add	x2, x29, #0x18
 2d4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 2d8:	ldr	x0, [x29, #24]
 2dc:	cbz	x0, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 2e0:	ldr	x8, [x0]
 2e4:	ldr	x8, [x8, #8]
 2e8:	blr	x8
 2ec:	ldr	x8, [x21]
 2f0:	orr	x8, x8, #0x1
 2f4:	str	x8, [x19]
 2f8:	str	xzr, [x21]
 2fc:	b	330 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x330>
 300:	str	xzr, [x29, #24]
 304:	str	x11, [x10], #8
 308:	str	x10, [x8, #16]
 30c:	ldr	x0, [x29, #24]
 310:	cbz	x0, 320 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x320>
 314:	ldr	x8, [x0]
 318:	ldr	x8, [x8, #8]
 31c:	blr	x8
 320:	ldr	x8, [x20]
 324:	orr	x8, x8, #0x1
 328:	str	x8, [x19]
 32c:	str	xzr, [x20]
 330:	ldp	x20, x19, [sp, #80]
 334:	ldp	x22, x21, [sp, #64]
 338:	ldp	x24, x23, [sp, #48]
 33c:	ldr	x25, [sp, #32]
 340:	ldp	x29, x30, [sp, #16]
 344:	add	sp, sp, #0x60
 348:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	mov	x19, x0
  20:	mov	x22, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	stp	xzr, xzr, [x0, #16]
  34:	ldr	x0, [x1]
  38:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  3c:	mov	x21, x2
  40:	ldr	x8, [x0]
  44:	ldr	x8, [x8, #48]
  48:	ldr	x1, [x1]
  4c:	blr	x8
  50:	tbnz	w0, #0, f8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf8>
  54:	ldr	x0, [x21]
  58:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #48]
  64:	ldr	x1, [x1]
  68:	blr	x8
  6c:	tbnz	w0, #0, f8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf8>
  70:	ldp	x1, x8, [x19, #16]
  74:	cmp	x1, x8
  78:	b.eq	c8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xc8>  // b.none
  7c:	ldr	x8, [x22]
  80:	str	xzr, [x22]
  84:	str	x8, [x1]
  88:	ldr	x8, [x19, #16]
  8c:	add	x1, x8, #0x8
  90:	str	x1, [x19, #16]
  94:	ldr	x8, [x19, #24]
  98:	cmp	x1, x8
  9c:	b.eq	e0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xe0>  // b.none
  a0:	ldr	x8, [x21]
  a4:	str	xzr, [x21]
  a8:	str	x8, [x1]
  ac:	ldr	x8, [x19, #16]
  b0:	add	x8, x8, #0x8
  b4:	str	x8, [x19, #16]
  b8:	ldp	x20, x19, [sp, #32]
  bc:	ldp	x22, x21, [sp, #16]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret
  c8:	mov	x0, x20
  cc:	mov	x2, x22
  d0:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  d4:	ldp	x1, x8, [x19, #16]
  d8:	cmp	x1, x8
  dc:	b.ne	a0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xa0>  // b.any
  e0:	mov	x0, x20
  e4:	mov	x2, x21
  e8:	ldp	x20, x19, [sp, #32]
  ec:	ldp	x22, x21, [sp, #16]
  f0:	ldp	x29, x30, [sp], #48
  f4:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f8:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  fc:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 100:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x182                 	// #386
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	144 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>  // b.none
  2c:	asr	x9, x8, #3
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #60
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #3
  70:	cbz	x25, 84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x84>
  74:	lsl	x0, x25, #3
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	x8, [x23]
  8c:	str	xzr, [x23]
  90:	cmp	x20, x21
  94:	mov	x23, x22
  98:	str	x8, [x22, x26, lsl #3]
  9c:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  a0:	mov	x23, x22
  a4:	mov	x26, x20
  a8:	b	bc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>
  ac:	str	xzr, [x26], #8
  b0:	cmp	x21, x26
  b4:	add	x23, x23, #0x8
  b8:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  bc:	ldr	x8, [x26]
  c0:	str	xzr, [x26]
  c4:	str	x8, [x23]
  c8:	ldr	x0, [x26]
  cc:	cbz	x0, ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  d0:	ldr	x8, [x0]
  d4:	ldr	x8, [x8, #8]
  d8:	blr	x8
  dc:	b	ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  e0:	str	xzr, [x21], #8
  e4:	cmp	x24, x21
  e8:	add	x23, x23, #0x8
  ec:	b.eq	114 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x114>  // b.none
  f0:	ldr	x8, [x21]
  f4:	str	xzr, [x21]
  f8:	str	x8, [x23]
  fc:	ldr	x0, [x21]
 100:	cbz	x0, e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 104:	ldr	x8, [x0]
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	b	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 114:	cbz	x20, 120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>
 118:	mov	x0, x20
 11c:	bl	0 <_ZdlPv>
 120:	add	x8, x22, x25, lsl #3
 124:	stp	x22, x23, [x19]
 128:	str	x8, [x19, #16]
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x26, x25, [sp, #16]
 13c:	ldp	x29, x30, [sp], #80
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	ldp	x9, x8, [x0, #16]
  18:	sub	x9, x9, x8
  1c:	cmp	x9, #0x39
  20:	b.hi	38 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x38>  // b.pmore
  24:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  28:	add	x1, x1, #0x0
  2c:	mov	w2, #0x3a                  	// #58
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  34:	b	64 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x64>
  38:	adrp	x9, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  3c:	add	x9, x9, #0x0
  40:	ldur	q0, [x9, #42]
  44:	ldp	q2, q1, [x9, #16]
  48:	ldr	q3, [x9]
  4c:	stur	q0, [x8, #42]
  50:	stp	q2, q1, [x8, #16]
  54:	str	q3, [x8]
  58:	ldr	x8, [x0, #24]
  5c:	add	x8, x8, #0x3a
  60:	str	x8, [x0, #24]
  64:	ldrb	w20, [x19, #8]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldp	x9, x8, [x0, #16]
  70:	sub	x9, x9, x8
  74:	tbnz	w20, #0, 94 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x94>
  78:	cmp	x9, #0x82
  7c:	b.hi	d4 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0xd4>  // b.pmore
  80:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x83                  	// #131
  8c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  90:	bl	0 <abort>
  94:	cmp	x9, #0x26
  98:	b.hi	118 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x118>  // b.pmore
  9c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x27                  	// #39
  a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  ac:	ldrb	w8, [x19, #8]
  b0:	tbz	w8, #0, 144 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x144>
  b4:	ldr	x19, [x19]
  b8:	bl	0 <_ZN4llvm4dbgsEv>
  bc:	ldr	x8, [x19]
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	ldr	x8, [x8, #16]
  cc:	blr	x8
  d0:	bl	0 <abort>
  d4:	adrp	x9, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  d8:	add	x9, x9, #0x0
  dc:	ldp	q1, q0, [x9, #32]
  e0:	ldp	q2, q3, [x9]
  e4:	stp	q1, q0, [x8, #32]
  e8:	ldp	q0, q1, [x9, #96]
  ec:	stp	q2, q3, [x8]
  f0:	ldp	q2, q3, [x9, #64]
  f4:	mov	w9, #0x2964                	// #10596
  f8:	movk	w9, #0xa2e, lsl #16
  fc:	stur	w9, [x8, #127]
 100:	stp	q0, q1, [x8, #96]
 104:	stp	q2, q3, [x8, #64]
 108:	ldr	x8, [x0, #24]
 10c:	add	x8, x8, #0x83
 110:	str	x8, [x0, #24]
 114:	bl	0 <abort>
 118:	adrp	x9, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 11c:	add	x9, x9, #0x0
 120:	ldur	x10, [x9, #31]
 124:	ldp	q1, q0, [x9]
 128:	stur	x10, [x8, #31]
 12c:	stp	q1, q0, [x8]
 130:	ldr	x8, [x0, #24]
 134:	add	x8, x8, #0x27
 138:	str	x8, [x0, #24]
 13c:	ldrb	w8, [x19, #8]
 140:	tbnz	w8, #0, b4 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0xb4>
 144:	adrp	x0, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 148:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 14c:	adrp	x3, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x281                 	// #641
 160:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldr	w21, [x0, #24]
  20:	mov	x19, x2
  24:	cbz	w21, cc <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xcc>
  28:	ldr	x8, [x1]
  2c:	mov	x20, x1
  30:	cmn	x8, #0x2
  34:	b.cs	23c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x23c>  // b.hs, b.nlast
  38:	ldr	x1, [x20, #8]
  3c:	ldr	x22, [x0, #8]
  40:	mov	x0, x8
  44:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  48:	ldp	x9, x20, [x20]
  4c:	sub	w24, w21, #0x1
  50:	and	w8, w24, w0
  54:	cmn	x9, #0x2
  58:	b.ne	d8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xd8>  // b.any
  5c:	mov	x23, xzr
  60:	mov	w26, #0x1                   	// #1
  64:	mov	w27, w8
  68:	add	x25, x22, x27, lsl #5
  6c:	ldr	x21, [x25]
  70:	cmn	x21, #0x1
  74:	b.eq	a8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xa8>  // b.none
  78:	cmn	x21, #0x2
  7c:	b.eq	208 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x208>  // b.none
  80:	add	x8, x22, x27, lsl #5
  84:	ldr	x8, [x8, #8]
  88:	cmp	x20, x8
  8c:	b.ne	a8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xa8>  // b.any
  90:	cbz	x20, 208 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x208>
  94:	mov	x0, #0xfffffffffffffffe    	// #-2
  98:	mov	x1, x21
  9c:	mov	x2, x20
  a0:	bl	0 <bcmp>
  a4:	cbz	w0, 208 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x208>
  a8:	cmn	x21, #0x1
  ac:	b.eq	210 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x210>  // b.none
  b0:	cmn	x21, #0x2
  b4:	add	w8, w27, w26
  b8:	ccmp	x23, #0x0, #0x0, eq  // eq = none
  bc:	add	w26, w26, #0x1
  c0:	csel	x23, x23, x25, ne  // ne = any
  c4:	and	w8, w8, w24
  c8:	b	64 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x64>
  cc:	mov	x25, xzr
  d0:	mov	w0, wzr
  d4:	b	21c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x21c>
  d8:	cmn	x9, #0x1
  dc:	b.ne	158 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x158>  // b.any
  e0:	mov	x23, xzr
  e4:	mov	w9, #0x1                   	// #1
  e8:	mov	w26, w8
  ec:	add	x25, x22, x26, lsl #5
  f0:	ldr	x21, [x25]
  f4:	cmn	x21, #0x2
  f8:	b.eq	134 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x134>  // b.none
  fc:	cmn	x21, #0x1
 100:	b.eq	208 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x208>  // b.none
 104:	add	x8, x22, x26, lsl #5
 108:	ldr	x8, [x8, #8]
 10c:	cmp	x20, x8
 110:	b.ne	134 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x134>  // b.any
 114:	cbz	x20, 208 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x208>
 118:	mov	x0, #0xffffffffffffffff    	// #-1
 11c:	mov	x1, x21
 120:	mov	x2, x20
 124:	mov	w27, w9
 128:	bl	0 <bcmp>
 12c:	mov	w9, w27
 130:	cbz	w0, 208 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x208>
 134:	cmn	x21, #0x1
 138:	b.eq	210 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x210>  // b.none
 13c:	cmn	x21, #0x2
 140:	add	w8, w26, w9
 144:	ccmp	x23, #0x0, #0x0, eq  // eq = none
 148:	add	w9, w9, #0x1
 14c:	csel	x23, x23, x25, ne  // ne = any
 150:	and	w8, w8, w24
 154:	b	e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xe8>
 158:	mov	x23, xzr
 15c:	str	x9, [x29, #24]
 160:	cbz	x20, 1c4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x1c4>
 164:	mov	w26, #0x1                   	// #1
 168:	mov	w27, w8
 16c:	add	x25, x22, x27, lsl #5
 170:	ldr	x21, [x25]
 174:	cmn	x21, #0x3
 178:	b.ls	1a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x1a0>  // b.plast
 17c:	cmn	x21, #0x1
 180:	b.eq	210 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x210>  // b.none
 184:	cmn	x21, #0x2
 188:	add	w8, w27, w26
 18c:	ccmp	x23, #0x0, #0x0, eq  // eq = none
 190:	add	w26, w26, #0x1
 194:	csel	x23, x23, x25, ne  // ne = any
 198:	and	w8, w8, w24
 19c:	b	168 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x168>
 1a0:	ldr	x8, [x25, #8]
 1a4:	cmp	x20, x8
 1a8:	b.ne	17c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x17c>  // b.any
 1ac:	ldr	x0, [x29, #24]
 1b0:	mov	x1, x21
 1b4:	mov	x2, x20
 1b8:	bl	0 <bcmp>
 1bc:	cbz	w0, 208 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x208>
 1c0:	b	17c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x17c>
 1c4:	mov	w9, #0x1                   	// #1
 1c8:	mov	w8, w8
 1cc:	add	x25, x22, x8, lsl #5
 1d0:	ldr	x10, [x25]
 1d4:	cmn	x10, #0x3
 1d8:	b.ls	200 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x200>  // b.plast
 1dc:	cmn	x10, #0x1
 1e0:	b.eq	210 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x210>  // b.none
 1e4:	cmn	x10, #0x2
 1e8:	add	w8, w8, w9
 1ec:	ccmp	x23, #0x0, #0x0, eq  // eq = none
 1f0:	add	w9, w9, #0x1
 1f4:	csel	x23, x23, x25, ne  // ne = any
 1f8:	and	w8, w8, w24
 1fc:	b	1c8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x1c8>
 200:	ldr	x11, [x25, #8]
 204:	cbnz	x11, 1dc <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x1dc>
 208:	mov	w0, #0x1                   	// #1
 20c:	b	21c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x21c>
 210:	cmp	x23, #0x0
 214:	mov	w0, wzr
 218:	csel	x25, x25, x23, eq  // eq = none
 21c:	str	x25, [x19]
 220:	ldp	x20, x19, [sp, #80]
 224:	ldp	x22, x21, [sp, #64]
 228:	ldp	x24, x23, [sp, #48]
 22c:	ldp	x26, x25, [sp, #32]
 230:	ldr	x27, [sp, #16]
 234:	ldp	x29, x30, [sp], #96
 238:	ret
 23c:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 240:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 244:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 248:	add	x0, x0, #0x0
 24c:	add	x1, x1, #0x0
 250:	add	x3, x3, #0x0
 254:	mov	w2, #0x252                 	// #594
 258:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	x8, [x3]
  6c:	cmn	x8, #0x1
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	sub	w8, w1, #0x1
  18:	orr	x8, x8, x8, lsr #1
  1c:	orr	x8, x8, x8, lsr #2
  20:	orr	x8, x8, x8, lsr #4
  24:	orr	x8, x8, x8, lsr #8
  28:	orr	x8, x8, x8, lsr #16
  2c:	lsr	x9, x8, #32
  30:	orr	w8, w9, w8
  34:	add	w9, w8, #0x1
  38:	ldr	w21, [x0, #24]
  3c:	ldr	x20, [x0, #8]
  40:	cmp	w9, #0x40
  44:	mov	w9, #0x40                  	// #64
  48:	csinc	w8, w9, w8, ls  // ls = plast
  4c:	mov	x19, x0
  50:	str	w8, [x0, #24]
  54:	lsl	x0, x8, #5
  58:	bl	0 <_Znwm>
  5c:	str	x0, [x19, #8]
  60:	cbz	x20, c4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xc4>
  64:	ldr	w8, [x19, #24]
  68:	str	xzr, [x19, #16]
  6c:	sub	w9, w8, #0x1
  70:	tst	w8, w9
  74:	b.ne	1f8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1f8>  // b.any
  78:	cbz	w8, 13c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x13c>
  7c:	lsl	x8, x8, #5
  80:	subs	x10, x8, #0x20
  84:	adrp	x9, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
  88:	b.eq	124 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x124>  // b.none
  8c:	lsr	x10, x10, #5
  90:	ldr	q0, [x9]
  94:	add	x11, x10, #0x1
  98:	and	x12, x11, #0xffffffffffffffe
  9c:	add	x10, x0, x12, lsl #5
  a0:	add	x13, x0, #0x20
  a4:	mov	x14, x12
  a8:	stur	q0, [x13, #-32]
  ac:	str	q0, [x13], #64
  b0:	subs	x14, x14, #0x2
  b4:	b.ne	a8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xa8>  // b.any
  b8:	cmp	x11, x12
  bc:	b.ne	128 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x128>  // b.any
  c0:	b	13c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x13c>
  c4:	ldr	w8, [x19, #24]
  c8:	str	xzr, [x19, #16]
  cc:	sub	w9, w8, #0x1
  d0:	tst	w8, w9
  d4:	b.ne	1f8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1f8>  // b.any
  d8:	cbz	w8, 1c4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1c4>
  dc:	lsl	x8, x8, #5
  e0:	subs	x9, x8, #0x20
  e4:	b.eq	1a8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1a8>  // b.none
  e8:	adrp	x11, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
  ec:	lsr	x9, x9, #5
  f0:	ldr	q0, [x11]
  f4:	add	x10, x9, #0x1
  f8:	and	x11, x10, #0xffffffffffffffe
  fc:	add	x9, x0, x11, lsl #5
 100:	add	x12, x0, #0x20
 104:	mov	x13, x11
 108:	stur	q0, [x12, #-32]
 10c:	str	q0, [x12], #64
 110:	subs	x13, x13, #0x2
 114:	b.ne	108 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x108>  // b.any
 118:	cmp	x10, x11
 11c:	b.ne	1ac <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1ac>  // b.any
 120:	b	1c4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1c4>
 124:	mov	x10, x0
 128:	ldr	q0, [x9]
 12c:	add	x8, x0, x8
 130:	str	q0, [x10], #32
 134:	cmp	x8, x10
 138:	b.ne	130 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x130>  // b.any
 13c:	cbz	w21, 19c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x19c>
 140:	lsl	x22, x21, #5
 144:	mov	x21, x20
 148:	b	158 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x158>
 14c:	subs	x22, x22, #0x20
 150:	add	x21, x21, #0x20
 154:	b.eq	19c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x19c>  // b.none
 158:	ldr	x8, [x21]
 15c:	cmn	x8, #0x3
 160:	b.hi	14c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x14c>  // b.pmore
 164:	add	x2, sp, #0x8
 168:	mov	x0, x19
 16c:	mov	x1, x21
 170:	bl	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 174:	tbnz	w0, #0, 1d8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1d8>
 178:	ldr	x8, [sp, #8]
 17c:	ldr	q0, [x21]
 180:	str	q0, [x8]
 184:	ldr	q0, [x21, #16]
 188:	str	q0, [x8, #16]
 18c:	ldr	w8, [x19, #16]
 190:	add	w8, w8, #0x1
 194:	str	w8, [x19, #16]
 198:	b	14c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x14c>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZdlPv>
 1a4:	b	1c4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1c4>
 1a8:	mov	x9, x0
 1ac:	adrp	x10, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 1b0:	ldr	q0, [x10]
 1b4:	add	x8, x0, x8
 1b8:	str	q0, [x9], #32
 1bc:	cmp	x8, x9
 1c0:	b.ne	1b8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x1b8>  // b.any
 1c4:	ldp	x20, x19, [sp, #48]
 1c8:	ldp	x22, x21, [sp, #32]
 1cc:	ldp	x29, x30, [sp, #16]
 1d0:	add	sp, sp, #0x40
 1d4:	ret
 1d8:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 1dc:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 1e0:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 1e4:	add	x0, x0, #0x0
 1e8:	add	x1, x1, #0x0
 1ec:	add	x3, x3, #0x0
 1f0:	mov	w2, #0x17a                 	// #378
 1f4:	bl	0 <__assert_fail>
 1f8:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 1fc:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 200:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 204:	add	x0, x0, #0x0
 208:	add	x1, x1, #0x0
 20c:	add	x3, x3, #0x0
 210:	mov	w2, #0x15c                 	// #348
 214:	bl	0 <__assert_fail>

ErrorHandler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4outsEv>:
       0:	adrp	x8, 0 <_ZN3lld4outsEv>
       4:	ldr	x8, [x8]
       8:	ldr	x0, [x8]
       c:	cbz	x0, 14 <_ZN3lld4outsEv+0x14>
      10:	ret
      14:	b	0 <_ZN4llvm4outsEv>

0000000000000018 <_ZN3lld4errsEv>:
      18:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
      1c:	ldr	x8, [x8]
      20:	ldr	x0, [x8]
      24:	cbz	x0, 2c <_ZN3lld4errsEv+0x14>
      28:	ret
      2c:	b	0 <_ZN4llvm4errsEv>

0000000000000030 <_ZN3lld12errorHandlerEv>:
      30:	stp	x29, x30, [sp, #-16]!
      34:	mov	x29, sp
      38:	adrp	x8, 0 <_ZN3lld4outsEv>
      3c:	add	x8, x8, #0x0
      40:	ldarb	w8, [x8]
      44:	tbz	w8, #0, 58 <_ZN3lld12errorHandlerEv+0x28>
      48:	adrp	x0, 0 <_ZN3lld4outsEv>
      4c:	add	x0, x0, #0x0
      50:	ldp	x29, x30, [sp], #16
      54:	ret
      58:	adrp	x0, 0 <_ZN3lld4outsEv>
      5c:	add	x0, x0, #0x0
      60:	bl	0 <__cxa_guard_acquire>
      64:	cbz	w0, 48 <_ZN3lld12errorHandlerEv+0x18>
      68:	adrp	x0, 0 <_ZN3lld4outsEv>
      6c:	adrp	x1, 0 <_ZN3lld4outsEv>
      70:	adrp	x2, 0 <__dso_handle>
      74:	add	x0, x0, #0x0
      78:	add	x1, x1, #0x0
      7c:	add	x2, x2, #0x0
      80:	bl	0 <__cxa_atexit>
      84:	adrp	x0, 0 <_ZN3lld4outsEv>
      88:	add	x0, x0, #0x0
      8c:	bl	0 <__cxa_guard_release>
      90:	adrp	x0, 0 <_ZN3lld4outsEv>
      94:	add	x0, x0, #0x0
      98:	ldp	x29, x30, [sp], #16
      9c:	ret

00000000000000a0 <_ZN3lld7exitLldEi>:
      a0:	stp	x29, x30, [sp, #-48]!
      a4:	str	x21, [sp, #16]
      a8:	stp	x20, x19, [sp, #32]
      ac:	mov	x29, sp
      b0:	adrp	x20, 0 <_ZN3lld4outsEv>
      b4:	add	x20, x20, #0x0
      b8:	ldarb	w8, [x20]
      bc:	mov	w19, w0
      c0:	tbnz	w8, #0, fc <_ZN3lld7exitLldEi+0x5c>
      c4:	adrp	x0, 0 <_ZN3lld4outsEv>
      c8:	add	x0, x0, #0x0
      cc:	bl	0 <__cxa_guard_acquire>
      d0:	cbz	w0, fc <_ZN3lld7exitLldEi+0x5c>
      d4:	adrp	x0, 0 <_ZN3lld4outsEv>
      d8:	adrp	x1, 0 <_ZN3lld4outsEv>
      dc:	adrp	x2, 0 <__dso_handle>
      e0:	add	x0, x0, #0x0
      e4:	add	x1, x1, #0x0
      e8:	add	x2, x2, #0x0
      ec:	bl	0 <__cxa_atexit>
      f0:	adrp	x0, 0 <_ZN3lld4outsEv>
      f4:	add	x0, x0, #0x0
      f8:	bl	0 <__cxa_guard_release>
      fc:	adrp	x21, 0 <_ZN3lld4outsEv>
     100:	ldr	x8, [x21]
     104:	cbz	x8, 158 <_ZN3lld7exitLldEi+0xb8>
     108:	ldarb	w8, [x20]
     10c:	tbnz	w8, #0, 148 <_ZN3lld7exitLldEi+0xa8>
     110:	adrp	x0, 0 <_ZN3lld4outsEv>
     114:	add	x0, x0, #0x0
     118:	bl	0 <__cxa_guard_acquire>
     11c:	cbz	w0, 148 <_ZN3lld7exitLldEi+0xa8>
     120:	adrp	x0, 0 <_ZN3lld4outsEv>
     124:	adrp	x1, 0 <_ZN3lld4outsEv>
     128:	adrp	x2, 0 <__dso_handle>
     12c:	add	x0, x0, #0x0
     130:	add	x1, x1, #0x0
     134:	add	x2, x2, #0x0
     138:	bl	0 <__cxa_atexit>
     13c:	adrp	x0, 0 <_ZN3lld4outsEv>
     140:	add	x0, x0, #0x0
     144:	bl	0 <__cxa_guard_release>
     148:	ldr	x0, [x21]
     14c:	ldr	x8, [x0]
     150:	ldr	x8, [x8, #48]
     154:	blr	x8
     158:	bl	0 <_ZN4llvm13llvm_shutdownEv>
     15c:	bl	0 <_ZN3lld4outsEv>
     160:	bl	0 <_ZN3lld4outsEv>
     164:	bl	18 <_ZN3lld4errsEv>
     168:	bl	0 <_ZN3lld4outsEv>
     16c:	mov	w0, w19
     170:	bl	0 <_exit>

0000000000000174 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE>:
     174:	sub	sp, sp, #0x120
     178:	stp	x29, x30, [sp, #240]
     17c:	stp	x28, x21, [sp, #256]
     180:	stp	x20, x19, [sp, #272]
     184:	add	x29, sp, #0xf0
     188:	adrp	x8, 0 <_ZN3lld4outsEv>
     18c:	add	x20, sp, #0x60
     190:	ldr	d0, [x8]
     194:	mov	w8, #0x1                   	// #1
     198:	str	w8, [sp, #80]
     19c:	add	x8, x20, #0x10
     1a0:	stp	xzr, xzr, [sp, #64]
     1a4:	str	x8, [sp, #96]
     1a8:	adrp	x8, 0 <_ZTVN4llvm19raw_svector_ostreamE>
     1ac:	ldr	x8, [x8]
     1b0:	mov	x19, x0
     1b4:	add	x0, sp, #0x30
     1b8:	mov	x1, xzr
     1bc:	add	x8, x8, #0x10
     1c0:	mov	x2, xzr
     1c4:	mov	w3, wzr
     1c8:	stp	x8, xzr, [sp, #48]
     1cc:	str	d0, [sp, #104]
     1d0:	str	x20, [sp, #88]
     1d4:	add	x21, sp, #0x30
     1d8:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
     1dc:	adrp	x8, 0 <_ZTVN4llvm27DiagnosticPrinterRawOStreamE>
     1e0:	ldr	x8, [x8]
     1e4:	add	x1, sp, #0x20
     1e8:	mov	x0, x19
     1ec:	add	x8, x8, #0x10
     1f0:	stp	x8, x21, [sp, #32]
     1f4:	ldr	x8, [x19]
     1f8:	ldr	x8, [x8, #24]
     1fc:	blr	x8
     200:	ldrb	w8, [x19, #12]
     204:	sub	w9, w8, #0x2
     208:	cmp	w9, #0x2
     20c:	b.cc	250 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xdc>  // b.lo, b.ul, b.last
     210:	cmp	w8, #0x1
     214:	b.eq	278 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x104>  // b.none
     218:	cbnz	w8, 2a8 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x134>
     21c:	mov	w8, #0x106                 	// #262
     220:	add	x9, sp, #0x60
     224:	strh	w8, [sp, #24]
     228:	adrp	x8, 0 <_ZN3lld4outsEv>
     22c:	stp	x9, xzr, [sp, #8]
     230:	add	x8, x8, #0x0
     234:	ldarb	w8, [x8]
     238:	tbz	w8, #0, 318 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x1a4>
     23c:	adrp	x0, 0 <_ZN3lld4outsEv>
     240:	add	x0, x0, #0x0
     244:	add	x1, sp, #0x8
     248:	bl	114c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     24c:	b	2a8 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x134>
     250:	mov	w8, #0x106                 	// #262
     254:	strh	w8, [sp, #24]
     258:	adrp	x8, 0 <_ZN3lld4outsEv>
     25c:	stp	x20, xzr, [sp, #8]
     260:	add	x8, x8, #0x0
     264:	ldarb	w8, [x8]
     268:	tbz	w8, #0, 2dc <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x168>
     26c:	add	x1, sp, #0x8
     270:	bl	e00 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
     274:	b	2a8 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x134>
     278:	mov	w8, #0x106                 	// #262
     27c:	add	x9, sp, #0x60
     280:	strh	w8, [sp, #24]
     284:	adrp	x8, 0 <_ZN3lld4outsEv>
     288:	stp	x9, xzr, [sp, #8]
     28c:	add	x8, x8, #0x0
     290:	ldarb	w8, [x8]
     294:	tbz	w8, #0, 354 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x1e0>
     298:	adrp	x0, 0 <_ZN3lld4outsEv>
     29c:	add	x0, x0, #0x0
     2a0:	add	x1, sp, #0x8
     2a4:	bl	ed8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
     2a8:	add	x0, sp, #0x30
     2ac:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
     2b0:	ldr	x0, [sp, #96]
     2b4:	add	x8, sp, #0x60
     2b8:	add	x8, x8, #0x10
     2bc:	cmp	x0, x8
     2c0:	b.eq	2c8 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x154>  // b.none
     2c4:	bl	0 <free>
     2c8:	ldp	x20, x19, [sp, #272]
     2cc:	ldp	x28, x21, [sp, #256]
     2d0:	ldp	x29, x30, [sp, #240]
     2d4:	add	sp, sp, #0x120
     2d8:	ret
     2dc:	adrp	x0, 0 <_ZN3lld4outsEv>
     2e0:	add	x0, x0, #0x0
     2e4:	bl	0 <__cxa_guard_acquire>
     2e8:	cbz	w0, 26c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xf8>
     2ec:	adrp	x0, 0 <_ZN3lld4outsEv>
     2f0:	adrp	x1, 0 <_ZN3lld4outsEv>
     2f4:	adrp	x2, 0 <__dso_handle>
     2f8:	add	x0, x0, #0x0
     2fc:	add	x1, x1, #0x0
     300:	add	x2, x2, #0x0
     304:	bl	0 <__cxa_atexit>
     308:	adrp	x0, 0 <_ZN3lld4outsEv>
     30c:	add	x0, x0, #0x0
     310:	bl	0 <__cxa_guard_release>
     314:	b	26c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xf8>
     318:	adrp	x0, 0 <_ZN3lld4outsEv>
     31c:	add	x0, x0, #0x0
     320:	bl	0 <__cxa_guard_acquire>
     324:	cbz	w0, 23c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xc8>
     328:	adrp	x0, 0 <_ZN3lld4outsEv>
     32c:	adrp	x1, 0 <_ZN3lld4outsEv>
     330:	adrp	x2, 0 <__dso_handle>
     334:	add	x0, x0, #0x0
     338:	add	x1, x1, #0x0
     33c:	add	x2, x2, #0x0
     340:	bl	0 <__cxa_atexit>
     344:	adrp	x0, 0 <_ZN3lld4outsEv>
     348:	add	x0, x0, #0x0
     34c:	bl	0 <__cxa_guard_release>
     350:	b	23c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xc8>
     354:	adrp	x0, 0 <_ZN3lld4outsEv>
     358:	add	x0, x0, #0x0
     35c:	bl	0 <__cxa_guard_acquire>
     360:	cbz	w0, 298 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x124>
     364:	adrp	x0, 0 <_ZN3lld4outsEv>
     368:	adrp	x1, 0 <_ZN3lld4outsEv>
     36c:	adrp	x2, 0 <__dso_handle>
     370:	add	x0, x0, #0x0
     374:	add	x1, x1, #0x0
     378:	add	x2, x2, #0x0
     37c:	bl	0 <__cxa_atexit>
     380:	adrp	x0, 0 <_ZN3lld4outsEv>
     384:	add	x0, x0, #0x0
     388:	bl	0 <__cxa_guard_release>
     38c:	b	298 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x124>

0000000000000390 <_ZN3lld10checkErrorEN4llvm5ErrorE>:
     390:	sub	sp, sp, #0xa0
     394:	stp	x29, x30, [sp, #112]
     398:	str	x21, [sp, #128]
     39c:	stp	x20, x19, [sp, #144]
     3a0:	add	x29, sp, #0x70
     3a4:	ldr	x8, [x0]
     3a8:	str	xzr, [x0]
     3ac:	tst	x8, #0xfffffffffffffffe
     3b0:	and	x19, x8, #0xfffffffffffffffe
     3b4:	cset	w8, ne  // ne = any
     3b8:	orr	x8, x19, x8
     3bc:	stp	xzr, x8, [sp]
     3c0:	cbz	x19, 4b8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x128>
     3c4:	str	xzr, [sp, #8]
     3c8:	ldr	x8, [x19]
     3cc:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     3d0:	mov	x0, x19
     3d4:	ldr	x8, [x8, #48]
     3d8:	ldr	x1, [x1]
     3dc:	blr	x8
     3e0:	tbz	w0, #0, 4c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x134>
     3e4:	mov	w8, #0x1                   	// #1
     3e8:	str	x8, [sp, #16]
     3ec:	ldp	x21, x20, [x19, #8]
     3f0:	cmp	x21, x20
     3f4:	b.eq	4f0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.none
     3f8:	mov	w8, #0x1                   	// #1
     3fc:	stur	x8, [x29, #-40]
     400:	ldr	x8, [x21]
     404:	add	x0, x29, #0x18
     408:	sub	x1, x29, #0x8
     40c:	str	xzr, [x21]
     410:	stur	x8, [x29, #-8]
     414:	bl	1b7c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     418:	add	x8, sp, #0x18
     41c:	sub	x0, x29, #0x28
     420:	add	x1, x29, #0x18
     424:	bl	0 <_ZN3lld4outsEv>
     428:	ldr	x8, [sp, #24]
     42c:	ldr	x9, [x29, #24]
     430:	orr	x8, x8, #0x1
     434:	stp	x8, xzr, [sp, #16]
     438:	cbnz	x9, 4b0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x120>
     43c:	add	x21, x21, #0x8
     440:	ldur	x0, [x29, #-8]
     444:	cbz	x0, 454 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xc4>
     448:	ldr	x8, [x0]
     44c:	ldr	x8, [x8, #8]
     450:	blr	x8
     454:	ldur	x8, [x29, #-40]
     458:	stur	xzr, [x29, #-8]
     45c:	cbnz	x8, 544 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1b4>
     460:	cmp	x20, x21
     464:	b.eq	4f0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.none
     468:	ldr	x8, [sp, #16]
     46c:	add	x0, x29, #0x18
     470:	sub	x1, x29, #0x8
     474:	orr	x8, x8, #0x1
     478:	stur	x8, [x29, #-40]
     47c:	ldr	x8, [x21]
     480:	str	xzr, [x21], #8
     484:	stur	x8, [x29, #-8]
     488:	bl	1b7c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     48c:	add	x8, sp, #0x18
     490:	sub	x0, x29, #0x28
     494:	add	x1, x29, #0x18
     498:	bl	0 <_ZN3lld4outsEv>
     49c:	ldr	x8, [sp, #24]
     4a0:	ldr	x9, [x29, #24]
     4a4:	orr	x8, x8, #0x1
     4a8:	stp	x8, xzr, [sp, #16]
     4ac:	cbz	x9, 440 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xb0>
     4b0:	add	x0, x29, #0x18
     4b4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     4b8:	mov	w8, #0x1                   	// #1
     4bc:	str	x8, [sp, #16]
     4c0:	b	500 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x170>
     4c4:	add	x0, sp, #0x10
     4c8:	add	x1, sp, #0x18
     4cc:	str	x19, [sp, #24]
     4d0:	bl	1b7c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     4d4:	ldr	x0, [sp, #24]
     4d8:	cbz	x0, 4e8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x158>
     4dc:	ldr	x8, [x0]
     4e0:	ldr	x8, [x8, #8]
     4e4:	blr	x8
     4e8:	str	xzr, [sp, #24]
     4ec:	b	500 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x170>
     4f0:	ldr	x8, [x19]
     4f4:	mov	x0, x19
     4f8:	ldr	x8, [x8, #8]
     4fc:	blr	x8
     500:	ldr	x8, [sp, #16]
     504:	tst	x8, #0xfffffffffffffffe
     508:	and	x9, x8, #0xfffffffffffffffe
     50c:	cset	w8, ne  // ne = any
     510:	orr	x8, x9, x8
     514:	str	x8, [sp, #16]
     518:	cbnz	x9, 54c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1bc>
     51c:	cbnz	x8, 5bc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x22c>
     520:	ldr	x8, [sp, #8]
     524:	cbnz	x8, 5c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x234>
     528:	ldr	x8, [sp]
     52c:	cbnz	x8, 5cc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x23c>
     530:	ldp	x20, x19, [sp, #144]
     534:	ldr	x21, [sp, #128]
     538:	ldp	x29, x30, [sp, #112]
     53c:	add	sp, sp, #0xa0
     540:	ret
     544:	sub	x0, x29, #0x28
     548:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     54c:	sturb	wzr, [x29, #-24]
     550:	stp	xzr, xzr, [sp, #40]
     554:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
     558:	ldr	x10, [x10]
     55c:	sub	x8, x29, #0x28
     560:	mov	w9, #0x1                   	// #1
     564:	adrp	x1, 0 <_ZN3lld4outsEv>
     568:	add	x11, x8, #0x10
     56c:	str	w9, [sp, #56]
     570:	add	x9, x10, #0x10
     574:	add	x1, x1, #0x0
     578:	add	x0, sp, #0x18
     57c:	stp	x11, xzr, [x29, #-40]
     580:	stp	x9, xzr, [sp, #24]
     584:	str	x8, [sp, #64]
     588:	bl	0 <_ZN3lld4outsEv>
     58c:	adrp	x1, 0 <_ZN3lld4outsEv>
     590:	add	x1, x1, #0x0
     594:	bl	0 <_ZN3lld4outsEv>
     598:	add	x1, sp, #0x10
     59c:	bl	0 <_ZN3lld4outsEv>
     5a0:	add	x0, sp, #0x18
     5a4:	bl	0 <_ZN3lld4outsEv>
     5a8:	ldr	x0, [x0]
     5ac:	adrp	x1, 0 <_ZN3lld4outsEv>
     5b0:	add	x1, x1, #0x0
     5b4:	mov	w2, #0x2c9                 	// #713
     5b8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     5bc:	add	x0, sp, #0x10
     5c0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     5c4:	add	x0, sp, #0x8
     5c8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     5cc:	mov	x0, sp
     5d0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

00000000000005d4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>:
     5d4:	sub	sp, sp, #0x140
     5d8:	stp	x29, x30, [sp, #224]
     5dc:	stp	x28, x27, [sp, #240]
     5e0:	stp	x26, x25, [sp, #256]
     5e4:	stp	x24, x23, [sp, #272]
     5e8:	stp	x22, x21, [sp, #288]
     5ec:	stp	x20, x19, [sp, #304]
     5f0:	add	x29, sp, #0xe0
     5f4:	ldrb	w9, [x0, #51]
     5f8:	mov	x19, x8
     5fc:	cbz	w9, a38 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x464>
     600:	adrp	x26, 0 <_ZN3lld4outsEv>
     604:	str	x0, [sp, #8]
     608:	add	x26, x26, #0x0
     60c:	ldarb	w8, [x26]
     610:	mov	x21, x1
     614:	tbz	w8, #0, b78 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x5a4>
     618:	sub	x8, x29, #0x30
     61c:	mov	x0, x21
     620:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     624:	add	x8, sp, #0x30
     628:	add	x9, sp, #0x50
     62c:	add	x10, sp, #0x10
     630:	add	x11, sp, #0x70
     634:	add	x21, x19, #0x10
     638:	mov	w27, #0x70                  	// #112
     63c:	add	x22, x8, #0x10
     640:	add	x20, x9, #0x10
     644:	add	x28, x10, #0x10
     648:	add	x23, x11, #0x10
     64c:	ldp	x0, x8, [x29, #-48]
     650:	add	x3, x26, x27
     654:	movi	v0.2d, #0x0
     658:	sub	x2, x29, #0x50
     65c:	add	x1, x0, x8
     660:	mov	w4, wzr
     664:	stp	q0, q0, [x29, #-80]
     668:	bl	0 <_ZN3lld4outsEv>
     66c:	tbz	w0, #0, 6e8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x114>
     670:	ldp	x8, x9, [x29, #-80]
     674:	cmp	x8, x9
     678:	b.eq	c88 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6b4>  // b.none
     67c:	sub	x9, x9, x8
     680:	cmp	x9, #0x78
     684:	b.eq	710 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x13c>  // b.none
     688:	cmp	x9, #0x90
     68c:	b.ne	c88 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6b4>  // b.any
     690:	ldrb	w9, [x8, #40]
     694:	cbz	w9, 768 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x194>
     698:	ldp	x24, x8, [x8, #24]
     69c:	mov	x0, x22
     6a0:	str	x22, [sp, #48]
     6a4:	sub	x25, x8, x24
     6a8:	cmp	x25, #0x10
     6ac:	str	x25, [sp, #16]
     6b0:	b.cc	6d0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0xfc>  // b.lo, b.ul, b.last
     6b4:	add	x0, sp, #0x30
     6b8:	add	x1, sp, #0x10
     6bc:	mov	x2, xzr
     6c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     6c4:	ldr	x8, [sp, #16]
     6c8:	str	x0, [sp, #48]
     6cc:	str	x8, [sp, #64]
     6d0:	cbz	x25, 798 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c4>
     6d4:	cmp	x25, #0x1
     6d8:	b.ne	78c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1b8>  // b.any
     6dc:	ldrb	w8, [x24]
     6e0:	strb	w8, [x0]
     6e4:	b	798 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c4>
     6e8:	mov	w24, #0x3                   	// #3
     6ec:	ldur	x0, [x29, #-80]
     6f0:	cbz	x0, 6f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x124>
     6f4:	bl	0 <_ZdlPv>
     6f8:	cmp	w24, #0x3
     6fc:	b.ne	b40 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x56c>  // b.any
     700:	add	x27, x27, #0x20
     704:	cmp	x27, #0x190
     708:	b.ne	64c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x78>  // b.any
     70c:	b	a8c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4b8>
     710:	ldrb	w9, [x8, #40]
     714:	cbz	w9, 774 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1a0>
     718:	ldp	x24, x8, [x8, #24]
     71c:	mov	x0, x21
     720:	str	x21, [x19]
     724:	sub	x25, x8, x24
     728:	cmp	x25, #0x10
     72c:	str	x25, [sp, #112]
     730:	b.cc	750 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x17c>  // b.lo, b.ul, b.last
     734:	add	x1, sp, #0x70
     738:	mov	x0, x19
     73c:	mov	x2, xzr
     740:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     744:	ldr	x8, [sp, #112]
     748:	str	x0, [x19]
     74c:	str	x8, [x19, #16]
     750:	cbz	x25, a18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x444>
     754:	cmp	x25, #0x1
     758:	b.ne	a0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x438>  // b.any
     75c:	ldrb	w8, [x24]
     760:	strb	w8, [x0]
     764:	b	a18 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x444>
     768:	stp	x22, xzr, [sp, #48]
     76c:	strb	wzr, [sp, #64]
     770:	b	7b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1e4>
     774:	stp	x21, xzr, [x19]
     778:	strb	wzr, [x19, #16]
     77c:	mov	w24, #0x1                   	// #1
     780:	ldur	x0, [x29, #-80]
     784:	cbnz	x0, 6f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x120>
     788:	b	6f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x124>
     78c:	mov	x1, x24
     790:	mov	x2, x25
     794:	bl	0 <memcpy>
     798:	ldr	x8, [sp, #16]
     79c:	ldr	x9, [sp, #48]
     7a0:	str	x8, [sp, #56]
     7a4:	strb	wzr, [x9, x8]
     7a8:	ldr	x8, [sp, #56]
     7ac:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
     7b0:	cmp	x8, x9
     7b4:	b.eq	ca8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6d4>  // b.none
     7b8:	adrp	x1, 0 <_ZN3lld4outsEv>
     7bc:	add	x0, sp, #0x30
     7c0:	mov	w2, #0x1                   	// #1
     7c4:	add	x1, x1, #0x0
     7c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     7cc:	str	x20, [sp, #80]
     7d0:	mov	x8, x0
     7d4:	ldr	x9, [x8], #16
     7d8:	cmp	x9, x8
     7dc:	b.eq	7f0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x21c>  // b.none
     7e0:	str	x9, [sp, #80]
     7e4:	ldr	x9, [x0, #16]
     7e8:	str	x9, [sp, #96]
     7ec:	b	7f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x224>
     7f0:	ldr	q0, [x9]
     7f4:	str	q0, [x20]
     7f8:	ldr	x9, [x0, #8]
     7fc:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     800:	movk	x11, #0xaaab
     804:	orr	x12, xzr, #0xfffffffffffffffd
     808:	str	x9, [sp, #88]
     80c:	stp	x8, xzr, [x0]
     810:	strb	wzr, [x0, #16]
     814:	ldp	x8, x9, [x29, #-80]
     818:	sub	x10, x9, x8
     81c:	asr	x10, x10, #3
     820:	madd	x10, x10, x11, x12
     824:	cmp	x10, #0x2
     828:	ccmp	x9, x8, #0x4, hi  // hi = pmore
     82c:	mov	w9, #0x2                   	// #2
     830:	csel	x9, x9, x10, ne  // ne = any
     834:	mov	w11, #0x18                  	// #24
     838:	madd	x10, x9, x11, x8
     83c:	ldrb	w10, [x10, #16]
     840:	cbz	w10, 898 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2c4>
     844:	madd	x8, x9, x11, x8
     848:	ldp	x24, x8, [x8]
     84c:	mov	x0, x28
     850:	str	x28, [sp, #16]
     854:	sub	x25, x8, x24
     858:	cmp	x25, #0x10
     85c:	stur	x25, [x29, #-16]
     860:	b.cc	880 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2ac>  // b.lo, b.ul, b.last
     864:	add	x0, sp, #0x10
     868:	sub	x1, x29, #0x10
     86c:	mov	x2, xzr
     870:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     874:	ldur	x8, [x29, #-16]
     878:	str	x0, [sp, #16]
     87c:	str	x8, [sp, #32]
     880:	cbz	x25, 8b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e4>
     884:	cmp	x25, #0x1
     888:	b.ne	8ac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2d8>  // b.any
     88c:	ldrb	w8, [x24]
     890:	strb	w8, [x0]
     894:	b	8b8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e4>
     898:	mov	x2, xzr
     89c:	mov	x1, x28
     8a0:	stp	x28, xzr, [sp, #16]
     8a4:	strb	wzr, [sp, #32]
     8a8:	b	8cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2f8>
     8ac:	mov	x1, x24
     8b0:	mov	x2, x25
     8b4:	bl	0 <memcpy>
     8b8:	ldur	x8, [x29, #-16]
     8bc:	ldr	x9, [sp, #16]
     8c0:	str	x8, [sp, #24]
     8c4:	strb	wzr, [x9, x8]
     8c8:	ldp	x1, x2, [sp, #16]
     8cc:	ldp	x3, x4, [sp, #80]
     8d0:	ldr	x9, [sp, #96]
     8d4:	mov	w10, #0xf                   	// #15
     8d8:	cmp	x3, x20
     8dc:	add	x8, x2, x4
     8e0:	csel	x9, x10, x9, eq  // eq = none
     8e4:	cmp	x8, x9
     8e8:	b.ls	904 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x330>  // b.plast
     8ec:	ldr	x9, [sp, #32]
     8f0:	cmp	x1, x28
     8f4:	mov	w10, #0xf                   	// #15
     8f8:	csel	x9, x10, x9, eq  // eq = none
     8fc:	cmp	x8, x9
     900:	b.ls	910 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x33c>  // b.plast
     904:	add	x0, sp, #0x50
     908:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     90c:	b	920 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x34c>
     910:	add	x0, sp, #0x10
     914:	mov	x1, xzr
     918:	mov	x2, xzr
     91c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     920:	str	x23, [sp, #112]
     924:	mov	x8, x0
     928:	ldr	x9, [x8], #16
     92c:	cmp	x9, x8
     930:	b.eq	944 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x370>  // b.none
     934:	str	x9, [sp, #112]
     938:	ldr	x9, [x0, #16]
     93c:	str	x9, [sp, #128]
     940:	b	94c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x378>
     944:	ldr	q0, [x9]
     948:	str	q0, [x23]
     94c:	ldr	x9, [x0, #8]
     950:	str	x9, [sp, #120]
     954:	stp	x8, xzr, [x0]
     958:	strb	wzr, [x0, #16]
     95c:	ldr	x8, [sp, #120]
     960:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
     964:	cmp	x8, x9
     968:	b.eq	ca8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6d4>  // b.none
     96c:	adrp	x1, 0 <_ZN3lld4outsEv>
     970:	add	x0, sp, #0x70
     974:	mov	w2, #0x1                   	// #1
     978:	add	x1, x1, #0x0
     97c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     980:	str	x21, [x19]
     984:	mov	x8, x0
     988:	ldr	x9, [x8], #16
     98c:	cmp	x9, x8
     990:	b.eq	9a4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3d0>  // b.none
     994:	str	x9, [x19]
     998:	ldr	x9, [x0, #16]
     99c:	str	x9, [x19, #16]
     9a0:	b	9ac <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3d8>
     9a4:	ldr	q0, [x9]
     9a8:	str	q0, [x21]
     9ac:	ldr	x9, [x0, #8]
     9b0:	str	x9, [x19, #8]
     9b4:	stp	x8, xzr, [x0]
     9b8:	strb	wzr, [x0, #16]
     9bc:	ldr	x0, [sp, #112]
     9c0:	cmp	x0, x23
     9c4:	b.eq	9cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3f8>  // b.none
     9c8:	bl	0 <_ZdlPv>
     9cc:	ldr	x0, [sp, #16]
     9d0:	cmp	x0, x28
     9d4:	b.eq	9dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x408>  // b.none
     9d8:	bl	0 <_ZdlPv>
     9dc:	ldr	x0, [sp, #80]
     9e0:	cmp	x0, x20
     9e4:	b.eq	9ec <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x418>  // b.none
     9e8:	bl	0 <_ZdlPv>
     9ec:	ldr	x0, [sp, #48]
     9f0:	cmp	x0, x22
     9f4:	b.eq	9fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x428>  // b.none
     9f8:	bl	0 <_ZdlPv>
     9fc:	mov	w24, #0x1                   	// #1
     a00:	ldur	x0, [x29, #-80]
     a04:	cbnz	x0, 6f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x120>
     a08:	b	6f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x124>
     a0c:	mov	x1, x24
     a10:	mov	x2, x25
     a14:	bl	0 <memcpy>
     a18:	ldr	x8, [sp, #112]
     a1c:	ldr	x9, [x19]
     a20:	str	x8, [x19, #8]
     a24:	strb	wzr, [x9, x8]
     a28:	mov	w24, #0x1                   	// #1
     a2c:	ldur	x0, [x29, #-80]
     a30:	cbnz	x0, 6f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x120>
     a34:	b	6f8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x124>
     a38:	ldr	x21, [x0, #32]
     a3c:	cbz	x21, ae4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x510>
     a40:	ldr	x20, [x0, #40]
     a44:	add	x0, x19, #0x10
     a48:	str	x0, [x19]
     a4c:	cmp	x20, #0x10
     a50:	stur	x20, [x29, #-48]
     a54:	b.cc	a74 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4a0>  // b.lo, b.ul, b.last
     a58:	sub	x1, x29, #0x30
     a5c:	mov	x0, x19
     a60:	mov	x2, xzr
     a64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     a68:	ldur	x8, [x29, #-48]
     a6c:	str	x0, [x19]
     a70:	str	x8, [x19, #16]
     a74:	cbz	x20, b0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x538>
     a78:	cmp	x20, #0x1
     a7c:	b.ne	b00 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x52c>  // b.any
     a80:	ldrb	w8, [x21]
     a84:	strb	w8, [x0]
     a88:	b	b0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x538>
     a8c:	ldr	x8, [sp, #8]
     a90:	ldr	x22, [x8, #32]
     a94:	cbz	x22, af4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x520>
     a98:	ldr	x20, [x8, #40]
     a9c:	str	x21, [x19]
     aa0:	cmp	x20, #0x10
     aa4:	stur	x20, [x29, #-80]
     aa8:	b.cc	acc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4f8>  // b.lo, b.ul, b.last
     aac:	sub	x1, x29, #0x50
     ab0:	mov	x0, x19
     ab4:	mov	x2, xzr
     ab8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     abc:	ldur	x8, [x29, #-80]
     ac0:	mov	x21, x0
     ac4:	str	x0, [x19]
     ac8:	str	x8, [x19, #16]
     acc:	cbz	x20, b30 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x55c>
     ad0:	cmp	x20, #0x1
     ad4:	b.ne	b20 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x54c>  // b.any
     ad8:	ldrb	w8, [x22]
     adc:	strb	w8, [x21]
     ae0:	b	b30 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x55c>
     ae4:	mov	x8, x19
     ae8:	strb	wzr, [x8, #16]!
     aec:	stp	x8, xzr, [x19]
     af0:	b	b58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x584>
     af4:	stp	x21, xzr, [x19]
     af8:	strb	wzr, [x19, #16]
     afc:	b	b40 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x56c>
     b00:	mov	x1, x21
     b04:	mov	x2, x20
     b08:	bl	0 <memcpy>
     b0c:	ldur	x8, [x29, #-48]
     b10:	ldr	x9, [x19]
     b14:	str	x8, [x19, #8]
     b18:	strb	wzr, [x9, x8]
     b1c:	b	b58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x584>
     b20:	mov	x0, x21
     b24:	mov	x1, x22
     b28:	mov	x2, x20
     b2c:	bl	0 <memcpy>
     b30:	ldur	x8, [x29, #-80]
     b34:	ldr	x9, [x19]
     b38:	str	x8, [x19, #8]
     b3c:	strb	wzr, [x9, x8]
     b40:	ldur	x0, [x29, #-48]
     b44:	sub	x8, x29, #0x30
     b48:	add	x8, x8, #0x10
     b4c:	cmp	x0, x8
     b50:	b.eq	b58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x584>  // b.none
     b54:	bl	0 <_ZdlPv>
     b58:	ldp	x20, x19, [sp, #304]
     b5c:	ldp	x22, x21, [sp, #288]
     b60:	ldp	x24, x23, [sp, #272]
     b64:	ldp	x26, x25, [sp, #256]
     b68:	ldp	x28, x27, [sp, #240]
     b6c:	ldp	x29, x30, [sp, #224]
     b70:	add	sp, sp, #0x140
     b74:	ret
     b78:	adrp	x22, 0 <_ZN3lld4outsEv>
     b7c:	add	x22, x22, #0x0
     b80:	mov	x0, x22
     b84:	bl	0 <__cxa_guard_acquire>
     b88:	cbz	w0, 618 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x44>
     b8c:	adrp	x1, 0 <_ZN3lld4outsEv>
     b90:	add	x1, x1, #0x0
     b94:	add	x0, x22, #0x70
     b98:	add	x2, x1, #0x42
     b9c:	mov	w3, #0x10                  	// #16
     ba0:	bl	0 <_ZN3lld4outsEv>
     ba4:	adrp	x1, 0 <_ZN3lld4outsEv>
     ba8:	add	x1, x1, #0x0
     bac:	add	x0, x22, #0x90
     bb0:	add	x2, x1, #0x3c
     bb4:	mov	w3, #0x10                  	// #16
     bb8:	bl	0 <_ZN3lld4outsEv>
     bbc:	adrp	x1, 0 <_ZN3lld4outsEv>
     bc0:	add	x1, x1, #0x0
     bc4:	add	x0, x22, #0xb0
     bc8:	add	x2, x1, #0x2d
     bcc:	mov	w3, #0x10                  	// #16
     bd0:	bl	0 <_ZN3lld4outsEv>
     bd4:	adrp	x1, 0 <_ZN3lld4outsEv>
     bd8:	add	x1, x1, #0x0
     bdc:	add	x0, x22, #0xd0
     be0:	add	x2, x1, #0x3d
     be4:	mov	w3, #0x10                  	// #16
     be8:	bl	0 <_ZN3lld4outsEv>
     bec:	adrp	x1, 0 <_ZN3lld4outsEv>
     bf0:	add	x1, x1, #0x0
     bf4:	add	x0, x22, #0xf0
     bf8:	add	x2, x1, #0x37
     bfc:	mov	w3, #0x10                  	// #16
     c00:	bl	0 <_ZN3lld4outsEv>
     c04:	adrp	x1, 0 <_ZN3lld4outsEv>
     c08:	add	x1, x1, #0x0
     c0c:	add	x0, x22, #0x110
     c10:	add	x2, x1, #0x31
     c14:	mov	w3, #0x10                  	// #16
     c18:	bl	0 <_ZN3lld4outsEv>
     c1c:	adrp	x1, 0 <_ZN3lld4outsEv>
     c20:	add	x1, x1, #0x0
     c24:	add	x0, x22, #0x130
     c28:	add	x2, x1, #0x3a
     c2c:	mov	w3, #0x10                  	// #16
     c30:	bl	0 <_ZN3lld4outsEv>
     c34:	adrp	x1, 0 <_ZN3lld4outsEv>
     c38:	add	x1, x1, #0x0
     c3c:	add	x0, x22, #0x150
     c40:	add	x2, x1, #0x34
     c44:	mov	w3, #0x10                  	// #16
     c48:	bl	0 <_ZN3lld4outsEv>
     c4c:	adrp	x1, 0 <_ZN3lld4outsEv>
     c50:	add	x1, x1, #0x0
     c54:	add	x0, x22, #0x170
     c58:	add	x2, x1, #0x1b
     c5c:	mov	w3, #0x10                  	// #16
     c60:	bl	0 <_ZN3lld4outsEv>
     c64:	adrp	x0, 0 <_ZN3lld4outsEv>
     c68:	adrp	x2, 0 <__dso_handle>
     c6c:	add	x0, x0, #0x0
     c70:	add	x2, x2, #0x0
     c74:	mov	x1, xzr
     c78:	bl	0 <__cxa_atexit>
     c7c:	mov	x0, x22
     c80:	bl	0 <__cxa_guard_release>
     c84:	b	618 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x44>
     c88:	adrp	x0, 0 <_ZN3lld4outsEv>
     c8c:	adrp	x1, 0 <_ZN3lld4outsEv>
     c90:	adrp	x3, 0 <_ZN3lld4outsEv>
     c94:	add	x0, x0, #0x0
     c98:	add	x1, x1, #0x0
     c9c:	add	x3, x3, #0x0
     ca0:	mov	w2, #0x8f                  	// #143
     ca4:	bl	0 <__assert_fail>
     ca8:	adrp	x0, 0 <_ZN3lld4outsEv>
     cac:	add	x0, x0, #0x0
     cb0:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000000cb4 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE>:
     cb4:	stp	x29, x30, [sp, #-64]!
     cb8:	str	x23, [sp, #16]
     cbc:	stp	x22, x21, [sp, #32]
     cc0:	stp	x20, x19, [sp, #48]
     cc4:	mov	x29, sp
     cc8:	ldrb	w8, [x0, #50]
     ccc:	cbz	w8, de8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x134>
     cd0:	adrp	x23, 0 <__pthread_key_create>
     cd4:	ldr	x23, [x23]
     cd8:	mov	x21, x0
     cdc:	mov	x19, x1
     ce0:	cbz	x23, cf4 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x40>
     ce4:	adrp	x0, 0 <_ZN3lld4outsEv>
     ce8:	add	x0, x0, #0x0
     cec:	bl	0 <pthread_mutex_lock>
     cf0:	cbnz	w0, dfc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x148>
     cf4:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     cf8:	ldr	x8, [x8]
     cfc:	ldr	x20, [x8]
     d00:	cbnz	x20, d0c <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x58>
     d04:	bl	0 <_ZN4llvm4errsEv>
     d08:	mov	x20, x0
     d0c:	ldp	x8, x0, [x20, #16]
     d10:	ldp	x1, x22, [x21, #32]
     d14:	sub	x8, x8, x0
     d18:	cmp	x22, x8
     d1c:	b.ls	d38 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x84>  // b.plast
     d20:	mov	x0, x20
     d24:	mov	x2, x22
     d28:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d2c:	mov	x20, x0
     d30:	ldr	x0, [x0, #24]
     d34:	b	d50 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x9c>
     d38:	cbz	x22, d50 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x9c>
     d3c:	mov	x2, x22
     d40:	bl	0 <memcpy>
     d44:	ldr	x8, [x20, #24]
     d48:	add	x0, x8, x22
     d4c:	str	x0, [x20, #24]
     d50:	ldr	x8, [x20, #16]
     d54:	sub	x8, x8, x0
     d58:	cmp	x8, #0x1
     d5c:	b.hi	d7c <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xc8>  // b.pmore
     d60:	adrp	x1, 0 <_ZN3lld4outsEv>
     d64:	add	x1, x1, #0x0
     d68:	mov	w2, #0x2                   	// #2
     d6c:	mov	x0, x20
     d70:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d74:	mov	x20, x0
     d78:	b	d90 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xdc>
     d7c:	mov	w8, #0x203a                	// #8250
     d80:	strh	w8, [x0]
     d84:	ldr	x8, [x20, #24]
     d88:	add	x8, x8, #0x2
     d8c:	str	x8, [x20, #24]
     d90:	mov	x0, x19
     d94:	mov	x1, x20
     d98:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     d9c:	ldp	x9, x8, [x20, #16]
     da0:	cmp	x9, x8
     da4:	b.ne	dc4 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x110>  // b.any
     da8:	adrp	x1, 0 <_ZN3lld4outsEv>
     dac:	add	x1, x1, #0x0
     db0:	mov	w2, #0x1                   	// #1
     db4:	mov	x0, x20
     db8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     dbc:	cbnz	x23, ddc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x128>
     dc0:	b	de8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x134>
     dc4:	mov	w9, #0xa                   	// #10
     dc8:	strb	w9, [x8]
     dcc:	ldr	x8, [x20, #24]
     dd0:	add	x8, x8, #0x1
     dd4:	str	x8, [x20, #24]
     dd8:	cbz	x23, de8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x134>
     ddc:	adrp	x0, 0 <_ZN3lld4outsEv>
     de0:	add	x0, x0, #0x0
     de4:	bl	0 <pthread_mutex_unlock>
     de8:	ldp	x20, x19, [sp, #48]
     dec:	ldp	x22, x21, [sp, #32]
     df0:	ldr	x23, [sp, #16]
     df4:	ldp	x29, x30, [sp], #64
     df8:	ret
     dfc:	bl	0 <_ZSt20__throw_system_errori>

0000000000000e00 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>:
     e00:	stp	x29, x30, [sp, #-48]!
     e04:	stp	x22, x21, [sp, #16]
     e08:	stp	x20, x19, [sp, #32]
     e0c:	mov	x29, sp
     e10:	adrp	x21, 0 <__pthread_key_create>
     e14:	ldr	x21, [x21]
     e18:	mov	x20, x1
     e1c:	cbz	x21, e30 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x30>
     e20:	adrp	x0, 0 <_ZN3lld4outsEv>
     e24:	add	x0, x0, #0x0
     e28:	bl	0 <pthread_mutex_lock>
     e2c:	cbnz	w0, ed4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xd4>
     e30:	adrp	x22, 0 <_ZN3lld4outsEv>
     e34:	ldr	x22, [x22]
     e38:	ldr	x19, [x22]
     e3c:	cbnz	x19, e48 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x48>
     e40:	bl	0 <_ZN4llvm4outsEv>
     e44:	mov	x19, x0
     e48:	mov	x0, x20
     e4c:	mov	x1, x19
     e50:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     e54:	ldp	x9, x8, [x19, #16]
     e58:	cmp	x9, x8
     e5c:	b.ne	e80 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x80>  // b.any
     e60:	adrp	x1, 0 <_ZN3lld4outsEv>
     e64:	add	x1, x1, #0x0
     e68:	mov	w2, #0x1                   	// #1
     e6c:	mov	x0, x19
     e70:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     e74:	ldr	x0, [x22]
     e78:	cbnz	x0, ea0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xa0>
     e7c:	b	e9c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x9c>
     e80:	mov	w9, #0xa                   	// #10
     e84:	strb	w9, [x8]
     e88:	ldr	x8, [x19, #24]
     e8c:	add	x8, x8, #0x1
     e90:	str	x8, [x19, #24]
     e94:	ldr	x0, [x22]
     e98:	cbnz	x0, ea0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xa0>
     e9c:	bl	0 <_ZN4llvm4outsEv>
     ea0:	ldr	x8, [x0, #24]
     ea4:	ldr	x9, [x0, #8]
     ea8:	cmp	x8, x9
     eac:	b.eq	eb4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xb4>  // b.none
     eb0:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     eb4:	cbz	x21, ec4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xc4>
     eb8:	adrp	x0, 0 <_ZN3lld4outsEv>
     ebc:	add	x0, x0, #0x0
     ec0:	bl	0 <pthread_mutex_unlock>
     ec4:	ldp	x20, x19, [sp, #32]
     ec8:	ldp	x22, x21, [sp, #16]
     ecc:	ldp	x29, x30, [sp], #48
     ed0:	ret
     ed4:	bl	0 <_ZSt20__throw_system_errori>

0000000000000ed8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>:
     ed8:	sub	sp, sp, #0x60
     edc:	stp	x29, x30, [sp, #32]
     ee0:	stp	x24, x23, [sp, #48]
     ee4:	stp	x22, x21, [sp, #64]
     ee8:	stp	x20, x19, [sp, #80]
     eec:	add	x29, sp, #0x20
     ef0:	ldrb	w8, [x0, #49]
     ef4:	mov	x20, x0
     ef8:	mov	x19, x1
     efc:	cbz	w8, f20 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x48>
     f00:	mov	x0, x20
     f04:	mov	x1, x19
     f08:	ldp	x20, x19, [sp, #80]
     f0c:	ldp	x22, x21, [sp, #64]
     f10:	ldp	x24, x23, [sp, #48]
     f14:	ldp	x29, x30, [sp, #32]
     f18:	add	sp, sp, #0x60
     f1c:	b	114c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     f20:	adrp	x23, 0 <__pthread_key_create>
     f24:	ldr	x23, [x23]
     f28:	cbz	x23, f3c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x64>
     f2c:	adrp	x0, 0 <_ZN3lld4outsEv>
     f30:	add	x0, x0, #0x0
     f34:	bl	0 <pthread_mutex_lock>
     f38:	cbnz	w0, 1148 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x270>
     f3c:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     f40:	ldr	x8, [x8]
     f44:	ldr	x21, [x8]
     f48:	cbnz	x21, f54 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x7c>
     f4c:	bl	0 <_ZN4llvm4errsEv>
     f50:	mov	x21, x0
     f54:	adrp	x24, 0 <_ZN3lld4outsEv>
     f58:	add	x24, x24, #0x0
     f5c:	ldp	x8, x0, [x21, #16]
     f60:	ldp	x1, x22, [x24]
     f64:	sub	x8, x8, x0
     f68:	cmp	x22, x8
     f6c:	b.ls	f84 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xac>  // b.plast
     f70:	mov	x0, x21
     f74:	mov	x2, x22
     f78:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     f7c:	mov	x21, x0
     f80:	b	f9c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xc4>
     f84:	cbz	x22, f9c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xc4>
     f88:	mov	x2, x22
     f8c:	bl	0 <memcpy>
     f90:	ldr	x8, [x21, #24]
     f94:	add	x8, x8, x22
     f98:	str	x8, [x21, #24]
     f9c:	mov	x8, sp
     fa0:	mov	x0, x20
     fa4:	mov	x1, x19
     fa8:	bl	5d4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     fac:	ldp	x1, x2, [sp]
     fb0:	mov	x0, x21
     fb4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     fb8:	ldp	x9, x8, [x0, #16]
     fbc:	sub	x9, x9, x8
     fc0:	cmp	x9, #0x1
     fc4:	b.hi	fdc <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x104>  // b.pmore
     fc8:	adrp	x1, 0 <_ZN3lld4outsEv>
     fcc:	add	x1, x1, #0x0
     fd0:	mov	w2, #0x2                   	// #2
     fd4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     fd8:	b	ff0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x118>
     fdc:	mov	w9, #0x203a                	// #8250
     fe0:	strh	w9, [x8]
     fe4:	ldr	x8, [x0, #24]
     fe8:	add	x8, x8, #0x2
     fec:	str	x8, [x0, #24]
     ff0:	mov	w1, #0x5                   	// #5
     ff4:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     ff8:	ldp	x9, x8, [x0, #16]
     ffc:	sub	x9, x9, x8
    1000:	cmp	x9, #0x8
    1004:	b.hi	101c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x144>  // b.pmore
    1008:	adrp	x1, 0 <_ZN3lld4outsEv>
    100c:	add	x1, x1, #0x0
    1010:	mov	w2, #0x9                   	// #9
    1014:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1018:	b	1040 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x168>
    101c:	adrp	x9, 0 <_ZN3lld4outsEv>
    1020:	add	x9, x9, #0x0
    1024:	ldr	x9, [x9]
    1028:	mov	w10, #0x20                  	// #32
    102c:	strb	w10, [x8, #8]
    1030:	str	x9, [x8]
    1034:	ldr	x8, [x0, #24]
    1038:	add	x8, x8, #0x9
    103c:	str	x8, [x0, #24]
    1040:	mov	w1, #0x9                   	// #9
    1044:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1048:	mov	x20, x0
    104c:	mov	x0, x19
    1050:	mov	x1, x20
    1054:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    1058:	ldp	x9, x8, [x20, #16]
    105c:	cmp	x9, x8
    1060:	b.ne	107c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1a4>  // b.any
    1064:	adrp	x1, 0 <_ZN3lld4outsEv>
    1068:	add	x1, x1, #0x0
    106c:	mov	w2, #0x1                   	// #1
    1070:	mov	x0, x20
    1074:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1078:	b	1090 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1b8>
    107c:	mov	w9, #0xa                   	// #10
    1080:	strb	w9, [x8]
    1084:	ldr	x8, [x20, #24]
    1088:	add	x8, x8, #0x1
    108c:	str	x8, [x20, #24]
    1090:	ldr	x0, [sp]
    1094:	mov	x8, sp
    1098:	add	x8, x8, #0x10
    109c:	cmp	x0, x8
    10a0:	b.eq	10a8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1d0>  // b.none
    10a4:	bl	0 <_ZdlPv>
    10a8:	mov	x8, sp
    10ac:	mov	x0, x19
    10b0:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    10b4:	ldp	x19, x2, [sp]
    10b8:	cbz	x2, 10e4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x20c>
    10bc:	mov	w1, #0xa                   	// #10
    10c0:	mov	x0, x19
    10c4:	bl	0 <memchr>
    10c8:	cbz	x0, 10e4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x20c>
    10cc:	sub	x20, x0, x19
    10d0:	mov	x8, sp
    10d4:	add	x8, x8, #0x10
    10d8:	cmp	x19, x8
    10dc:	b.ne	10f8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x220>  // b.any
    10e0:	b	1100 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x228>
    10e4:	mov	x20, #0xffffffffffffffff    	// #-1
    10e8:	mov	x8, sp
    10ec:	add	x8, x8, #0x10
    10f0:	cmp	x19, x8
    10f4:	b.eq	1100 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x228>  // b.none
    10f8:	mov	x0, x19
    10fc:	bl	0 <_ZdlPv>
    1100:	adrp	x8, 0 <_ZN3lld4outsEv>
    1104:	adrp	x9, 0 <_ZN3lld4outsEv>
    1108:	cmn	x20, #0x1
    110c:	add	x8, x8, #0x0
    1110:	add	x9, x9, #0x0
    1114:	cset	w10, ne  // ne = any
    1118:	csel	x8, x9, x8, ne  // ne = any
    111c:	stp	x8, x10, [x24]
    1120:	cbz	x23, 1130 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x258>
    1124:	adrp	x0, 0 <_ZN3lld4outsEv>
    1128:	add	x0, x0, #0x0
    112c:	bl	0 <pthread_mutex_unlock>
    1130:	ldp	x20, x19, [sp, #80]
    1134:	ldp	x22, x21, [sp, #64]
    1138:	ldp	x24, x23, [sp, #48]
    113c:	ldp	x29, x30, [sp, #32]
    1140:	add	sp, sp, #0x60
    1144:	ret
    1148:	bl	0 <_ZSt20__throw_system_errori>

000000000000114c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>:
    114c:	sub	sp, sp, #0x100
    1150:	stp	x29, x30, [sp, #192]
    1154:	stp	x24, x23, [sp, #208]
    1158:	stp	x22, x21, [sp, #224]
    115c:	stp	x20, x19, [sp, #240]
    1160:	add	x29, sp, #0xc0
    1164:	ldrb	w8, [x0, #51]
    1168:	mov	x19, x0
    116c:	mov	x20, x1
    1170:	cbz	w8, 1270 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x124>
    1174:	adrp	x8, 0 <_ZN3lld4outsEv>
    1178:	add	x8, x8, #0x0
    117c:	ldarb	w8, [x8]
    1180:	tbz	w8, #0, 1b08 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9bc>
    1184:	sub	x8, x29, #0x20
    1188:	mov	x0, x20
    118c:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1190:	ldp	x0, x8, [x29, #-32]
    1194:	adrp	x3, 0 <_ZN3lld4outsEv>
    1198:	movi	v0.2d, #0x0
    119c:	add	x3, x3, #0x0
    11a0:	add	x1, x0, x8
    11a4:	sub	x2, x29, #0x40
    11a8:	mov	w4, wzr
    11ac:	stp	q0, q0, [x29, #-64]
    11b0:	bl	0 <_ZN3lld4outsEv>
    11b4:	tbz	w0, #0, 124c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x100>
    11b8:	ldp	x8, x9, [x29, #-64]
    11bc:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    11c0:	movk	x10, #0xaaab
    11c4:	orr	x11, xzr, #0xfffffffffffffffd
    11c8:	sub	x12, x9, x8
    11cc:	asr	x12, x12, #3
    11d0:	madd	x10, x12, x10, x11
    11d4:	cmp	x10, #0x1
    11d8:	ccmp	x9, x8, #0x4, hi  // hi = pmore
    11dc:	csinc	x11, x10, xzr, eq  // eq = none
    11e0:	mov	w12, #0x18                  	// #24
    11e4:	madd	x12, x11, x12, x8
    11e8:	ldrb	w12, [x12, #16]
    11ec:	cbz	w12, 1454 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x308>
    11f0:	mov	w9, #0x18                  	// #24
    11f4:	madd	x8, x11, x9, x8
    11f8:	ldp	x20, x8, [x8]
    11fc:	add	x9, sp, #0x28
    1200:	add	x0, x9, #0x10
    1204:	str	x0, [sp, #40]
    1208:	sub	x21, x8, x20
    120c:	cmp	x21, #0xf
    1210:	str	x21, [sp, #72]
    1214:	b.ls	1234 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xe8>  // b.plast
    1218:	add	x0, sp, #0x28
    121c:	add	x1, sp, #0x48
    1220:	mov	x2, xzr
    1224:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    1228:	ldr	x8, [sp, #72]
    122c:	str	x0, [sp, #40]
    1230:	str	x8, [sp, #56]
    1234:	cbz	x21, 1474 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x328>
    1238:	cmp	x21, #0x1
    123c:	b.ne	1468 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x31c>  // b.any
    1240:	ldrb	w8, [x20]
    1244:	strb	w8, [x0]
    1248:	b	1474 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x328>
    124c:	ldur	x0, [x29, #-64]
    1250:	cbz	x0, 1258 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x10c>
    1254:	bl	0 <_ZdlPv>
    1258:	ldur	x0, [x29, #-32]
    125c:	sub	x8, x29, #0x20
    1260:	add	x8, x8, #0x10
    1264:	cmp	x0, x8
    1268:	b.eq	1270 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x124>  // b.none
    126c:	bl	0 <_ZdlPv>
    1270:	adrp	x23, 0 <__pthread_key_create>
    1274:	ldr	x23, [x23]
    1278:	cbz	x23, 128c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x140>
    127c:	adrp	x0, 0 <_ZN3lld4outsEv>
    1280:	add	x0, x0, #0x0
    1284:	bl	0 <pthread_mutex_lock>
    1288:	cbnz	w0, 1b5c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa10>
    128c:	ldr	x8, [x19, #8]
    1290:	adrp	x24, 0 <_ZN3lld4outsEv>
    1294:	add	x24, x24, #0x0
    1298:	cbz	x8, 12a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x15c>
    129c:	ldr	x9, [x19]
    12a0:	cmp	x9, x8
    12a4:	b.cs	1410 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c4>  // b.hs, b.nlast
    12a8:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
    12ac:	ldr	x8, [x8]
    12b0:	ldr	x21, [x8]
    12b4:	cbnz	x21, 12c0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x174>
    12b8:	bl	0 <_ZN4llvm4errsEv>
    12bc:	mov	x21, x0
    12c0:	ldp	x8, x0, [x21, #16]
    12c4:	ldp	x1, x22, [x24]
    12c8:	sub	x8, x8, x0
    12cc:	cmp	x22, x8
    12d0:	b.ls	12e8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x19c>  // b.plast
    12d4:	mov	x0, x21
    12d8:	mov	x2, x22
    12dc:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    12e0:	mov	x21, x0
    12e4:	b	1300 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1b4>
    12e8:	cbz	x22, 1300 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1b4>
    12ec:	mov	x2, x22
    12f0:	bl	0 <memcpy>
    12f4:	ldr	x8, [x21, #24]
    12f8:	add	x8, x8, x22
    12fc:	str	x8, [x21, #24]
    1300:	sub	x8, x29, #0x20
    1304:	mov	x0, x19
    1308:	mov	x1, x20
    130c:	bl	5d4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    1310:	ldp	x1, x2, [x29, #-32]
    1314:	mov	x0, x21
    1318:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    131c:	ldp	x9, x8, [x0, #16]
    1320:	sub	x9, x9, x8
    1324:	cmp	x9, #0x1
    1328:	b.hi	1340 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1f4>  // b.pmore
    132c:	adrp	x1, 0 <_ZN3lld4outsEv>
    1330:	add	x1, x1, #0x0
    1334:	mov	w2, #0x2                   	// #2
    1338:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    133c:	b	1354 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x208>
    1340:	mov	w9, #0x203a                	// #8250
    1344:	strh	w9, [x8]
    1348:	ldr	x8, [x0, #24]
    134c:	add	x8, x8, #0x2
    1350:	str	x8, [x0, #24]
    1354:	mov	w1, #0x1                   	// #1
    1358:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    135c:	ldp	x9, x8, [x0, #16]
    1360:	sub	x9, x9, x8
    1364:	cmp	x9, #0x6
    1368:	b.hi	1380 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x234>  // b.pmore
    136c:	adrp	x1, 0 <_ZN3lld4outsEv>
    1370:	add	x1, x1, #0x0
    1374:	mov	w2, #0x7                   	// #7
    1378:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    137c:	b	13a4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x258>
    1380:	mov	w9, #0x726f                	// #29295
    1384:	mov	w10, #0x7265                	// #29285
    1388:	movk	w9, #0x203a, lsl #16
    138c:	movk	w10, #0x6f72, lsl #16
    1390:	stur	w9, [x8, #3]
    1394:	str	w10, [x8]
    1398:	ldr	x8, [x0, #24]
    139c:	add	x8, x8, #0x7
    13a0:	str	x8, [x0, #24]
    13a4:	mov	w1, #0x9                   	// #9
    13a8:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    13ac:	mov	x21, x0
    13b0:	mov	x0, x20
    13b4:	mov	x1, x21
    13b8:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    13bc:	ldp	x9, x8, [x21, #16]
    13c0:	cmp	x9, x8
    13c4:	b.ne	13e0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x294>  // b.any
    13c8:	adrp	x1, 0 <_ZN3lld4outsEv>
    13cc:	add	x1, x1, #0x0
    13d0:	mov	w2, #0x1                   	// #1
    13d4:	mov	x0, x21
    13d8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    13dc:	b	13f4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2a8>
    13e0:	mov	w9, #0xa                   	// #10
    13e4:	strb	w9, [x8]
    13e8:	ldr	x8, [x21, #24]
    13ec:	add	x8, x8, #0x1
    13f0:	str	x8, [x21, #24]
    13f4:	ldur	x0, [x29, #-32]
    13f8:	sub	x8, x29, #0x20
    13fc:	add	x8, x8, #0x10
    1400:	cmp	x0, x8
    1404:	b.eq	1a6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x920>  // b.none
    1408:	bl	0 <_ZdlPv>
    140c:	b	1a6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x920>
    1410:	b.ne	1a6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x920>  // b.any
    1414:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
    1418:	ldr	x8, [x8]
    141c:	ldr	x21, [x8]
    1420:	cbnz	x21, 142c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2e0>
    1424:	bl	0 <_ZN4llvm4errsEv>
    1428:	mov	x21, x0
    142c:	ldp	x8, x0, [x21, #16]
    1430:	ldp	x1, x22, [x24]
    1434:	sub	x8, x8, x0
    1438:	cmp	x22, x8
    143c:	b.ls	1908 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7bc>  // b.plast
    1440:	mov	x0, x21
    1444:	mov	x2, x22
    1448:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    144c:	mov	x21, x0
    1450:	b	1920 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7d4>
    1454:	add	x11, sp, #0x28
    1458:	add	x11, x11, #0x10
    145c:	stp	x11, xzr, [sp, #40]
    1460:	strb	wzr, [sp, #56]
    1464:	b	14a0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x354>
    1468:	mov	x1, x20
    146c:	mov	x2, x21
    1470:	bl	0 <memcpy>
    1474:	ldr	x8, [sp, #72]
    1478:	ldr	x9, [sp, #40]
    147c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1480:	movk	x10, #0xaaab
    1484:	str	x8, [sp, #48]
    1488:	strb	wzr, [x9, x8]
    148c:	ldp	x8, x9, [x29, #-64]
    1490:	orr	x12, xzr, #0xfffffffffffffffd
    1494:	sub	x11, x9, x8
    1498:	asr	x11, x11, #3
    149c:	madd	x10, x11, x10, x12
    14a0:	cmp	x10, #0x2
    14a4:	mov	w11, #0x2                   	// #2
    14a8:	ccmp	x8, x9, #0x4, hi  // hi = pmore
    14ac:	csel	x9, x11, x10, ne  // ne = any
    14b0:	mov	w10, #0x18                  	// #24
    14b4:	madd	x10, x9, x10, x8
    14b8:	ldrb	w10, [x10, #16]
    14bc:	cbz	w10, 151c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3d0>
    14c0:	mov	w10, #0x18                  	// #24
    14c4:	madd	x8, x9, x10, x8
    14c8:	ldp	x20, x8, [x8]
    14cc:	add	x9, sp, #0x8
    14d0:	add	x0, x9, #0x10
    14d4:	str	x0, [sp, #8]
    14d8:	sub	x21, x8, x20
    14dc:	cmp	x21, #0xf
    14e0:	str	x21, [sp, #72]
    14e4:	b.ls	1504 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3b8>  // b.plast
    14e8:	add	x0, sp, #0x8
    14ec:	add	x1, sp, #0x48
    14f0:	mov	x2, xzr
    14f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    14f8:	ldr	x8, [sp, #72]
    14fc:	str	x0, [sp, #8]
    1500:	str	x8, [sp, #24]
    1504:	cbz	x21, 1540 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3f4>
    1508:	cmp	x21, #0x1
    150c:	b.ne	1534 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3e8>  // b.any
    1510:	ldrb	w8, [x20]
    1514:	strb	w8, [x0]
    1518:	b	1540 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3f4>
    151c:	add	x8, sp, #0x8
    1520:	mov	x2, xzr
    1524:	add	x1, x8, #0x10
    1528:	stp	x1, xzr, [sp, #8]
    152c:	strb	wzr, [sp, #24]
    1530:	b	1554 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x408>
    1534:	mov	x1, x20
    1538:	mov	x2, x21
    153c:	bl	0 <memcpy>
    1540:	ldr	x8, [sp, #72]
    1544:	ldr	x9, [sp, #8]
    1548:	str	x8, [sp, #16]
    154c:	strb	wzr, [x9, x8]
    1550:	ldp	x1, x2, [sp, #8]
    1554:	ldp	x3, x4, [sp, #40]
    1558:	ldr	x9, [sp, #56]
    155c:	add	x8, sp, #0x28
    1560:	add	x20, x8, #0x10
    1564:	cmp	x3, x20
    1568:	mov	w10, #0xf                   	// #15
    156c:	add	x8, x2, x4
    1570:	csel	x9, x10, x9, eq  // eq = none
    1574:	cmp	x8, x9
    1578:	b.ls	159c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x450>  // b.plast
    157c:	ldr	x10, [sp, #24]
    1580:	add	x9, sp, #0x8
    1584:	add	x9, x9, #0x10
    1588:	cmp	x1, x9
    158c:	mov	w9, #0xf                   	// #15
    1590:	csel	x9, x9, x10, eq  // eq = none
    1594:	cmp	x8, x9
    1598:	b.ls	15a8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x45c>  // b.plast
    159c:	add	x0, sp, #0x28
    15a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    15a4:	b	15b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x46c>
    15a8:	add	x0, sp, #0x8
    15ac:	mov	x1, xzr
    15b0:	mov	x2, xzr
    15b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    15b8:	add	x8, sp, #0x48
    15bc:	add	x21, x8, #0x10
    15c0:	str	x21, [sp, #72]
    15c4:	mov	x8, x0
    15c8:	ldr	x9, [x8], #16
    15cc:	cmp	x9, x8
    15d0:	b.eq	15e4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x498>  // b.none
    15d4:	str	x9, [sp, #72]
    15d8:	ldr	x9, [x0, #16]
    15dc:	str	x9, [sp, #88]
    15e0:	b	15ec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4a0>
    15e4:	ldr	q0, [x9]
    15e8:	str	q0, [x21]
    15ec:	ldr	x9, [x0, #8]
    15f0:	mov	w10, #0x104                 	// #260
    15f4:	add	x11, sp, #0x48
    15f8:	sub	x1, x29, #0x58
    15fc:	str	x9, [sp, #80]
    1600:	stp	x8, xzr, [x0]
    1604:	strb	wzr, [x0, #16]
    1608:	mov	x0, x19
    160c:	sturh	w10, [x29, #-72]
    1610:	stp	x11, xzr, [x29, #-88]
    1614:	bl	114c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1618:	ldr	x0, [sp, #72]
    161c:	cmp	x0, x21
    1620:	b.eq	1628 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4dc>  // b.none
    1624:	bl	0 <_ZdlPv>
    1628:	ldr	x0, [sp, #8]
    162c:	add	x8, sp, #0x8
    1630:	add	x8, x8, #0x10
    1634:	cmp	x0, x8
    1638:	b.eq	1640 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4f4>  // b.none
    163c:	bl	0 <_ZdlPv>
    1640:	ldr	x0, [sp, #40]
    1644:	cmp	x0, x20
    1648:	b.eq	1650 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x504>  // b.none
    164c:	bl	0 <_ZdlPv>
    1650:	ldp	x8, x9, [x29, #-64]
    1654:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1658:	movk	x10, #0xaaab
    165c:	orr	x11, xzr, #0xfffffffffffffffd
    1660:	sub	x12, x9, x8
    1664:	asr	x12, x12, #3
    1668:	madd	x10, x12, x10, x11
    166c:	cmp	x10, #0x1
    1670:	ccmp	x9, x8, #0x4, hi  // hi = pmore
    1674:	csinc	x11, x10, xzr, eq  // eq = none
    1678:	mov	w12, #0x18                  	// #24
    167c:	madd	x12, x11, x12, x8
    1680:	ldrb	w12, [x12, #16]
    1684:	cbz	w12, 16e4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x598>
    1688:	mov	w9, #0x18                  	// #24
    168c:	madd	x8, x11, x9, x8
    1690:	ldp	x20, x8, [x8]
    1694:	add	x9, sp, #0x28
    1698:	add	x0, x9, #0x10
    169c:	str	x0, [sp, #40]
    16a0:	sub	x21, x8, x20
    16a4:	cmp	x21, #0xf
    16a8:	str	x21, [sp, #72]
    16ac:	b.ls	16cc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x580>  // b.plast
    16b0:	add	x0, sp, #0x28
    16b4:	add	x1, sp, #0x48
    16b8:	mov	x2, xzr
    16bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    16c0:	ldr	x8, [sp, #72]
    16c4:	str	x0, [sp, #40]
    16c8:	str	x8, [sp, #56]
    16cc:	cbz	x21, 1704 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5b8>
    16d0:	cmp	x21, #0x1
    16d4:	b.ne	16f8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5ac>  // b.any
    16d8:	ldrb	w8, [x20]
    16dc:	strb	w8, [x0]
    16e0:	b	1704 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5b8>
    16e4:	add	x11, sp, #0x28
    16e8:	add	x11, x11, #0x10
    16ec:	stp	x11, xzr, [sp, #40]
    16f0:	strb	wzr, [sp, #56]
    16f4:	b	1730 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5e4>
    16f8:	mov	x1, x20
    16fc:	mov	x2, x21
    1700:	bl	0 <memcpy>
    1704:	ldr	x8, [sp, #72]
    1708:	ldr	x9, [sp, #40]
    170c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1710:	movk	x10, #0xaaab
    1714:	str	x8, [sp, #48]
    1718:	strb	wzr, [x9, x8]
    171c:	ldp	x8, x9, [x29, #-64]
    1720:	orr	x12, xzr, #0xfffffffffffffffd
    1724:	sub	x11, x9, x8
    1728:	asr	x11, x11, #3
    172c:	madd	x10, x11, x10, x12
    1730:	cmp	x10, #0x3
    1734:	mov	w11, #0x3                   	// #3
    1738:	ccmp	x8, x9, #0x4, hi  // hi = pmore
    173c:	csel	x9, x11, x10, ne  // ne = any
    1740:	mov	w10, #0x18                  	// #24
    1744:	madd	x10, x9, x10, x8
    1748:	ldrb	w10, [x10, #16]
    174c:	cbz	w10, 17ac <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x660>
    1750:	mov	w10, #0x18                  	// #24
    1754:	madd	x8, x9, x10, x8
    1758:	ldp	x20, x8, [x8]
    175c:	add	x9, sp, #0x8
    1760:	add	x0, x9, #0x10
    1764:	str	x0, [sp, #8]
    1768:	sub	x21, x8, x20
    176c:	cmp	x21, #0xf
    1770:	str	x21, [sp, #72]
    1774:	b.ls	1794 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x648>  // b.plast
    1778:	add	x0, sp, #0x8
    177c:	add	x1, sp, #0x48
    1780:	mov	x2, xzr
    1784:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    1788:	ldr	x8, [sp, #72]
    178c:	str	x0, [sp, #8]
    1790:	str	x8, [sp, #24]
    1794:	cbz	x21, 17d0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x684>
    1798:	cmp	x21, #0x1
    179c:	b.ne	17c4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x678>  // b.any
    17a0:	ldrb	w8, [x20]
    17a4:	strb	w8, [x0]
    17a8:	b	17d0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x684>
    17ac:	add	x8, sp, #0x8
    17b0:	mov	x2, xzr
    17b4:	add	x1, x8, #0x10
    17b8:	stp	x1, xzr, [sp, #8]
    17bc:	strb	wzr, [sp, #24]
    17c0:	b	17e4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x698>
    17c4:	mov	x1, x20
    17c8:	mov	x2, x21
    17cc:	bl	0 <memcpy>
    17d0:	ldr	x8, [sp, #72]
    17d4:	ldr	x9, [sp, #8]
    17d8:	str	x8, [sp, #16]
    17dc:	strb	wzr, [x9, x8]
    17e0:	ldp	x1, x2, [sp, #8]
    17e4:	ldp	x3, x4, [sp, #40]
    17e8:	ldr	x9, [sp, #56]
    17ec:	add	x8, sp, #0x28
    17f0:	add	x20, x8, #0x10
    17f4:	cmp	x3, x20
    17f8:	mov	w10, #0xf                   	// #15
    17fc:	add	x8, x2, x4
    1800:	csel	x9, x10, x9, eq  // eq = none
    1804:	cmp	x8, x9
    1808:	b.ls	182c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6e0>  // b.plast
    180c:	ldr	x10, [sp, #24]
    1810:	add	x9, sp, #0x8
    1814:	add	x9, x9, #0x10
    1818:	cmp	x1, x9
    181c:	mov	w9, #0xf                   	// #15
    1820:	csel	x9, x9, x10, eq  // eq = none
    1824:	cmp	x8, x9
    1828:	b.ls	1838 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6ec>  // b.plast
    182c:	add	x0, sp, #0x28
    1830:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1834:	b	1848 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6fc>
    1838:	add	x0, sp, #0x8
    183c:	mov	x1, xzr
    1840:	mov	x2, xzr
    1844:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    1848:	add	x8, sp, #0x48
    184c:	add	x21, x8, #0x10
    1850:	str	x21, [sp, #72]
    1854:	mov	x8, x0
    1858:	ldr	x9, [x8], #16
    185c:	cmp	x9, x8
    1860:	b.eq	1874 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x728>  // b.none
    1864:	str	x9, [sp, #72]
    1868:	ldr	x9, [x0, #16]
    186c:	str	x9, [sp, #88]
    1870:	b	187c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x730>
    1874:	ldr	q0, [x9]
    1878:	str	q0, [x21]
    187c:	ldr	x9, [x0, #8]
    1880:	mov	w10, #0x104                 	// #260
    1884:	add	x11, sp, #0x48
    1888:	sub	x1, x29, #0x58
    188c:	str	x9, [sp, #80]
    1890:	stp	x8, xzr, [x0]
    1894:	strb	wzr, [x0, #16]
    1898:	mov	x0, x19
    189c:	sturh	w10, [x29, #-72]
    18a0:	stp	x11, xzr, [x29, #-88]
    18a4:	bl	114c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    18a8:	ldr	x0, [sp, #72]
    18ac:	cmp	x0, x21
    18b0:	b.eq	18b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x76c>  // b.none
    18b4:	bl	0 <_ZdlPv>
    18b8:	ldr	x0, [sp, #8]
    18bc:	add	x8, sp, #0x8
    18c0:	add	x8, x8, #0x10
    18c4:	cmp	x0, x8
    18c8:	b.eq	18d0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x784>  // b.none
    18cc:	bl	0 <_ZdlPv>
    18d0:	ldr	x0, [sp, #40]
    18d4:	cmp	x0, x20
    18d8:	b.eq	18e0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x794>  // b.none
    18dc:	bl	0 <_ZdlPv>
    18e0:	ldur	x0, [x29, #-64]
    18e4:	cbz	x0, 18ec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7a0>
    18e8:	bl	0 <_ZdlPv>
    18ec:	ldur	x0, [x29, #-32]
    18f0:	sub	x8, x29, #0x20
    18f4:	add	x8, x8, #0x10
    18f8:	cmp	x0, x8
    18fc:	b.eq	1af0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a4>  // b.none
    1900:	bl	0 <_ZdlPv>
    1904:	b	1af0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a4>
    1908:	cbz	x22, 1920 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7d4>
    190c:	mov	x2, x22
    1910:	bl	0 <memcpy>
    1914:	ldr	x8, [x21, #24]
    1918:	add	x8, x8, x22
    191c:	str	x8, [x21, #24]
    1920:	sub	x8, x29, #0x20
    1924:	mov	x0, x19
    1928:	mov	x1, x20
    192c:	bl	5d4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    1930:	ldp	x1, x2, [x29, #-32]
    1934:	mov	x0, x21
    1938:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    193c:	ldp	x9, x8, [x0, #16]
    1940:	sub	x9, x9, x8
    1944:	cmp	x9, #0x1
    1948:	b.hi	1960 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x814>  // b.pmore
    194c:	adrp	x1, 0 <_ZN3lld4outsEv>
    1950:	add	x1, x1, #0x0
    1954:	mov	w2, #0x2                   	// #2
    1958:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    195c:	b	1974 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x828>
    1960:	mov	w9, #0x203a                	// #8250
    1964:	strh	w9, [x8]
    1968:	ldr	x8, [x0, #24]
    196c:	add	x8, x8, #0x2
    1970:	str	x8, [x0, #24]
    1974:	mov	w1, #0x1                   	// #1
    1978:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    197c:	ldp	x9, x8, [x0, #16]
    1980:	sub	x9, x9, x8
    1984:	cmp	x9, #0x6
    1988:	b.hi	19a0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x854>  // b.pmore
    198c:	adrp	x1, 0 <_ZN3lld4outsEv>
    1990:	add	x1, x1, #0x0
    1994:	mov	w2, #0x7                   	// #7
    1998:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    199c:	b	19c4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x878>
    19a0:	mov	w9, #0x726f                	// #29295
    19a4:	mov	w10, #0x7265                	// #29285
    19a8:	movk	w9, #0x203a, lsl #16
    19ac:	movk	w10, #0x6f72, lsl #16
    19b0:	stur	w9, [x8, #3]
    19b4:	str	w10, [x8]
    19b8:	ldr	x8, [x0, #24]
    19bc:	add	x8, x8, #0x7
    19c0:	str	x8, [x0, #24]
    19c4:	mov	w1, #0x9                   	// #9
    19c8:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    19cc:	mov	x21, x0
    19d0:	ldp	x8, x0, [x0, #16]
    19d4:	ldp	x1, x22, [x19, #16]
    19d8:	sub	x8, x8, x0
    19dc:	cmp	x22, x8
    19e0:	b.ls	19fc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8b0>  // b.plast
    19e4:	mov	x0, x21
    19e8:	mov	x2, x22
    19ec:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    19f0:	mov	x21, x0
    19f4:	ldr	x0, [x0, #24]
    19f8:	b	1a14 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8c8>
    19fc:	cbz	x22, 1a14 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8c8>
    1a00:	mov	x2, x22
    1a04:	bl	0 <memcpy>
    1a08:	ldr	x8, [x21, #24]
    1a0c:	add	x0, x8, x22
    1a10:	str	x0, [x21, #24]
    1a14:	ldr	x8, [x21, #16]
    1a18:	cmp	x8, x0
    1a1c:	b.ne	1a38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8ec>  // b.any
    1a20:	adrp	x1, 0 <_ZN3lld4outsEv>
    1a24:	add	x1, x1, #0x0
    1a28:	mov	w2, #0x1                   	// #1
    1a2c:	mov	x0, x21
    1a30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1a34:	b	1a4c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x900>
    1a38:	mov	w8, #0xa                   	// #10
    1a3c:	strb	w8, [x0]
    1a40:	ldr	x8, [x21, #24]
    1a44:	add	x8, x8, #0x1
    1a48:	str	x8, [x21, #24]
    1a4c:	ldur	x0, [x29, #-32]
    1a50:	sub	x8, x29, #0x20
    1a54:	add	x8, x8, #0x10
    1a58:	cmp	x0, x8
    1a5c:	b.eq	1a64 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x918>  // b.none
    1a60:	bl	0 <_ZdlPv>
    1a64:	ldrb	w8, [x19, #48]
    1a68:	cbnz	w8, 1b60 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa14>
    1a6c:	sub	x8, x29, #0x20
    1a70:	mov	x0, x20
    1a74:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1a78:	ldp	x20, x2, [x29, #-32]
    1a7c:	cbz	x2, 1a98 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x94c>
    1a80:	mov	w1, #0xa                   	// #10
    1a84:	mov	x0, x20
    1a88:	bl	0 <memchr>
    1a8c:	cbz	x0, 1a98 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x94c>
    1a90:	sub	x21, x0, x20
    1a94:	b	1a9c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x950>
    1a98:	mov	x21, #0xffffffffffffffff    	// #-1
    1a9c:	sub	x8, x29, #0x20
    1aa0:	add	x8, x8, #0x10
    1aa4:	adrp	x22, 0 <_ZN3lld4outsEv>
    1aa8:	cmp	x20, x8
    1aac:	add	x22, x22, #0x0
    1ab0:	b.eq	1abc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x970>  // b.none
    1ab4:	mov	x0, x20
    1ab8:	bl	0 <_ZdlPv>
    1abc:	adrp	x8, 0 <_ZN3lld4outsEv>
    1ac0:	cmn	x21, #0x1
    1ac4:	add	x8, x8, #0x0
    1ac8:	cset	w9, ne  // ne = any
    1acc:	csel	x8, x22, x8, ne  // ne = any
    1ad0:	stp	x8, x9, [x24]
    1ad4:	ldr	x8, [x19]
    1ad8:	add	x8, x8, #0x1
    1adc:	str	x8, [x19]
    1ae0:	cbz	x23, 1af0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a4>
    1ae4:	adrp	x0, 0 <_ZN3lld4outsEv>
    1ae8:	add	x0, x0, #0x0
    1aec:	bl	0 <pthread_mutex_unlock>
    1af0:	ldp	x20, x19, [sp, #240]
    1af4:	ldp	x22, x21, [sp, #224]
    1af8:	ldp	x24, x23, [sp, #208]
    1afc:	ldp	x29, x30, [sp, #192]
    1b00:	add	sp, sp, #0x100
    1b04:	ret
    1b08:	adrp	x21, 0 <_ZN3lld4outsEv>
    1b0c:	add	x21, x21, #0x0
    1b10:	mov	x0, x21
    1b14:	bl	0 <__cxa_guard_acquire>
    1b18:	cbz	w0, 1184 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    1b1c:	adrp	x1, 0 <_ZN3lld4outsEv>
    1b20:	add	x22, x21, #0x18
    1b24:	add	x1, x1, #0x0
    1b28:	add	x2, x1, #0x5d
    1b2c:	mov	w3, #0x10                  	// #16
    1b30:	mov	x0, x22
    1b34:	bl	0 <_ZN3lld4outsEv>
    1b38:	adrp	x0, 0 <_ZN3lld4outsEv>
    1b3c:	adrp	x2, 0 <__dso_handle>
    1b40:	add	x0, x0, #0x0
    1b44:	add	x2, x2, #0x0
    1b48:	mov	x1, x22
    1b4c:	bl	0 <__cxa_atexit>
    1b50:	mov	x0, x21
    1b54:	bl	0 <__cxa_guard_release>
    1b58:	b	1184 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    1b5c:	bl	0 <_ZSt20__throw_system_errori>
    1b60:	mov	w0, #0x1                   	// #1
    1b64:	bl	a0 <_ZN3lld7exitLldEi>

0000000000001b68 <_ZN3lld12ErrorHandler5fatalERKN4llvm5TwineE>:
    1b68:	stp	x29, x30, [sp, #-16]!
    1b6c:	mov	x29, sp
    1b70:	bl	114c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1b74:	mov	w0, #0x1                   	// #1
    1b78:	bl	a0 <_ZN3lld7exitLldEi>

0000000000001b7c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>:
    1b7c:	sub	sp, sp, #0x70
    1b80:	stp	x29, x30, [sp, #64]
    1b84:	str	x21, [sp, #80]
    1b88:	stp	x20, x19, [sp, #96]
    1b8c:	add	x29, sp, #0x40
    1b90:	ldr	x8, [x1]
    1b94:	mov	x21, x1
    1b98:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    1b9c:	mov	x19, x0
    1ba0:	ldr	x9, [x8]
    1ba4:	mov	x0, x8
    1ba8:	ldr	x9, [x9, #48]
    1bac:	ldr	x1, [x1]
    1bb0:	blr	x9
    1bb4:	ldr	x20, [x21]
    1bb8:	str	xzr, [x21]
    1bbc:	tbz	w0, #0, 1c50 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xd4>
    1bc0:	ldr	x8, [x20]
    1bc4:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    1bc8:	mov	x0, x20
    1bcc:	ldr	x8, [x8, #48]
    1bd0:	ldr	x1, [x1]
    1bd4:	blr	x8
    1bd8:	tbz	w0, #0, 1ca8 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0x12c>
    1bdc:	ldr	x8, [x20]
    1be0:	mov	x0, x20
    1be4:	add	x21, sp, #0x8
    1be8:	ldr	x9, [x8, #24]
    1bec:	add	x8, sp, #0x8
    1bf0:	blr	x9
    1bf4:	mov	w8, #0x104                 	// #260
    1bf8:	sturh	w8, [x29, #-8]
    1bfc:	adrp	x8, 0 <_ZN3lld4outsEv>
    1c00:	stp	x21, xzr, [x29, #-24]
    1c04:	add	x8, x8, #0x0
    1c08:	ldarb	w8, [x8]
    1c0c:	tbz	w8, #0, 1c6c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xf0>
    1c10:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c14:	add	x0, x0, #0x0
    1c18:	sub	x1, x29, #0x18
    1c1c:	bl	114c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1c20:	ldr	x0, [sp, #8]
    1c24:	add	x8, x21, #0x10
    1c28:	cmp	x0, x8
    1c2c:	b.eq	1c34 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xb8>  // b.none
    1c30:	bl	0 <_ZdlPv>
    1c34:	mov	w8, #0x1                   	// #1
    1c38:	str	x8, [x19]
    1c3c:	ldr	x8, [x20]
    1c40:	mov	x0, x20
    1c44:	ldr	x8, [x8, #8]
    1c48:	blr	x8
    1c4c:	b	1c58 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xdc>
    1c50:	orr	x8, x20, #0x1
    1c54:	str	x8, [x19]
    1c58:	ldp	x20, x19, [sp, #96]
    1c5c:	ldr	x21, [sp, #80]
    1c60:	ldp	x29, x30, [sp, #64]
    1c64:	add	sp, sp, #0x70
    1c68:	ret
    1c6c:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c70:	add	x0, x0, #0x0
    1c74:	bl	0 <__cxa_guard_acquire>
    1c78:	cbz	w0, 1c10 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0x94>
    1c7c:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c80:	adrp	x1, 0 <_ZN3lld4outsEv>
    1c84:	adrp	x2, 0 <__dso_handle>
    1c88:	add	x0, x0, #0x0
    1c8c:	add	x1, x1, #0x0
    1c90:	add	x2, x2, #0x0
    1c94:	bl	0 <__cxa_atexit>
    1c98:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c9c:	add	x0, x0, #0x0
    1ca0:	bl	0 <__cxa_guard_release>
    1ca4:	b	1c10 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0x94>
    1ca8:	adrp	x0, 0 <_ZN3lld4outsEv>
    1cac:	adrp	x1, 0 <_ZN3lld4outsEv>
    1cb0:	adrp	x3, 0 <_ZN3lld4outsEv>
    1cb4:	add	x0, x0, #0x0
    1cb8:	add	x1, x1, #0x0
    1cbc:	add	x3, x3, #0x0
    1cc0:	mov	w2, #0x329                 	// #809
    1cc4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN3lld12ErrorHandlerD2Ev:

0000000000000000 <_ZN3lld12ErrorHandlerD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #56]
  14:	cbz	x0, 24 <_ZN3lld12ErrorHandlerD2Ev+0x24>
  18:	ldr	x8, [x0]
  1c:	ldr	x8, [x8, #40]
  20:	blr	x8
  24:	str	xzr, [x19, #56]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	ldr	x8, [x0, #24]
   4:	ldr	x9, [x0, #8]
   8:	cmp	x8, x9
   c:	b.eq	14 <_ZN4llvm11raw_ostream5flushEv+0x14>  // b.none
  10:	b	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  14:	ret

Disassembly of section .text.startup:

0000000000000000 <__cxx_global_array_dtor>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <__cxx_global_array_dtor>
  14:	adrp	x20, 0 <__pthread_key_create>
  18:	ldr	x19, [x8]
  1c:	ldr	x20, [x20]
  20:	cbz	x19, 9c <__cxx_global_array_dtor+0x9c>
  24:	add	x8, x19, #0x8
  28:	cbz	x20, 48 <__cxx_global_array_dtor+0x48>
  2c:	ldaxr	w9, [x8]
  30:	sub	w10, w9, #0x1
  34:	stlxr	w11, w10, [x8]
  38:	cbnz	w11, 2c <__cxx_global_array_dtor+0x2c>
  3c:	cmp	w9, #0x1
  40:	b.eq	5c <__cxx_global_array_dtor+0x5c>  // b.none
  44:	b	9c <__cxx_global_array_dtor+0x9c>
  48:	ldr	w9, [x8]
  4c:	sub	w10, w9, #0x1
  50:	str	w10, [x8]
  54:	cmp	w9, #0x1
  58:	b.ne	9c <__cxx_global_array_dtor+0x9c>  // b.any
  5c:	mov	x21, x19
  60:	ldr	x8, [x21], #12
  64:	mov	x0, x19
  68:	ldr	x8, [x8, #16]
  6c:	blr	x8
  70:	cbz	x20, 534 <__cxx_global_array_dtor+0x534>
  74:	ldaxr	w8, [x21]
  78:	sub	w9, w8, #0x1
  7c:	stlxr	w10, w9, [x21]
  80:	cbnz	w10, 74 <__cxx_global_array_dtor+0x74>
  84:	cmp	w8, #0x1
  88:	b.ne	9c <__cxx_global_array_dtor+0x9c>  // b.any
  8c:	ldr	x8, [x19]
  90:	mov	x0, x19
  94:	ldr	x8, [x8, #24]
  98:	blr	x8
  9c:	adrp	x19, 0 <__cxx_global_array_dtor>
  a0:	add	x19, x19, #0x0
  a4:	add	x0, x19, #0x10
  a8:	bl	0 <_ZNSt6localeD1Ev>
  ac:	ldr	x19, [x19]
  b0:	cbz	x19, 12c <__cxx_global_array_dtor+0x12c>
  b4:	add	x8, x19, #0x8
  b8:	cbz	x20, d8 <__cxx_global_array_dtor+0xd8>
  bc:	ldaxr	w9, [x8]
  c0:	sub	w10, w9, #0x1
  c4:	stlxr	w11, w10, [x8]
  c8:	cbnz	w11, bc <__cxx_global_array_dtor+0xbc>
  cc:	cmp	w9, #0x1
  d0:	b.eq	ec <__cxx_global_array_dtor+0xec>  // b.none
  d4:	b	12c <__cxx_global_array_dtor+0x12c>
  d8:	ldr	w9, [x8]
  dc:	sub	w10, w9, #0x1
  e0:	str	w10, [x8]
  e4:	cmp	w9, #0x1
  e8:	b.ne	12c <__cxx_global_array_dtor+0x12c>  // b.any
  ec:	mov	x21, x19
  f0:	ldr	x8, [x21], #12
  f4:	mov	x0, x19
  f8:	ldr	x8, [x8, #16]
  fc:	blr	x8
 100:	cbz	x20, 54c <__cxx_global_array_dtor+0x54c>
 104:	ldaxr	w8, [x21]
 108:	sub	w9, w8, #0x1
 10c:	stlxr	w10, w9, [x21]
 110:	cbnz	w10, 104 <__cxx_global_array_dtor+0x104>
 114:	cmp	w8, #0x1
 118:	b.ne	12c <__cxx_global_array_dtor+0x12c>  // b.any
 11c:	ldr	x8, [x19]
 120:	mov	x0, x19
 124:	ldr	x8, [x8, #24]
 128:	blr	x8
 12c:	adrp	x19, 0 <__cxx_global_array_dtor>
 130:	add	x19, x19, #0x0
 134:	add	x0, x19, #0x10
 138:	bl	0 <_ZNSt6localeD1Ev>
 13c:	ldr	x19, [x19]
 140:	cbz	x19, 1bc <__cxx_global_array_dtor+0x1bc>
 144:	add	x8, x19, #0x8
 148:	cbz	x20, 168 <__cxx_global_array_dtor+0x168>
 14c:	ldaxr	w9, [x8]
 150:	sub	w10, w9, #0x1
 154:	stlxr	w11, w10, [x8]
 158:	cbnz	w11, 14c <__cxx_global_array_dtor+0x14c>
 15c:	cmp	w9, #0x1
 160:	b.eq	17c <__cxx_global_array_dtor+0x17c>  // b.none
 164:	b	1bc <__cxx_global_array_dtor+0x1bc>
 168:	ldr	w9, [x8]
 16c:	sub	w10, w9, #0x1
 170:	str	w10, [x8]
 174:	cmp	w9, #0x1
 178:	b.ne	1bc <__cxx_global_array_dtor+0x1bc>  // b.any
 17c:	mov	x21, x19
 180:	ldr	x8, [x21], #12
 184:	mov	x0, x19
 188:	ldr	x8, [x8, #16]
 18c:	blr	x8
 190:	cbz	x20, 564 <__cxx_global_array_dtor+0x564>
 194:	ldaxr	w8, [x21]
 198:	sub	w9, w8, #0x1
 19c:	stlxr	w10, w9, [x21]
 1a0:	cbnz	w10, 194 <__cxx_global_array_dtor+0x194>
 1a4:	cmp	w8, #0x1
 1a8:	b.ne	1bc <__cxx_global_array_dtor+0x1bc>  // b.any
 1ac:	ldr	x8, [x19]
 1b0:	mov	x0, x19
 1b4:	ldr	x8, [x8, #24]
 1b8:	blr	x8
 1bc:	adrp	x19, 0 <__cxx_global_array_dtor>
 1c0:	add	x19, x19, #0x0
 1c4:	add	x0, x19, #0x10
 1c8:	bl	0 <_ZNSt6localeD1Ev>
 1cc:	ldr	x19, [x19]
 1d0:	cbz	x19, 24c <__cxx_global_array_dtor+0x24c>
 1d4:	add	x8, x19, #0x8
 1d8:	cbz	x20, 1f8 <__cxx_global_array_dtor+0x1f8>
 1dc:	ldaxr	w9, [x8]
 1e0:	sub	w10, w9, #0x1
 1e4:	stlxr	w11, w10, [x8]
 1e8:	cbnz	w11, 1dc <__cxx_global_array_dtor+0x1dc>
 1ec:	cmp	w9, #0x1
 1f0:	b.eq	20c <__cxx_global_array_dtor+0x20c>  // b.none
 1f4:	b	24c <__cxx_global_array_dtor+0x24c>
 1f8:	ldr	w9, [x8]
 1fc:	sub	w10, w9, #0x1
 200:	str	w10, [x8]
 204:	cmp	w9, #0x1
 208:	b.ne	24c <__cxx_global_array_dtor+0x24c>  // b.any
 20c:	mov	x21, x19
 210:	ldr	x8, [x21], #12
 214:	mov	x0, x19
 218:	ldr	x8, [x8, #16]
 21c:	blr	x8
 220:	cbz	x20, 57c <__cxx_global_array_dtor+0x57c>
 224:	ldaxr	w8, [x21]
 228:	sub	w9, w8, #0x1
 22c:	stlxr	w10, w9, [x21]
 230:	cbnz	w10, 224 <__cxx_global_array_dtor+0x224>
 234:	cmp	w8, #0x1
 238:	b.ne	24c <__cxx_global_array_dtor+0x24c>  // b.any
 23c:	ldr	x8, [x19]
 240:	mov	x0, x19
 244:	ldr	x8, [x8, #24]
 248:	blr	x8
 24c:	adrp	x19, 0 <__cxx_global_array_dtor>
 250:	add	x19, x19, #0x0
 254:	add	x0, x19, #0x10
 258:	bl	0 <_ZNSt6localeD1Ev>
 25c:	ldr	x19, [x19]
 260:	cbz	x19, 2dc <__cxx_global_array_dtor+0x2dc>
 264:	add	x8, x19, #0x8
 268:	cbz	x20, 288 <__cxx_global_array_dtor+0x288>
 26c:	ldaxr	w9, [x8]
 270:	sub	w10, w9, #0x1
 274:	stlxr	w11, w10, [x8]
 278:	cbnz	w11, 26c <__cxx_global_array_dtor+0x26c>
 27c:	cmp	w9, #0x1
 280:	b.eq	29c <__cxx_global_array_dtor+0x29c>  // b.none
 284:	b	2dc <__cxx_global_array_dtor+0x2dc>
 288:	ldr	w9, [x8]
 28c:	sub	w10, w9, #0x1
 290:	str	w10, [x8]
 294:	cmp	w9, #0x1
 298:	b.ne	2dc <__cxx_global_array_dtor+0x2dc>  // b.any
 29c:	mov	x21, x19
 2a0:	ldr	x8, [x21], #12
 2a4:	mov	x0, x19
 2a8:	ldr	x8, [x8, #16]
 2ac:	blr	x8
 2b0:	cbz	x20, 594 <__cxx_global_array_dtor+0x594>
 2b4:	ldaxr	w8, [x21]
 2b8:	sub	w9, w8, #0x1
 2bc:	stlxr	w10, w9, [x21]
 2c0:	cbnz	w10, 2b4 <__cxx_global_array_dtor+0x2b4>
 2c4:	cmp	w8, #0x1
 2c8:	b.ne	2dc <__cxx_global_array_dtor+0x2dc>  // b.any
 2cc:	ldr	x8, [x19]
 2d0:	mov	x0, x19
 2d4:	ldr	x8, [x8, #24]
 2d8:	blr	x8
 2dc:	adrp	x19, 0 <__cxx_global_array_dtor>
 2e0:	add	x19, x19, #0x0
 2e4:	add	x0, x19, #0x10
 2e8:	bl	0 <_ZNSt6localeD1Ev>
 2ec:	ldr	x19, [x19]
 2f0:	cbz	x19, 36c <__cxx_global_array_dtor+0x36c>
 2f4:	add	x8, x19, #0x8
 2f8:	cbz	x20, 318 <__cxx_global_array_dtor+0x318>
 2fc:	ldaxr	w9, [x8]
 300:	sub	w10, w9, #0x1
 304:	stlxr	w11, w10, [x8]
 308:	cbnz	w11, 2fc <__cxx_global_array_dtor+0x2fc>
 30c:	cmp	w9, #0x1
 310:	b.eq	32c <__cxx_global_array_dtor+0x32c>  // b.none
 314:	b	36c <__cxx_global_array_dtor+0x36c>
 318:	ldr	w9, [x8]
 31c:	sub	w10, w9, #0x1
 320:	str	w10, [x8]
 324:	cmp	w9, #0x1
 328:	b.ne	36c <__cxx_global_array_dtor+0x36c>  // b.any
 32c:	mov	x21, x19
 330:	ldr	x8, [x21], #12
 334:	mov	x0, x19
 338:	ldr	x8, [x8, #16]
 33c:	blr	x8
 340:	cbz	x20, 5ac <__cxx_global_array_dtor+0x5ac>
 344:	ldaxr	w8, [x21]
 348:	sub	w9, w8, #0x1
 34c:	stlxr	w10, w9, [x21]
 350:	cbnz	w10, 344 <__cxx_global_array_dtor+0x344>
 354:	cmp	w8, #0x1
 358:	b.ne	36c <__cxx_global_array_dtor+0x36c>  // b.any
 35c:	ldr	x8, [x19]
 360:	mov	x0, x19
 364:	ldr	x8, [x8, #24]
 368:	blr	x8
 36c:	adrp	x19, 0 <__cxx_global_array_dtor>
 370:	add	x19, x19, #0x0
 374:	add	x0, x19, #0x10
 378:	bl	0 <_ZNSt6localeD1Ev>
 37c:	ldr	x19, [x19]
 380:	cbz	x19, 3fc <__cxx_global_array_dtor+0x3fc>
 384:	add	x8, x19, #0x8
 388:	cbz	x20, 3a8 <__cxx_global_array_dtor+0x3a8>
 38c:	ldaxr	w9, [x8]
 390:	sub	w10, w9, #0x1
 394:	stlxr	w11, w10, [x8]
 398:	cbnz	w11, 38c <__cxx_global_array_dtor+0x38c>
 39c:	cmp	w9, #0x1
 3a0:	b.eq	3bc <__cxx_global_array_dtor+0x3bc>  // b.none
 3a4:	b	3fc <__cxx_global_array_dtor+0x3fc>
 3a8:	ldr	w9, [x8]
 3ac:	sub	w10, w9, #0x1
 3b0:	str	w10, [x8]
 3b4:	cmp	w9, #0x1
 3b8:	b.ne	3fc <__cxx_global_array_dtor+0x3fc>  // b.any
 3bc:	mov	x21, x19
 3c0:	ldr	x8, [x21], #12
 3c4:	mov	x0, x19
 3c8:	ldr	x8, [x8, #16]
 3cc:	blr	x8
 3d0:	cbz	x20, 5c4 <__cxx_global_array_dtor+0x5c4>
 3d4:	ldaxr	w8, [x21]
 3d8:	sub	w9, w8, #0x1
 3dc:	stlxr	w10, w9, [x21]
 3e0:	cbnz	w10, 3d4 <__cxx_global_array_dtor+0x3d4>
 3e4:	cmp	w8, #0x1
 3e8:	b.ne	3fc <__cxx_global_array_dtor+0x3fc>  // b.any
 3ec:	ldr	x8, [x19]
 3f0:	mov	x0, x19
 3f4:	ldr	x8, [x8, #24]
 3f8:	blr	x8
 3fc:	adrp	x19, 0 <__cxx_global_array_dtor>
 400:	add	x19, x19, #0x0
 404:	add	x0, x19, #0x10
 408:	bl	0 <_ZNSt6localeD1Ev>
 40c:	ldr	x19, [x19]
 410:	cbz	x19, 48c <__cxx_global_array_dtor+0x48c>
 414:	add	x8, x19, #0x8
 418:	cbz	x20, 438 <__cxx_global_array_dtor+0x438>
 41c:	ldaxr	w9, [x8]
 420:	sub	w10, w9, #0x1
 424:	stlxr	w11, w10, [x8]
 428:	cbnz	w11, 41c <__cxx_global_array_dtor+0x41c>
 42c:	cmp	w9, #0x1
 430:	b.eq	44c <__cxx_global_array_dtor+0x44c>  // b.none
 434:	b	48c <__cxx_global_array_dtor+0x48c>
 438:	ldr	w9, [x8]
 43c:	sub	w10, w9, #0x1
 440:	str	w10, [x8]
 444:	cmp	w9, #0x1
 448:	b.ne	48c <__cxx_global_array_dtor+0x48c>  // b.any
 44c:	mov	x21, x19
 450:	ldr	x8, [x21], #12
 454:	mov	x0, x19
 458:	ldr	x8, [x8, #16]
 45c:	blr	x8
 460:	cbz	x20, 5dc <__cxx_global_array_dtor+0x5dc>
 464:	ldaxr	w8, [x21]
 468:	sub	w9, w8, #0x1
 46c:	stlxr	w10, w9, [x21]
 470:	cbnz	w10, 464 <__cxx_global_array_dtor+0x464>
 474:	cmp	w8, #0x1
 478:	b.ne	48c <__cxx_global_array_dtor+0x48c>  // b.any
 47c:	ldr	x8, [x19]
 480:	mov	x0, x19
 484:	ldr	x8, [x8, #24]
 488:	blr	x8
 48c:	adrp	x19, 0 <__cxx_global_array_dtor>
 490:	add	x19, x19, #0x0
 494:	add	x0, x19, #0x10
 498:	bl	0 <_ZNSt6localeD1Ev>
 49c:	ldr	x19, [x19]
 4a0:	cbz	x19, 51c <__cxx_global_array_dtor+0x51c>
 4a4:	add	x8, x19, #0x8
 4a8:	cbz	x20, 4c8 <__cxx_global_array_dtor+0x4c8>
 4ac:	ldaxr	w9, [x8]
 4b0:	sub	w10, w9, #0x1
 4b4:	stlxr	w11, w10, [x8]
 4b8:	cbnz	w11, 4ac <__cxx_global_array_dtor+0x4ac>
 4bc:	cmp	w9, #0x1
 4c0:	b.eq	4dc <__cxx_global_array_dtor+0x4dc>  // b.none
 4c4:	b	51c <__cxx_global_array_dtor+0x51c>
 4c8:	ldr	w9, [x8]
 4cc:	sub	w10, w9, #0x1
 4d0:	str	w10, [x8]
 4d4:	cmp	w9, #0x1
 4d8:	b.ne	51c <__cxx_global_array_dtor+0x51c>  // b.any
 4dc:	mov	x21, x19
 4e0:	ldr	x8, [x21], #12
 4e4:	mov	x0, x19
 4e8:	ldr	x8, [x8, #16]
 4ec:	blr	x8
 4f0:	cbz	x20, 5f4 <__cxx_global_array_dtor+0x5f4>
 4f4:	ldaxr	w8, [x21]
 4f8:	sub	w9, w8, #0x1
 4fc:	stlxr	w10, w9, [x21]
 500:	cbnz	w10, 4f4 <__cxx_global_array_dtor+0x4f4>
 504:	cmp	w8, #0x1
 508:	b.ne	51c <__cxx_global_array_dtor+0x51c>  // b.any
 50c:	ldr	x8, [x19]
 510:	mov	x0, x19
 514:	ldr	x8, [x8, #24]
 518:	blr	x8
 51c:	ldp	x20, x19, [sp, #32]
 520:	ldr	x21, [sp, #16]
 524:	adrp	x0, 0 <__cxx_global_array_dtor>
 528:	add	x0, x0, #0x0
 52c:	ldp	x29, x30, [sp], #48
 530:	b	0 <_ZNSt6localeD1Ev>
 534:	ldr	w8, [x21]
 538:	sub	w9, w8, #0x1
 53c:	str	w9, [x21]
 540:	cmp	w8, #0x1
 544:	b.eq	8c <__cxx_global_array_dtor+0x8c>  // b.none
 548:	b	9c <__cxx_global_array_dtor+0x9c>
 54c:	ldr	w8, [x21]
 550:	sub	w9, w8, #0x1
 554:	str	w9, [x21]
 558:	cmp	w8, #0x1
 55c:	b.eq	11c <__cxx_global_array_dtor+0x11c>  // b.none
 560:	b	12c <__cxx_global_array_dtor+0x12c>
 564:	ldr	w8, [x21]
 568:	sub	w9, w8, #0x1
 56c:	str	w9, [x21]
 570:	cmp	w8, #0x1
 574:	b.eq	1ac <__cxx_global_array_dtor+0x1ac>  // b.none
 578:	b	1bc <__cxx_global_array_dtor+0x1bc>
 57c:	ldr	w8, [x21]
 580:	sub	w9, w8, #0x1
 584:	str	w9, [x21]
 588:	cmp	w8, #0x1
 58c:	b.eq	23c <__cxx_global_array_dtor+0x23c>  // b.none
 590:	b	24c <__cxx_global_array_dtor+0x24c>
 594:	ldr	w8, [x21]
 598:	sub	w9, w8, #0x1
 59c:	str	w9, [x21]
 5a0:	cmp	w8, #0x1
 5a4:	b.eq	2cc <__cxx_global_array_dtor+0x2cc>  // b.none
 5a8:	b	2dc <__cxx_global_array_dtor+0x2dc>
 5ac:	ldr	w8, [x21]
 5b0:	sub	w9, w8, #0x1
 5b4:	str	w9, [x21]
 5b8:	cmp	w8, #0x1
 5bc:	b.eq	35c <__cxx_global_array_dtor+0x35c>  // b.none
 5c0:	b	36c <__cxx_global_array_dtor+0x36c>
 5c4:	ldr	w8, [x21]
 5c8:	sub	w9, w8, #0x1
 5cc:	str	w9, [x21]
 5d0:	cmp	w8, #0x1
 5d4:	b.eq	3ec <__cxx_global_array_dtor+0x3ec>  // b.none
 5d8:	b	3fc <__cxx_global_array_dtor+0x3fc>
 5dc:	ldr	w8, [x21]
 5e0:	sub	w9, w8, #0x1
 5e4:	str	w9, [x21]
 5e8:	cmp	w8, #0x1
 5ec:	b.eq	47c <__cxx_global_array_dtor+0x47c>  // b.none
 5f0:	b	48c <__cxx_global_array_dtor+0x48c>
 5f4:	ldr	w8, [x21]
 5f8:	sub	w9, w8, #0x1
 5fc:	str	w9, [x21]
 600:	cmp	w8, #0x1
 604:	b.eq	50c <__cxx_global_array_dtor+0x50c>  // b.none
 608:	b	51c <__cxx_global_array_dtor+0x51c>

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x20, [x0, #24]
  14:	mov	x19, x0
  18:	cbz	x20, 9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>
  1c:	adrp	x21, 0 <__pthread_key_create>
  20:	ldr	x21, [x21]
  24:	add	x8, x20, #0x8
  28:	cbz	x21, 48 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x48>
  2c:	ldaxr	w9, [x8]
  30:	sub	w10, w9, #0x1
  34:	stlxr	w11, w10, [x8]
  38:	cbnz	w11, 2c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x2c>
  3c:	cmp	w9, #0x1
  40:	b.eq	5c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x5c>  // b.none
  44:	b	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>
  48:	ldr	w9, [x8]
  4c:	sub	w10, w9, #0x1
  50:	str	w10, [x8]
  54:	cmp	w9, #0x1
  58:	b.ne	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>  // b.any
  5c:	mov	x22, x20
  60:	ldr	x8, [x22], #12
  64:	mov	x0, x20
  68:	ldr	x8, [x8, #16]
  6c:	blr	x8
  70:	cbz	x21, b0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0xb0>
  74:	ldaxr	w8, [x22]
  78:	sub	w9, w8, #0x1
  7c:	stlxr	w10, w9, [x22]
  80:	cbnz	w10, 74 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x74>
  84:	cmp	w8, #0x1
  88:	b.ne	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>  // b.any
  8c:	ldr	x8, [x20]
  90:	mov	x0, x20
  94:	ldr	x8, [x8, #24]
  98:	blr	x8
  9c:	add	x0, x19, #0x8
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldp	x22, x21, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	b	0 <_ZNSt6localeD1Ev>
  b0:	ldr	w8, [x22]
  b4:	sub	w9, w8, #0x1
  b8:	str	w9, [x22]
  bc:	cmp	w8, #0x1
  c0:	b.eq	8c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x8c>  // b.none
  c4:	b	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 54 <_ZN4llvm11raw_ostreamlsEPKc+0x54>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x8, x0, [x19, #16]
  2c:	sub	x8, x8, x0
  30:	cmp	x21, x8
  34:	b.ls	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.plast
  38:	mov	x0, x19
  3c:	mov	x1, x20
  40:	mov	x2, x21
  44:	ldp	x20, x19, [sp, #32]
  48:	ldr	x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  54:	mov	x21, xzr
  58:	ldp	x8, x0, [x19, #16]
  5c:	sub	x8, x8, x0
  60:	cmp	x21, x8
  64:	b.hi	38 <_ZN4llvm11raw_ostreamlsEPKc+0x38>  // b.pmore
  68:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  6c:	mov	x1, x20
  70:	mov	x2, x21
  74:	bl	0 <memcpy>
  78:	ldr	x8, [x19, #24]
  7c:	add	x8, x8, x21
  80:	str	x8, [x19, #24]
  84:	mov	x0, x19
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	40 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x40>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	ldp	x9, x8, [x19, #16]
  44:	sub	x9, x9, x8
  48:	cmp	x9, #0x6
  4c:	b.hi	74 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x74>  // b.pmore
  50:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x7                   	// #7
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	mov	w9, #0x6563                	// #25955
  78:	mov	w10, #0x7573                	// #30067
  7c:	movk	w9, #0x7373, lsl #16
  80:	movk	w10, #0x6363, lsl #16
  84:	stur	w9, [x8, #3]
  88:	str	w10, [x8]
  8c:	ldr	x8, [x19, #24]
  90:	add	x8, x8, #0x7
  94:	str	x8, [x19, #24]
  98:	mov	x0, x19
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x8
  20:	ldr	x8, [x0]
  24:	mov	x20, x1
  28:	tst	x8, #0xfffffffffffffffe
  2c:	and	x9, x8, #0xfffffffffffffffe
  30:	cset	w8, ne  // ne = any
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	cbz	x9, 320 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x320>
  40:	ldr	x8, [x20]
  44:	mov	x21, x0
  48:	tst	x8, #0xfffffffffffffffe
  4c:	and	x9, x8, #0xfffffffffffffffe
  50:	cset	w8, ne  // ne = any
  54:	orr	x8, x9, x8
  58:	str	x8, [x20]
  5c:	cbz	x9, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
  60:	ldr	x9, [x21]
  64:	ands	x0, x9, #0xfffffffffffffffe
  68:	b.eq	128 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x128>  // b.none
  6c:	ldr	x8, [x0]
  70:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  74:	ldr	x8, [x8, #48]
  78:	ldr	x1, [x1]
  7c:	blr	x8
  80:	tbz	w0, #0, 124 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x124>
  84:	ldr	x8, [x20]
  88:	ldr	x9, [x21]
  8c:	ands	x0, x8, #0xfffffffffffffffe
  90:	and	x24, x9, #0xfffffffffffffffe
  94:	b.eq	268 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x268>  // b.none
  98:	ldr	x8, [x0]
  9c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  a0:	ldr	x8, [x8, #48]
  a4:	ldr	x1, [x1]
  a8:	blr	x8
  ac:	ldr	x8, [x20]
  b0:	and	x22, x8, #0xfffffffffffffffe
  b4:	tbz	w0, #0, 26c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x26c>
  b8:	str	xzr, [x20]
  bc:	ldp	x20, x25, [x22, #8]
  c0:	cmp	x20, x25
  c4:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  c8:	add	x23, x24, #0x8
  cc:	b	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>
  d0:	mov	x0, x23
  d4:	mov	x2, x20
  d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  dc:	add	x20, x20, #0x8
  e0:	cmp	x25, x20
  e4:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  e8:	ldp	x1, x8, [x24, #16]
  ec:	cmp	x1, x8
  f0:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  f4:	ldr	x8, [x20]
  f8:	str	xzr, [x20], #8
  fc:	str	x8, [x1]
 100:	ldr	x8, [x24, #16]
 104:	add	x8, x8, #0x8
 108:	str	x8, [x24, #16]
 10c:	cmp	x25, x20
 110:	b.ne	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>  // b.any
 114:	cbz	x22, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 118:	ldr	x8, [x22]
 11c:	mov	x0, x22
 120:	b	2e4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2e4>
 124:	ldr	x8, [x20]
 128:	ands	x0, x8, #0xfffffffffffffffe
 12c:	b.eq	1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>  // b.none
 130:	ldr	x8, [x0]
 134:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 138:	ldr	x8, [x8, #48]
 13c:	ldr	x1, [x1]
 140:	blr	x8
 144:	tbz	w0, #0, 1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>
 148:	ldr	x8, [x20]
 14c:	and	x8, x8, #0xfffffffffffffffe
 150:	mov	x0, x8
 154:	ldr	x13, [x0, #8]!
 158:	ldr	x9, [x21]
 15c:	and	x11, x9, #0xfffffffffffffffe
 160:	str	x11, [x29, #24]
 164:	str	xzr, [x21]
 168:	ldr	x9, [x0]
 16c:	ldp	x10, x12, [x8, #16]
 170:	sub	x14, x13, x9
 174:	cmp	x10, x12
 178:	asr	x12, x14, #3
 17c:	b.eq	2bc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2bc>  // b.none
 180:	cmp	x10, x13
 184:	b.eq	300 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x300>  // b.none
 188:	ldur	x11, [x10, #-8]
 18c:	add	x21, x9, x12, lsl #3
 190:	stp	xzr, x11, [x10, #-8]
 194:	ldr	x10, [x8, #16]
 198:	sub	x9, x10, #0x8
 19c:	add	x11, x10, #0x8
 1a0:	sub	x10, x9, x21
 1a4:	cmp	x10, #0x1
 1a8:	str	x11, [x8, #16]
 1ac:	b.lt	298 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x298>  // b.tstop
 1b0:	lsr	x8, x10, #3
 1b4:	add	x22, x8, #0x1
 1b8:	mov	x23, x9
 1bc:	b	1d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d0>
 1c0:	sub	x22, x22, #0x1
 1c4:	cmp	x22, #0x1
 1c8:	mov	x9, x23
 1cc:	b.le	298 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x298>
 1d0:	ldr	x8, [x23, #-8]!
 1d4:	str	xzr, [x23]
 1d8:	ldr	x0, [x9]
 1dc:	str	x8, [x9]
 1e0:	cbz	x0, 1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1e4:	ldr	x8, [x0]
 1e8:	ldr	x8, [x8, #8]
 1ec:	blr	x8
 1f0:	b	1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1f4:	mov	w0, #0x20                  	// #32
 1f8:	bl	0 <_Znwm>
 1fc:	ldr	x8, [x21]
 200:	add	x1, sp, #0x8
 204:	mov	x2, sp
 208:	mov	x22, x0
 20c:	and	x8, x8, #0xfffffffffffffffe
 210:	str	x8, [sp, #8]
 214:	str	xzr, [x21]
 218:	ldr	x8, [x20]
 21c:	and	x8, x8, #0xfffffffffffffffe
 220:	str	x8, [sp]
 224:	str	xzr, [x20]
 228:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 22c:	ldr	x0, [sp]
 230:	orr	x8, x22, #0x1
 234:	str	x8, [x19]
 238:	cbz	x0, 248 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x248>
 23c:	ldr	x8, [x0]
 240:	ldr	x8, [x8, #8]
 244:	blr	x8
 248:	ldr	x0, [sp, #8]
 24c:	str	xzr, [sp]
 250:	cbz	x0, 260 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x260>
 254:	ldr	x8, [x0]
 258:	ldr	x8, [x8, #8]
 25c:	blr	x8
 260:	str	xzr, [sp, #8]
 264:	b	330 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x330>
 268:	mov	x22, xzr
 26c:	str	x22, [x29, #24]
 270:	str	xzr, [x20]
 274:	ldp	x1, x8, [x24, #16]
 278:	cmp	x1, x8
 27c:	b.eq	2cc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2cc>  // b.none
 280:	str	xzr, [x29, #24]
 284:	str	x22, [x1], #8
 288:	str	x1, [x24, #16]
 28c:	ldr	x0, [x29, #24]
 290:	cbnz	x0, 2e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2e0>
 294:	b	2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 298:	ldr	x8, [x29, #24]
 29c:	str	xzr, [x29, #24]
 2a0:	ldr	x0, [x21]
 2a4:	str	x8, [x21]
 2a8:	cbz	x0, 30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2ac:	ldr	x8, [x0]
 2b0:	ldr	x8, [x8, #8]
 2b4:	blr	x8
 2b8:	b	30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2bc:	add	x1, x9, x12, lsl #3
 2c0:	add	x2, x29, #0x18
 2c4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 2c8:	b	30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2cc:	add	x0, x24, #0x8
 2d0:	add	x2, x29, #0x18
 2d4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 2d8:	ldr	x0, [x29, #24]
 2dc:	cbz	x0, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 2e0:	ldr	x8, [x0]
 2e4:	ldr	x8, [x8, #8]
 2e8:	blr	x8
 2ec:	ldr	x8, [x21]
 2f0:	orr	x8, x8, #0x1
 2f4:	str	x8, [x19]
 2f8:	str	xzr, [x21]
 2fc:	b	330 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x330>
 300:	str	xzr, [x29, #24]
 304:	str	x11, [x10], #8
 308:	str	x10, [x8, #16]
 30c:	ldr	x0, [x29, #24]
 310:	cbz	x0, 320 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x320>
 314:	ldr	x8, [x0]
 318:	ldr	x8, [x8, #8]
 31c:	blr	x8
 320:	ldr	x8, [x20]
 324:	orr	x8, x8, #0x1
 328:	str	x8, [x19]
 32c:	str	xzr, [x20]
 330:	ldp	x20, x19, [sp, #80]
 334:	ldp	x22, x21, [sp, #64]
 338:	ldp	x24, x23, [sp, #48]
 33c:	ldr	x25, [sp, #32]
 340:	ldp	x29, x30, [sp, #16]
 344:	add	sp, sp, #0x60
 348:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	mov	x19, x0
  20:	mov	x22, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	stp	xzr, xzr, [x0, #16]
  34:	ldr	x0, [x1]
  38:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  3c:	mov	x21, x2
  40:	ldr	x8, [x0]
  44:	ldr	x8, [x8, #48]
  48:	ldr	x1, [x1]
  4c:	blr	x8
  50:	tbnz	w0, #0, f8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf8>
  54:	ldr	x0, [x21]
  58:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #48]
  64:	ldr	x1, [x1]
  68:	blr	x8
  6c:	tbnz	w0, #0, f8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf8>
  70:	ldp	x1, x8, [x19, #16]
  74:	cmp	x1, x8
  78:	b.eq	c8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xc8>  // b.none
  7c:	ldr	x8, [x22]
  80:	str	xzr, [x22]
  84:	str	x8, [x1]
  88:	ldr	x8, [x19, #16]
  8c:	add	x1, x8, #0x8
  90:	str	x1, [x19, #16]
  94:	ldr	x8, [x19, #24]
  98:	cmp	x1, x8
  9c:	b.eq	e0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xe0>  // b.none
  a0:	ldr	x8, [x21]
  a4:	str	xzr, [x21]
  a8:	str	x8, [x1]
  ac:	ldr	x8, [x19, #16]
  b0:	add	x8, x8, #0x8
  b4:	str	x8, [x19, #16]
  b8:	ldp	x20, x19, [sp, #32]
  bc:	ldp	x22, x21, [sp, #16]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret
  c8:	mov	x0, x20
  cc:	mov	x2, x22
  d0:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  d4:	ldp	x1, x8, [x19, #16]
  d8:	cmp	x1, x8
  dc:	b.ne	a0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xa0>  // b.any
  e0:	mov	x0, x20
  e4:	mov	x2, x21
  e8:	ldp	x20, x19, [sp, #32]
  ec:	ldp	x22, x21, [sp, #16]
  f0:	ldp	x29, x30, [sp], #48
  f4:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f8:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  fc:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 100:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x182                 	// #386
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	144 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>  // b.none
  2c:	asr	x9, x8, #3
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #60
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #3
  70:	cbz	x25, 84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x84>
  74:	lsl	x0, x25, #3
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	x8, [x23]
  8c:	str	xzr, [x23]
  90:	cmp	x20, x21
  94:	mov	x23, x22
  98:	str	x8, [x22, x26, lsl #3]
  9c:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  a0:	mov	x23, x22
  a4:	mov	x26, x20
  a8:	b	bc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>
  ac:	str	xzr, [x26], #8
  b0:	cmp	x21, x26
  b4:	add	x23, x23, #0x8
  b8:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  bc:	ldr	x8, [x26]
  c0:	str	xzr, [x26]
  c4:	str	x8, [x23]
  c8:	ldr	x0, [x26]
  cc:	cbz	x0, ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  d0:	ldr	x8, [x0]
  d4:	ldr	x8, [x8, #8]
  d8:	blr	x8
  dc:	b	ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  e0:	str	xzr, [x21], #8
  e4:	cmp	x24, x21
  e8:	add	x23, x23, #0x8
  ec:	b.eq	114 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x114>  // b.none
  f0:	ldr	x8, [x21]
  f4:	str	xzr, [x21]
  f8:	str	x8, [x23]
  fc:	ldr	x0, [x21]
 100:	cbz	x0, e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 104:	ldr	x8, [x0]
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	b	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 114:	cbz	x20, 120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>
 118:	mov	x0, x20
 11c:	bl	0 <_ZdlPv>
 120:	add	x8, x22, x25, lsl #3
 124:	stp	x22, x23, [x19]
 128:	str	x8, [x19, #16]
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x26, x25, [sp, #16]
 13c:	ldp	x29, x30, [sp], #80
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x1d0
   4:	stp	x29, x30, [sp, #400]
   8:	str	x28, [sp, #416]
   c:	stp	x22, x21, [sp, #432]
  10:	stp	x20, x19, [sp, #448]
  14:	add	x29, sp, #0x190
  18:	mov	x22, x0
  1c:	add	x0, x29, #0x18
  20:	mov	w19, w3
  24:	mov	x20, x2
  28:	mov	x21, x1
  2c:	bl	0 <_ZNSt6localeC1Ev>
  30:	str	w19, [x22]
  34:	add	x19, x22, #0x8
  38:	add	x1, x29, #0x18
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt6localeC1ERKS_>
  44:	ldr	w4, [x22]
  48:	subs	x8, x20, x21
  4c:	csel	x1, xzr, x21, eq  // eq = none
  50:	add	x2, x1, x8
  54:	mov	x0, sp
  58:	mov	x3, x19
  5c:	mov	x20, sp
  60:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE>
  64:	ldr	q0, [sp, #256]
  68:	add	x8, x20, #0x100
  6c:	str	xzr, [x8, #8]
  70:	str	q0, [x22, #16]
  74:	ldr	x0, [sp, #304]
  78:	str	xzr, [sp, #256]
  7c:	cbz	x0, b0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xb0>
  80:	ldr	x19, [sp, #376]
  84:	ldr	x8, [sp, #344]
  88:	add	x9, x19, #0x8
  8c:	cmp	x8, x9
  90:	b.cs	ac <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xac>  // b.hs, b.nlast
  94:	sub	x21, x8, #0x8
  98:	ldr	x0, [x21, #8]!
  9c:	bl	0 <_ZdlPv>
  a0:	cmp	x21, x19
  a4:	b.cc	98 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x98>  // b.lo, b.ul, b.last
  a8:	ldr	x0, [sp, #304]
  ac:	bl	0 <_ZdlPv>
  b0:	ldr	x0, [sp, #272]
  b4:	add	x8, x20, #0x120
  b8:	cmp	x0, x8
  bc:	b.eq	c4 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xc4>  // b.none
  c0:	bl	0 <_ZdlPv>
  c4:	ldr	x19, [sp, #264]
  c8:	cbz	x19, 14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>
  cc:	adrp	x20, 0 <__pthread_key_create>
  d0:	ldr	x20, [x20]
  d4:	add	x8, x19, #0x8
  d8:	cbz	x20, f8 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xf8>
  dc:	ldaxr	w9, [x8]
  e0:	sub	w10, w9, #0x1
  e4:	stlxr	w11, w10, [x8]
  e8:	cbnz	w11, dc <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xdc>
  ec:	cmp	w9, #0x1
  f0:	b.eq	10c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x10c>  // b.none
  f4:	b	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>
  f8:	ldr	w9, [x8]
  fc:	sub	w10, w9, #0x1
 100:	str	w10, [x8]
 104:	cmp	w9, #0x1
 108:	b.ne	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>  // b.any
 10c:	mov	x21, x19
 110:	ldr	x8, [x21], #12
 114:	mov	x0, x19
 118:	ldr	x8, [x8, #16]
 11c:	blr	x8
 120:	cbz	x20, 184 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x184>
 124:	ldaxr	w8, [x21]
 128:	sub	w9, w8, #0x1
 12c:	stlxr	w10, w9, [x21]
 130:	cbnz	w10, 124 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x124>
 134:	cmp	w8, #0x1
 138:	b.ne	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>  // b.any
 13c:	ldr	x8, [x19]
 140:	mov	x0, x19
 144:	ldr	x8, [x8, #24]
 148:	blr	x8
 14c:	ldr	x0, [sp, #208]
 150:	mov	x8, sp
 154:	add	x8, x8, #0xe0
 158:	cmp	x0, x8
 15c:	b.eq	164 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x164>  // b.none
 160:	bl	0 <_ZdlPv>
 164:	add	x0, x29, #0x18
 168:	bl	0 <_ZNSt6localeD1Ev>
 16c:	ldp	x20, x19, [sp, #448]
 170:	ldp	x22, x21, [sp, #432]
 174:	ldr	x28, [sp, #416]
 178:	ldp	x29, x30, [sp, #400]
 17c:	add	sp, sp, #0x1d0
 180:	ret
 184:	ldr	w8, [x21]
 188:	sub	w9, w8, #0x1
 18c:	str	w9, [x21]
 190:	cmp	w8, #0x1
 194:	b.eq	13c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x13c>  // b.none
 198:	b	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	orr	w8, w4, #0x10
  1c:	tst	w4, #0x3f0
  20:	csel	w24, w8, w4, eq  // eq = none
  24:	mov	x23, x1
  28:	mov	x19, x0
  2c:	str	w24, [x0]
  30:	add	x21, x0, #0x8
  34:	mov	x0, sp
  38:	mov	x1, x3
  3c:	mov	x20, x3
  40:	mov	x22, x2
  44:	bl	0 <_ZNSt6localeC1ERKS_>
  48:	mov	x4, sp
  4c:	mov	x0, x21
  50:	mov	x1, x23
  54:	mov	x2, x22
  58:	mov	w3, w24
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  60:	mov	x0, sp
  64:	bl	0 <_ZNSt6localeD1Ev>
  68:	mov	w0, #0x68                  	// #104
  6c:	bl	0 <_Znwm>
  70:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  74:	ldr	x8, [x8]
  78:	movi	v0.2s, #0x1
  7c:	str	d0, [x0, #8]
  80:	mov	x24, x0
  84:	add	x8, x8, #0x10
  88:	str	x8, [x0]
  8c:	ldr	w8, [x19]
  90:	add	x23, x0, #0x60
  94:	mov	x22, x0
  98:	stp	xzr, xzr, [x0, #24]
  9c:	str	xzr, [x24, #16]!
  a0:	stp	xzr, xzr, [x0, #48]
  a4:	strb	wzr, [x0, #64]
  a8:	stp	xzr, xzr, [x0, #80]
  ac:	str	xzr, [x0, #72]
  b0:	str	w8, [x0, #40]
  b4:	mov	x0, x23
  b8:	bl	0 <_ZNSt6localeC1Ev>
  bc:	sub	x0, x29, #0x8
  c0:	mov	x1, x20
  c4:	bl	0 <_ZNSt6localeC1ERKS_>
  c8:	add	x0, sp, #0x8
  cc:	mov	x1, x23
  d0:	bl	0 <_ZNSt6localeC1ERKS_>
  d4:	sub	x1, x29, #0x8
  d8:	mov	x0, x23
  dc:	bl	0 <_ZNSt6localeaSERKS_>
  e0:	sub	x0, x29, #0x8
  e4:	add	x1, sp, #0x8
  e8:	bl	0 <_ZNSt6localeaSERKS_>
  ec:	add	x0, sp, #0x8
  f0:	bl	0 <_ZNSt6localeD1Ev>
  f4:	add	x0, sp, #0x8
  f8:	sub	x1, x29, #0x8
  fc:	bl	0 <_ZNSt6localeC1ERKS_>
 100:	add	x0, sp, #0x8
 104:	bl	0 <_ZNSt6localeD1Ev>
 108:	sub	x0, x29, #0x8
 10c:	bl	0 <_ZNSt6localeD1Ev>
 110:	stp	x24, x22, [x19, #256]
 114:	add	x8, x19, #0x120
 118:	add	x22, x19, #0x130
 11c:	movi	v0.2d, #0x0
 120:	mov	w9, #0x8                   	// #8
 124:	mov	w0, #0x40                  	// #64
 128:	strb	wzr, [x19, #288]
 12c:	stp	x8, xzr, [x19, #272]
 130:	stp	q0, q0, [x19, #304]
 134:	stp	q0, q0, [x19, #336]
 138:	str	q0, [x19, #368]
 13c:	str	x9, [x22, #8]
 140:	bl	0 <_Znwm>
 144:	str	x0, [x19, #304]
 148:	ldr	x8, [x22, #8]
 14c:	lsl	x8, x8, #2
 150:	sub	x8, x8, #0x4
 154:	and	x8, x8, #0xfffffffffffffff8
 158:	add	x23, x0, x8
 15c:	mov	w0, #0x1f8                 	// #504
 160:	bl	0 <_Znwm>
 164:	add	x8, x0, #0x1f8
 168:	str	x0, [x23]
 16c:	str	x23, [x22, #40]
 170:	str	x0, [x22, #24]
 174:	str	x8, [x19, #336]
 178:	str	x23, [x22, #72]
 17c:	str	x0, [x22, #56]
 180:	ldr	x9, [x19, #256]
 184:	str	x8, [x19, #368]
 188:	str	x0, [x19, #320]
 18c:	str	x0, [x19, #352]
 190:	add	x8, x9, #0x50
 194:	mov	x0, x20
 198:	str	x8, [x19, #384]
 19c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1a0:	ldr	x20, [x19, #256]
 1a4:	str	x0, [x19, #392]
 1a8:	ldr	x23, [x20, #32]
 1ac:	mov	x0, x20
 1b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 1b4:	ldr	x8, [x20, #56]
 1b8:	mov	w9, #0x30                  	// #48
 1bc:	mov	x22, x0
 1c0:	madd	x8, x23, x9, x8
 1c4:	str	x0, [x8, #8]
 1c8:	mov	x0, x19
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 1d0:	ldr	w8, [x19, #152]
 1d4:	cmp	w8, #0x1b
 1d8:	b.ne	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x224>  // b.any
 1dc:	add	x0, x19, #0x110
 1e0:	add	x1, x19, #0xd0
 1e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1e8:	ldp	x8, x9, [x19, #184]
 1ec:	cmp	x8, x9
 1f0:	b.eq	23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x23c>  // b.none
 1f4:	ldr	w8, [x19, #144]
 1f8:	cmp	w8, #0x2
 1fc:	b.eq	274 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x274>  // b.none
 200:	cmp	w8, #0x1
 204:	b.eq	254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x254>  // b.none
 208:	cbnz	w8, 25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x25c>
 20c:	mov	x0, x21
 210:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 214:	ldp	x0, x8, [x19, #352]
 218:	cmp	x0, x8
 21c:	b.ne	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x268>  // b.any
 220:	b	288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x288>
 224:	mov	w0, #0x5                   	// #5
 228:	bl	0 <_ZSt19__throw_regex_errorNSt15regex_constants10error_typeE>
 22c:	ldp	x0, x8, [x19, #352]
 230:	cmp	x0, x8
 234:	b.ne	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x268>  // b.any
 238:	b	288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x288>
 23c:	mov	w8, #0x1b                  	// #27
 240:	str	w8, [x19, #152]
 244:	ldp	x0, x8, [x19, #352]
 248:	cmp	x0, x8
 24c:	b.ne	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x268>  // b.any
 250:	b	288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x288>
 254:	mov	x0, x21
 258:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 25c:	ldp	x0, x8, [x19, #352]
 260:	cmp	x0, x8
 264:	b.eq	288 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x288>  // b.none
 268:	ldp	x21, x23, [x0, #-16]
 26c:	sub	x8, x0, #0x18
 270:	b	2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2b4>
 274:	mov	x0, x21
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 27c:	ldp	x0, x8, [x19, #352]
 280:	cmp	x0, x8
 284:	b.ne	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x268>  // b.any
 288:	ldr	x8, [x19, #376]
 28c:	ldur	x8, [x8, #-8]
 290:	ldp	x21, x23, [x8, #488]
 294:	bl	0 <_ZdlPv>
 298:	ldr	x8, [x19, #376]
 29c:	sub	x9, x8, #0x8
 2a0:	str	x9, [x19, #376]
 2a4:	ldur	x8, [x8, #-8]
 2a8:	add	x9, x8, #0x1f8
 2ac:	stp	x8, x9, [x19, #360]
 2b0:	add	x8, x8, #0x1e0
 2b4:	str	x8, [x19, #352]
 2b8:	ldr	x8, [x20, #56]
 2bc:	mov	w24, #0x30                  	// #48
 2c0:	madd	x8, x22, x24, x8
 2c4:	str	x21, [x8, #8]
 2c8:	ldr	x0, [x19, #256]
 2cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 2d0:	ldr	x8, [x20, #56]
 2d4:	mov	w9, #0xc                   	// #12
 2d8:	mov	x21, x0
 2dc:	madd	x8, x23, x24, x8
 2e0:	str	x0, [x8, #8]
 2e4:	ldr	x23, [x19, #256]
 2e8:	mov	x8, #0xffffffffffffffff    	// #-1
 2ec:	str	w9, [sp, #8]
 2f0:	str	x8, [sp, #16]
 2f4:	ldp	x1, x8, [x23, #64]
 2f8:	add	x22, x23, #0x38
 2fc:	cmp	x1, x8
 300:	b.eq	328 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x328>  // b.none
 304:	ldur	q0, [sp, #40]
 308:	ldur	q1, [sp, #24]
 30c:	ldur	q2, [sp, #8]
 310:	stp	q1, q0, [x1, #16]
 314:	str	q2, [x1]
 318:	ldr	x8, [x23, #64]
 31c:	add	x8, x8, #0x30
 320:	str	x8, [x23, #64]
 324:	b	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x338>
 328:	add	x2, sp, #0x8
 32c:	mov	x0, x22
 330:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 334:	ldr	x8, [x23, #64]
 338:	ldr	x9, [x22]
 33c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 340:	movk	x10, #0xaaab
 344:	sub	x8, x8, x9
 348:	asr	x8, x8, #4
 34c:	mov	w9, #0x86a1                	// #34465
 350:	mul	x8, x8, x10
 354:	movk	w9, #0x1, lsl #16
 358:	cmp	x8, x9
 35c:	b.cs	454 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x454>  // b.hs, b.nlast
 360:	ldr	w9, [sp, #8]
 364:	sub	x22, x8, #0x1
 368:	cmp	w9, #0xb
 36c:	b.ne	38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x38c>  // b.any
 370:	ldr	x8, [sp, #40]
 374:	cbz	x8, 38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x38c>
 378:	add	x9, sp, #0x8
 37c:	add	x0, x9, #0x10
 380:	mov	w2, #0x3                   	// #3
 384:	mov	x1, x0
 388:	blr	x8
 38c:	ldr	x8, [x20, #56]
 390:	mov	w9, #0x30                  	// #48
 394:	madd	x8, x21, x9, x8
 398:	str	x22, [x8, #8]
 39c:	ldr	x8, [x19, #256]
 3a0:	ldp	x9, x10, [x8, #56]
 3a4:	cmp	x9, x10
 3a8:	b.eq	43c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x43c>  // b.none
 3ac:	mov	w11, #0x30                  	// #48
 3b0:	mov	w12, #0x1                   	// #1
 3b4:	mov	w13, #0x86                  	// #134
 3b8:	b	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3c8>
 3bc:	add	x9, x9, #0x30
 3c0:	cmp	x9, x10
 3c4:	b.eq	43c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x43c>  // b.none
 3c8:	ldr	x14, [x9, #8]
 3cc:	tbnz	x14, #63, 3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3f4>
 3d0:	ldr	x15, [x8, #56]
 3d4:	mul	x16, x14, x11
 3d8:	ldr	w16, [x15, x16]
 3dc:	cmp	w16, #0xa
 3e0:	b.ne	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3f4>  // b.any
 3e4:	madd	x14, x14, x11, x15
 3e8:	ldr	x14, [x14, #8]
 3ec:	str	x14, [x9, #8]
 3f0:	tbz	x14, #63, 3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3d4>
 3f4:	ldr	w14, [x9]
 3f8:	cmp	w14, #0x7
 3fc:	b.hi	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3bc>  // b.pmore
 400:	lsl	w14, w12, w14
 404:	tst	w14, w13
 408:	b.eq	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3bc>  // b.none
 40c:	ldr	x14, [x9, #16]
 410:	tbnz	x14, #63, 3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3bc>
 414:	ldr	x15, [x8, #56]
 418:	mul	x16, x14, x11
 41c:	ldr	w16, [x15, x16]
 420:	cmp	w16, #0xa
 424:	b.ne	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3bc>  // b.any
 428:	madd	x14, x14, x11, x15
 42c:	ldr	x14, [x14, #8]
 430:	str	x14, [x9, #16]
 434:	tbz	x14, #63, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x414>
 438:	b	3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3bc>
 43c:	ldp	x20, x19, [sp, #112]
 440:	ldp	x22, x21, [sp, #96]
 444:	ldp	x24, x23, [sp, #80]
 448:	ldp	x29, x30, [sp, #64]
 44c:	add	sp, sp, #0x80
 450:	ret
 454:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale:

0000000000000000 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x1
  14:	mov	w1, w3
  18:	mov	x20, x4
  1c:	mov	x21, x2
  20:	mov	x19, x0
  24:	bl	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  28:	stp	x22, x21, [x19, #176]
  2c:	adrp	x0, 0 <_ZNSt5ctypeIcE2idE>
  30:	ldr	x0, [x0]
  34:	bl	0 <_ZNKSt6locale2id5_M_idEv>
  38:	ldr	x8, [x20]
  3c:	ldr	x9, [x8, #16]
  40:	cmp	x0, x9
  44:	b.cs	fc <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xfc>  // b.hs, b.nlast
  48:	ldr	x8, [x8, #8]
  4c:	ldr	x8, [x8, x0, lsl #3]
  50:	cbz	x8, fc <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xfc>
  54:	mov	x9, x19
  58:	adrp	x10, 0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  5c:	adrp	x11, 0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  60:	ldr	x10, [x10]
  64:	ldr	x11, [x11]
  68:	strb	wzr, [x9, #216]!
  6c:	stp	x8, x9, [x9, #-24]
  70:	ldur	w8, [x9, #-76]
  74:	ldp	x12, x13, [x9, #-40]
  78:	stur	xzr, [x9, #-8]
  7c:	tst	w8, #0x10
  80:	csel	x8, x11, x10, eq  // eq = none
  84:	cmp	x12, x13
  88:	stp	x8, xzr, [x9, #16]
  8c:	b.eq	bc <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xbc>  // b.none
  90:	ldr	w8, [x19, #136]
  94:	cmp	w8, #0x2
  98:	b.eq	e8 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xe8>  // b.none
  9c:	cmp	w8, #0x1
  a0:	b.eq	d4 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xd4>  // b.none
  a4:	cbnz	w8, c4 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xc4>
  a8:	mov	x0, x19
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldp	x22, x21, [sp, #16]
  b4:	ldp	x29, x30, [sp], #48
  b8:	b	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  bc:	mov	w8, #0x1b                  	// #27
  c0:	str	w8, [x19, #144]
  c4:	ldp	x20, x19, [sp, #32]
  c8:	ldp	x22, x21, [sp, #16]
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret
  d4:	mov	x0, x19
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldp	x22, x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	b	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  e8:	mov	x0, x19
  ec:	ldp	x20, x19, [sp, #32]
  f0:	ldp	x22, x21, [sp, #16]
  f4:	ldp	x29, x30, [sp], #48
  f8:	b	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  fc:	bl	0 <_ZSt16__throw_bad_castv>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x26, x25, [sp, #128]
   c:	stp	x24, x23, [sp, #144]
  10:	stp	x22, x21, [sp, #160]
  14:	stp	x20, x19, [sp, #176]
  18:	add	x29, sp, #0x70
  1c:	mov	x9, x0
  20:	ldr	x8, [x9, #8]!
  24:	mov	x19, x0
  28:	ldr	x23, [x9, #32]
  2c:	mov	x24, x9
  30:	add	x10, x23, #0x1
  34:	str	x10, [x9, #32]
  38:	ldr	x10, [x24, #8]!
  3c:	cmp	x8, x10
  40:	b.eq	50 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x50>  // b.none
  44:	str	x23, [x8], #8
  48:	mov	x24, x9
  4c:	b	dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xdc>
  50:	ldr	x20, [x19]
  54:	sub	x21, x8, x20
  58:	mov	x8, #0x7ffffffffffffff8    	// #9223372036854775800
  5c:	cmp	x21, x8
  60:	b.eq	238 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x238>  // b.none
  64:	asr	x26, x21, #3
  68:	cmp	x21, #0x0
  6c:	csinc	x8, x26, xzr, ne  // ne = any
  70:	adds	x8, x8, x26
  74:	lsr	x10, x8, #60
  78:	cset	w9, cs  // cs = hs, nlast
  7c:	cmp	x10, #0x0
  80:	cset	w10, ne  // ne = any
  84:	orr	w9, w9, w10
  88:	cmp	w9, #0x0
  8c:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  90:	csel	x25, x9, x8, ne  // ne = any
  94:	cbz	x25, 21c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x21c>
  98:	lsl	x0, x25, #3
  9c:	bl	0 <_Znwm>
  a0:	mov	x22, x0
  a4:	add	x26, x22, x26, lsl #3
  a8:	cmp	x21, #0x1
  ac:	str	x23, [x26]
  b0:	b.lt	c4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xc4>  // b.tstop
  b4:	mov	x0, x22
  b8:	mov	x1, x20
  bc:	mov	x2, x21
  c0:	bl	0 <memmove>
  c4:	add	x21, x26, #0x8
  c8:	cbz	x20, d4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xd4>
  cc:	mov	x0, x20
  d0:	bl	0 <_ZdlPv>
  d4:	add	x8, x22, x25, lsl #3
  d8:	stp	x22, x21, [x19]
  dc:	str	x8, [x24]
  e0:	mov	w8, #0x8                   	// #8
  e4:	mov	x9, #0xffffffffffffffff    	// #-1
  e8:	str	w8, [sp, #48]
  ec:	stp	x9, x23, [sp, #56]
  f0:	ldp	q2, q0, [sp, #64]
  f4:	ldr	q1, [sp, #48]
  f8:	add	x20, x19, #0x38
  fc:	stp	q2, q0, [sp, #16]
 100:	str	q1, [sp]
 104:	ldp	x1, x8, [x19, #64]
 108:	cmp	x1, x8
 10c:	b.eq	170 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x170>  // b.none
 110:	ldp	q1, q0, [sp, #16]
 114:	ldr	q2, [sp]
 118:	stp	q1, q0, [x1, #16]
 11c:	str	q2, [x1]
 120:	ldr	w8, [sp]
 124:	cmp	w8, #0xb
 128:	b.ne	160 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x160>  // b.any
 12c:	str	xzr, [x1, #32]
 130:	ldr	q0, [sp, #16]
 134:	stur	q0, [x29, #-16]
 138:	ldr	q1, [x1, #16]
 13c:	str	q1, [sp, #16]
 140:	str	q0, [x1, #16]
 144:	ldr	x8, [sp, #32]
 148:	str	xzr, [sp, #32]
 14c:	ldr	x9, [x1, #40]
 150:	str	x8, [x1, #32]
 154:	ldr	x8, [sp, #40]
 158:	str	x9, [sp, #40]
 15c:	str	x8, [x1, #40]
 160:	ldr	x8, [x19, #64]
 164:	add	x8, x8, #0x30
 168:	str	x8, [x19, #64]
 16c:	b	180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x180>
 170:	mov	x2, sp
 174:	mov	x0, x20
 178:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
 17c:	ldr	x8, [x19, #64]
 180:	ldr	x9, [x20]
 184:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 188:	movk	x10, #0xaaab
 18c:	sub	x8, x8, x9
 190:	asr	x8, x8, #4
 194:	mov	w9, #0x86a1                	// #34465
 198:	mul	x8, x8, x10
 19c:	movk	w9, #0x1, lsl #16
 1a0:	cmp	x8, x9
 1a4:	b.cs	234 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x234>  // b.hs, b.nlast
 1a8:	ldr	w9, [sp]
 1ac:	sub	x19, x8, #0x1
 1b0:	cmp	w9, #0xb
 1b4:	b.ne	1d4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x1d4>  // b.any
 1b8:	ldr	x8, [sp, #32]
 1bc:	cbz	x8, 1d4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x1d4>
 1c0:	mov	x9, sp
 1c4:	add	x0, x9, #0x10
 1c8:	mov	w2, #0x3                   	// #3
 1cc:	mov	x1, x0
 1d0:	blr	x8
 1d4:	ldr	w8, [sp, #48]
 1d8:	cmp	w8, #0xb
 1dc:	b.ne	1fc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x1fc>  // b.any
 1e0:	ldr	x8, [sp, #80]
 1e4:	cbz	x8, 1fc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x1fc>
 1e8:	add	x9, sp, #0x30
 1ec:	add	x0, x9, #0x10
 1f0:	mov	w2, #0x3                   	// #3
 1f4:	mov	x1, x0
 1f8:	blr	x8
 1fc:	mov	x0, x19
 200:	ldp	x20, x19, [sp, #176]
 204:	ldp	x22, x21, [sp, #160]
 208:	ldp	x24, x23, [sp, #144]
 20c:	ldp	x26, x25, [sp, #128]
 210:	ldp	x29, x30, [sp, #112]
 214:	add	sp, sp, #0xc0
 218:	ret
 21c:	mov	x22, xzr
 220:	add	x26, x22, x26, lsl #3
 224:	cmp	x21, #0x1
 228:	str	x23, [x26]
 22c:	b.ge	b4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xb4>  // b.tcont
 230:	b	c4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xc4>
 234:	bl	0 <abort>
 238:	adrp	x0, 0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
 23c:	add	x0, x0, #0x0
 240:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x28, x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	mov	x19, x0
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  28:	ldr	w8, [x19, #152]
  2c:	cmp	w8, #0x13
  30:	b.ne	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2ac>  // b.any
  34:	add	x8, x19, #0x8
  38:	str	x8, [sp, #24]
  3c:	add	x8, x19, #0xd0
  40:	str	x8, [sp, #40]
  44:	add	x8, x19, #0x110
  48:	str	x8, [sp, #32]
  4c:	add	x8, sp, #0x30
  50:	add	x9, x19, #0x130
  54:	add	x8, x8, #0x10
  58:	mov	w23, #0x30                  	// #48
  5c:	stp	x8, x9, [sp, #8]
  60:	b	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x7c>
  64:	ldr	x0, [sp, #16]
  68:	add	x1, sp, #0x30
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  70:	ldr	w8, [x19, #152]
  74:	cmp	w8, #0x13
  78:	b.ne	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2ac>  // b.any
  7c:	ldp	x0, x1, [sp, #32]
  80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  84:	ldp	x8, x9, [x19, #184]
  88:	cmp	x8, x9
  8c:	b.eq	c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xc0>  // b.none
  90:	ldr	w8, [x19, #144]
  94:	cmp	w8, #0x2
  98:	b.eq	f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xf8>  // b.none
  9c:	cmp	w8, #0x1
  a0:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xd8>  // b.none
  a4:	cbnz	w8, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xe0>
  a8:	ldr	x0, [sp, #24]
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  b0:	ldp	x0, x8, [x19, #352]
  b4:	cmp	x0, x8
  b8:	b.ne	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xec>  // b.any
  bc:	b	10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x10c>
  c0:	mov	w8, #0x1b                  	// #27
  c4:	str	w8, [x19, #152]
  c8:	ldp	x0, x8, [x19, #352]
  cc:	cmp	x0, x8
  d0:	b.ne	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xec>  // b.any
  d4:	b	10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x10c>
  d8:	ldr	x0, [sp, #24]
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  e0:	ldp	x0, x8, [x19, #352]
  e4:	cmp	x0, x8
  e8:	b.eq	10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x10c>  // b.none
  ec:	ldr	x20, [x0, #-24]!
  f0:	ldp	x25, x28, [x0, #8]
  f4:	b	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x13c>
  f8:	ldr	x0, [sp, #24]
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 100:	ldp	x0, x8, [x19, #352]
 104:	cmp	x0, x8
 108:	b.ne	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xec>  // b.any
 10c:	ldr	x8, [x19, #376]
 110:	ldur	x8, [x8, #-8]
 114:	ldp	x20, x25, [x8, #480]
 118:	ldr	x28, [x8, #496]
 11c:	bl	0 <_ZdlPv>
 120:	ldr	x8, [x19, #376]
 124:	sub	x9, x8, #0x8
 128:	str	x9, [x19, #376]
 12c:	ldur	x8, [x8, #-8]
 130:	add	x9, x8, #0x1f8
 134:	add	x0, x8, #0x1e0
 138:	stp	x8, x9, [x19, #360]
 13c:	str	x0, [x19, #352]
 140:	mov	x0, x19
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 148:	ldp	x0, x8, [x19, #352]
 14c:	cmp	x0, x8
 150:	b.eq	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x160>  // b.none
 154:	ldr	x24, [x0, #-24]!
 158:	ldp	x26, x21, [x0, #8]
 15c:	b	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x190>
 160:	ldr	x8, [x19, #376]
 164:	ldur	x8, [x8, #-8]
 168:	ldp	x24, x26, [x8, #480]
 16c:	ldr	x21, [x8, #496]
 170:	bl	0 <_ZdlPv>
 174:	ldr	x8, [x19, #376]
 178:	sub	x9, x8, #0x8
 17c:	str	x9, [x19, #376]
 180:	ldur	x8, [x8, #-8]
 184:	add	x9, x8, #0x1f8
 188:	add	x0, x8, #0x1e0
 18c:	stp	x8, x9, [x19, #360]
 190:	ldr	x22, [x19, #256]
 194:	mov	w8, #0xa                   	// #10
 198:	str	x0, [x19, #352]
 19c:	str	w8, [sp, #48]
 1a0:	mov	x8, #0xffffffffffffffff    	// #-1
 1a4:	str	x8, [sp, #56]
 1a8:	ldp	x1, x8, [x22, #64]
 1ac:	add	x27, x22, #0x38
 1b0:	cmp	x1, x8
 1b4:	b.eq	1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x1d8>  // b.none
 1b8:	ldp	q1, q0, [sp, #64]
 1bc:	ldr	q2, [sp, #48]
 1c0:	stp	q1, q0, [x1, #16]
 1c4:	str	q2, [x1]
 1c8:	ldr	x8, [x22, #64]
 1cc:	add	x8, x8, #0x30
 1d0:	str	x8, [x22, #64]
 1d4:	b	1e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x1e8>
 1d8:	add	x2, sp, #0x30
 1dc:	mov	x0, x27
 1e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1e4:	ldr	x8, [x22, #64]
 1e8:	ldr	x9, [x27]
 1ec:	sub	x8, x8, x9
 1f0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1f4:	asr	x8, x8, #4
 1f8:	movk	x9, #0xaaab
 1fc:	mul	x8, x8, x9
 200:	mov	w9, #0x86a1                	// #34465
 204:	movk	w9, #0x1, lsl #16
 208:	cmp	x8, x9
 20c:	b.cs	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2cc>  // b.hs, b.nlast
 210:	ldr	w9, [sp, #48]
 214:	sub	x22, x8, #0x1
 218:	cmp	w9, #0xb
 21c:	b.ne	238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x238>  // b.any
 220:	ldr	x8, [sp, #80]
 224:	cbz	x8, 238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x238>
 228:	ldr	x0, [sp, #8]
 22c:	mov	w2, #0x3                   	// #3
 230:	mov	x1, x0
 234:	blr	x8
 238:	ldr	x8, [x20, #56]
 23c:	mov	x1, x26
 240:	mov	x2, x25
 244:	mov	w3, wzr
 248:	madd	x8, x28, x23, x8
 24c:	str	x22, [x8, #8]
 250:	ldr	x8, [x24, #56]
 254:	madd	x8, x21, x23, x8
 258:	str	x22, [x8, #8]
 25c:	ldr	x27, [x19, #256]
 260:	mov	x0, x27
 264:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 268:	stp	x27, x0, [sp, #48]
 26c:	str	x22, [sp, #64]
 270:	ldr	x9, [x19, #368]
 274:	ldr	x8, [x19, #352]
 278:	sub	x9, x9, #0x18
 27c:	cmp	x8, x9
 280:	b.eq	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x64>  // b.none
 284:	ldr	x9, [sp, #64]
 288:	ldr	q0, [sp, #48]
 28c:	str	x9, [x8, #16]
 290:	str	q0, [x8]
 294:	ldr	x8, [x19, #352]
 298:	add	x8, x8, #0x18
 29c:	str	x8, [x19, #352]
 2a0:	ldr	w8, [x19, #152]
 2a4:	cmp	w8, #0x13
 2a8:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x7c>  // b.none
 2ac:	ldp	x20, x19, [sp, #176]
 2b0:	ldp	x22, x21, [sp, #160]
 2b4:	ldp	x24, x23, [sp, #144]
 2b8:	ldp	x26, x25, [sp, #128]
 2bc:	ldp	x28, x27, [sp, #112]
 2c0:	ldp	x29, x30, [sp, #96]
 2c4:	add	sp, sp, #0xc0
 2c8:	ret
 2cc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	mov	w8, #0x9                   	// #9
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	str	w8, [sp, #48]
  1c:	str	x9, [sp, #56]
  20:	ldr	x8, [x0, #8]
  24:	mov	x19, x0
  28:	add	x20, x0, #0x38
  2c:	ldr	x9, [x8, #-8]!
  30:	str	x9, [sp, #64]
  34:	str	x8, [x0, #8]
  38:	ldp	q0, q1, [sp, #48]
  3c:	ldr	q2, [sp, #80]
  40:	stp	q0, q1, [sp]
  44:	str	q2, [sp, #32]
  48:	ldp	x1, x8, [x0, #64]
  4c:	cmp	x1, x8
  50:	b.eq	b4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xb4>  // b.none
  54:	ldp	q1, q0, [sp, #16]
  58:	ldr	q2, [sp]
  5c:	stp	q1, q0, [x1, #16]
  60:	str	q2, [x1]
  64:	ldr	w8, [sp]
  68:	cmp	w8, #0xb
  6c:	b.ne	a4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xa4>  // b.any
  70:	str	xzr, [x1, #32]
  74:	ldr	q0, [sp, #16]
  78:	stur	q0, [x29, #-16]
  7c:	ldr	q1, [x1, #16]
  80:	str	q1, [sp, #16]
  84:	str	q0, [x1, #16]
  88:	ldr	x8, [sp, #32]
  8c:	str	xzr, [sp, #32]
  90:	ldr	x9, [x1, #40]
  94:	str	x8, [x1, #32]
  98:	ldr	x8, [sp, #40]
  9c:	str	x9, [sp, #40]
  a0:	str	x8, [x1, #40]
  a4:	ldr	x8, [x19, #64]
  a8:	add	x8, x8, #0x30
  ac:	str	x8, [x19, #64]
  b0:	b	c4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xc4>
  b4:	mov	x2, sp
  b8:	mov	x0, x20
  bc:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  c0:	ldr	x8, [x19, #64]
  c4:	ldr	x9, [x20]
  c8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  cc:	movk	x10, #0xaaab
  d0:	sub	x8, x8, x9
  d4:	asr	x8, x8, #4
  d8:	mov	w9, #0x86a1                	// #34465
  dc:	mul	x8, x8, x10
  e0:	movk	w9, #0x1, lsl #16
  e4:	cmp	x8, x9
  e8:	b.cs	154 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x154>  // b.hs, b.nlast
  ec:	ldr	w9, [sp]
  f0:	sub	x19, x8, #0x1
  f4:	cmp	w9, #0xb
  f8:	b.ne	118 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x118>  // b.any
  fc:	ldr	x8, [sp, #32]
 100:	cbz	x8, 118 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x118>
 104:	mov	x9, sp
 108:	add	x0, x9, #0x10
 10c:	mov	w2, #0x3                   	// #3
 110:	mov	x1, x0
 114:	blr	x8
 118:	ldr	w8, [sp, #48]
 11c:	cmp	w8, #0xb
 120:	b.ne	140 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x140>  // b.any
 124:	ldr	x8, [sp, #80]
 128:	cbz	x8, 140 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x140>
 12c:	add	x9, sp, #0x30
 130:	add	x0, x9, #0x10
 134:	mov	w2, #0x3                   	// #3
 138:	mov	x1, x0
 13c:	blr	x8
 140:	mov	x0, x19
 144:	ldp	x20, x19, [sp, #128]
 148:	ldp	x29, x30, [sp, #112]
 14c:	add	sp, sp, #0x90
 150:	ret
 154:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>:
   0:	mov	w9, #0x16                  	// #22
   4:	mov	w10, #0x24                  	// #36
   8:	str	w9, [x0, #4]
   c:	mov	w9, #0x2a                  	// #42
  10:	strb	w10, [x0, #8]
  14:	mov	w10, #0x14                  	// #20
  18:	strb	w9, [x0, #24]
  1c:	mov	w9, #0x3f                  	// #63
  20:	str	w10, [x0, #28]
  24:	mov	w10, #0x12                  	// #18
  28:	strb	w9, [x0, #40]
  2c:	mov	w9, #0xa                   	// #10
  30:	str	w10, [x0, #44]
  34:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  38:	strb	w9, [x0, #56]
  3c:	adrp	x9, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  40:	mov	w8, #0x5e                  	// #94
  44:	mov	w11, #0x17                  	// #23
  48:	ldr	q0, [x10]
  4c:	ldr	q1, [x9]
  50:	strb	w8, [x0]
  54:	mov	w8, #0x2e                  	// #46
  58:	str	w11, [x0, #12]
  5c:	mov	w11, #0x2b                  	// #43
  60:	strb	w8, [x0, #16]
  64:	mov	w8, #0x15                  	// #21
  68:	strb	w11, [x0, #32]
  6c:	mov	w11, #0x7c                  	// #124
  70:	mov	w10, #0x974                 	// #2420
  74:	str	w8, [x0, #36]
  78:	mov	w8, #0x13                  	// #19
  7c:	strb	w11, [x0, #48]
  80:	mov	x11, x0
  84:	mov	x9, x0
  88:	movk	w10, #0xb76, lsl #16
  8c:	str	wzr, [x0, #20]
  90:	strb	wzr, [x0, #64]
  94:	str	w8, [x0, #52]
  98:	str	w8, [x0, #60]
  9c:	str	w8, [x0, #68]
  a0:	str	q0, [x11, #72]!
  a4:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  a8:	str	q1, [x9, #88]!
  ac:	str	w10, [x0, #104]
  b0:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  b4:	add	x8, x8, #0x0
  b8:	add	x10, x10, #0x0
  bc:	stp	x8, x10, [x0, #112]
  c0:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  c4:	tst	w1, #0x10
  c8:	add	x10, x10, #0x0
  cc:	csel	x9, x11, x9, ne  // ne = any
  d0:	strh	wzr, [x0, #108]
  d4:	str	x10, [x0, #128]
  d8:	stp	wzr, w1, [x0, #136]
  dc:	str	x9, [x0, #152]
  e0:	tbnz	w1, #4, 104 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x104>
  e4:	tbnz	w1, #5, 110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
  e8:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  ec:	add	x8, x8, #0x0
  f0:	tbnz	w1, #6, 104 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x104>
  f4:	tbnz	w1, #8, 124 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x124>
  f8:	tbnz	w1, #9, 138 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x138>
  fc:	tst	w1, #0x80
 100:	csel	x8, xzr, x8, eq  // eq = none
 104:	str	x8, [x0, #160]
 108:	strb	wzr, [x0, #168]
 10c:	ret
 110:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 114:	add	x8, x8, #0x0
 118:	str	x8, [x0, #160]
 11c:	strb	wzr, [x0, #168]
 120:	ret
 124:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 128:	add	x8, x8, #0x0
 12c:	str	x8, [x0, #160]
 130:	strb	wzr, [x0, #168]
 134:	ret
 138:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 13c:	add	x8, x8, #0x0
 140:	str	x8, [x0, #160]
 144:	strb	wzr, [x0, #168]
 148:	ret

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x8, x9, [x0, #176]
  1c:	cmp	x8, x9
  20:	b.eq	364 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x364>  // b.none
  24:	add	x9, x8, #0x1
  28:	str	x9, [x0, #176]
  2c:	ldrb	w20, [x8]
  30:	ldr	x8, [x0, #192]
  34:	mov	x19, x0
  38:	add	x21, x8, x20
  3c:	ldrb	w0, [x21, #313]
  40:	cbz	w0, 6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
  44:	ldr	x8, [x19, #152]
  48:	ldrb	w9, [x8]
  4c:	cbz	w9, e4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe4>
  50:	add	x8, x8, #0x2
  54:	and	w9, w9, #0xff
  58:	cmp	w9, w0, uxtb
  5c:	b.eq	a4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xa4>  // b.none
  60:	ldrb	w9, [x8], #2
  64:	cbnz	w9, 54 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x54>
  68:	b	e4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe4>
  6c:	ldr	x9, [x8]
  70:	mov	x0, x8
  74:	mov	w1, w20
  78:	mov	w2, wzr
  7c:	ldr	x9, [x9, #64]
  80:	blr	x9
  84:	tst	w0, #0xff
  88:	b.eq	d4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xd4>  // b.none
  8c:	add	x8, x21, #0x139
  90:	strb	w0, [x8]
  94:	ldr	x8, [x19, #152]
  98:	ldrb	w9, [x8]
  9c:	cbnz	w9, 50 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x50>
  a0:	b	e4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe4>
  a4:	cmp	w20, #0x62
  a8:	b.ne	b8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xb8>  // b.any
  ac:	ldr	w9, [x19, #136]
  b0:	cmp	w9, #0x2
  b4:	b.ne	128 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x128>  // b.any
  b8:	mov	w9, #0x1                   	// #1
  bc:	str	w9, [x19, #144]
  c0:	ldr	x2, [x19, #208]
  c4:	ldurb	w4, [x8, #-1]
  c8:	add	x0, x19, #0xc8
  cc:	mov	w3, #0x1                   	// #1
  d0:	b	220 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x220>
  d4:	mov	w0, wzr
  d8:	ldr	x8, [x19, #152]
  dc:	ldrb	w9, [x8]
  e0:	cbnz	w9, 50 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x50>
  e4:	sub	w8, w20, #0x42
  e8:	cmp	w8, #0x36
  ec:	b.hi	264 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x264>  // b.pmore
  f0:	adrp	x9, 0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>
  f4:	add	x9, x9, #0x0
  f8:	adr	x10, 108 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x108>
  fc:	ldrb	w11, [x9, x8]
 100:	add	x10, x10, x11, lsl #2
 104:	br	x10
 108:	ldr	x2, [x19, #208]
 10c:	mov	w8, #0xe                   	// #14
 110:	add	x0, x19, #0xc8
 114:	mov	w3, #0x1                   	// #1
 118:	str	w8, [x19, #144]
 11c:	mov	x1, xzr
 120:	mov	w4, w20
 124:	b	224 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x224>
 128:	ldr	x2, [x19, #208]
 12c:	mov	w8, #0x18                  	// #24
 130:	add	x0, x19, #0xc8
 134:	mov	w3, #0x1                   	// #1
 138:	mov	w4, #0x70                  	// #112
 13c:	b	21c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x21c>
 140:	mov	x21, x19
 144:	ldr	x8, [x21, #200]!
 148:	cmp	w20, #0x78
 14c:	mov	w9, #0x4                   	// #4
 150:	mov	w10, #0x2                   	// #2
 154:	mov	w22, wzr
 158:	csel	w23, w10, w9, eq  // eq = none
 15c:	add	x24, x21, #0x10
 160:	str	xzr, [x21, #8]
 164:	strb	wzr, [x8]
 168:	b	1a4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1a4>
 16c:	mov	w4, #0x1                   	// #1
 170:	mov	x0, x21
 174:	mov	x1, x20
 178:	mov	x2, xzr
 17c:	mov	x3, xzr
 180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 184:	ldr	x8, [x21]
 188:	strb	w26, [x8, x20]
 18c:	ldr	x8, [x19, #200]
 190:	add	w22, w22, #0x1
 194:	cmp	w22, w23
 198:	str	x25, [x19, #208]
 19c:	strb	wzr, [x8, x25]
 1a0:	b.cs	200 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x200>  // b.hs, b.nlast
 1a4:	ldp	x9, x8, [x19, #176]
 1a8:	cmp	x9, x8
 1ac:	b.eq	364 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x364>  // b.none
 1b0:	ldr	x8, [x19, #192]
 1b4:	ldrb	w10, [x9]
 1b8:	ldr	x8, [x8, #48]
 1bc:	ldrh	w8, [x8, x10, lsl #1]
 1c0:	tbz	w8, #12, 364 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x364>
 1c4:	add	x10, x9, #0x1
 1c8:	ldp	x8, x20, [x19, #200]
 1cc:	str	x10, [x19, #176]
 1d0:	ldrb	w26, [x9]
 1d4:	cmp	x8, x24
 1d8:	add	x25, x20, #0x1
 1dc:	b.eq	1f0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1f0>  // b.none
 1e0:	ldr	x9, [x19, #216]
 1e4:	cmp	x25, x9
 1e8:	b.ls	188 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x188>  // b.plast
 1ec:	b	16c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x16c>
 1f0:	mov	w9, #0xf                   	// #15
 1f4:	cmp	x25, x9
 1f8:	b.ls	188 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x188>  // b.plast
 1fc:	b	16c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x16c>
 200:	mov	w8, #0x3                   	// #3
 204:	b	348 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x348>
 208:	ldr	x2, [x19, #208]
 20c:	mov	w8, #0x18                  	// #24
 210:	add	x0, x19, #0xc8
 214:	mov	w3, #0x1                   	// #1
 218:	mov	w4, #0x6e                  	// #110
 21c:	str	w8, [x19, #144]
 220:	mov	x1, xzr
 224:	ldp	x20, x19, [sp, #64]
 228:	ldp	x22, x21, [sp, #48]
 22c:	ldp	x24, x23, [sp, #32]
 230:	ldp	x26, x25, [sp, #16]
 234:	ldp	x29, x30, [sp], #80
 238:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 23c:	ldp	x8, x9, [x19, #176]
 240:	cmp	x8, x9
 244:	b.eq	364 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x364>  // b.none
 248:	mov	w9, #0x1                   	// #1
 24c:	add	x10, x8, #0x1
 250:	str	w9, [x19, #144]
 254:	str	x10, [x19, #176]
 258:	ldr	x2, [x19, #208]
 25c:	ldrb	w4, [x8]
 260:	b	c8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xc8>
 264:	ldr	x8, [x19, #192]
 268:	ldr	x8, [x8, #48]
 26c:	ldrh	w8, [x8, x20, lsl #1]
 270:	tbnz	w8, #11, 28c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x28c>
 274:	ldr	x2, [x19, #208]
 278:	mov	w8, #0x1                   	// #1
 27c:	add	x0, x19, #0xc8
 280:	mov	w3, #0x1                   	// #1
 284:	str	w8, [x19, #144]
 288:	b	11c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x11c>
 28c:	ldr	x2, [x19, #208]
 290:	add	x21, x19, #0xc8
 294:	mov	w3, #0x1                   	// #1
 298:	mov	x0, x21
 29c:	mov	x1, xzr
 2a0:	mov	w4, w20
 2a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 2a8:	ldp	x8, x9, [x19, #176]
 2ac:	cmp	x8, x9
 2b0:	b.eq	344 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x344>  // b.none
 2b4:	add	x22, x19, #0xd8
 2b8:	b	2f4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2f4>
 2bc:	mov	w4, #0x1                   	// #1
 2c0:	mov	x0, x21
 2c4:	mov	x1, x20
 2c8:	mov	x2, xzr
 2cc:	mov	x3, xzr
 2d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 2d4:	ldr	x9, [x21]
 2d8:	strb	w24, [x9, x20]
 2dc:	ldr	x8, [x19, #200]
 2e0:	str	x23, [x19, #208]
 2e4:	strb	wzr, [x8, x23]
 2e8:	ldp	x8, x9, [x19, #176]
 2ec:	cmp	x8, x9
 2f0:	b.eq	344 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x344>  // b.none
 2f4:	ldr	x9, [x19, #192]
 2f8:	ldrb	w10, [x8]
 2fc:	ldr	x9, [x9, #48]
 300:	ldrh	w9, [x9, x10, lsl #1]
 304:	tbz	w9, #11, 344 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x344>
 308:	add	x10, x8, #0x1
 30c:	ldp	x9, x20, [x19, #200]
 310:	str	x10, [x19, #176]
 314:	ldrb	w24, [x8]
 318:	cmp	x9, x22
 31c:	add	x23, x20, #0x1
 320:	b.eq	334 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x334>  // b.none
 324:	ldr	x8, [x19, #216]
 328:	cmp	x23, x8
 32c:	b.ls	2d8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2d8>  // b.plast
 330:	b	2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>
 334:	mov	w8, #0xf                   	// #15
 338:	cmp	x23, x8
 33c:	b.ls	2d8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2d8>  // b.plast
 340:	b	2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>
 344:	mov	w8, #0x4                   	// #4
 348:	str	w8, [x19, #144]
 34c:	ldp	x20, x19, [sp, #64]
 350:	ldp	x22, x21, [sp, #48]
 354:	ldp	x24, x23, [sp, #32]
 358:	ldp	x26, x25, [sp, #16]
 35c:	ldp	x29, x30, [sp], #80
 360:	ret
 364:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #176]
  14:	cmp	x8, x9
  18:	b.eq	110 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x110>  // b.none
  1c:	ldrb	w20, [x8]
  20:	ldr	x8, [x0, #192]
  24:	mov	x19, x0
  28:	ldr	x21, [x19, #160]
  2c:	add	x22, x8, x20
  30:	ldrb	w0, [x22, #313]
  34:	cbnz	w0, 60 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x60>
  38:	ldr	x9, [x8]
  3c:	mov	x0, x8
  40:	mov	w1, w20
  44:	mov	w2, wzr
  48:	ldr	x9, [x9, #64]
  4c:	blr	x9
  50:	tst	w0, #0xff
  54:	b.eq	80 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x80>  // b.none
  58:	add	x8, x22, #0x139
  5c:	strb	w0, [x8]
  60:	and	w1, w0, #0xff
  64:	mov	x0, x21
  68:	bl	0 <strchr>
  6c:	cbz	x0, 94 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x94>
  70:	ldrb	w8, [x0]
  74:	cbz	w8, 94 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x94>
  78:	mov	w8, #0x1                   	// #1
  7c:	b	c4 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xc4>
  80:	mov	w0, wzr
  84:	and	w1, w0, #0xff
  88:	mov	x0, x21
  8c:	bl	0 <strchr>
  90:	cbnz	x0, 70 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x70>
  94:	ldr	w8, [x19, #140]
  98:	tbnz	w8, #7, fc <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xfc>
  9c:	mov	w9, #0x120                 	// #288
  a0:	tst	w8, w9
  a4:	b.eq	110 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x110>  // b.none
  a8:	cmp	w20, #0x30
  ac:	b.eq	110 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x110>  // b.none
  b0:	ldr	x8, [x19, #192]
  b4:	ldr	x8, [x8, #48]
  b8:	ldrh	w8, [x8, x20, lsl #1]
  bc:	tbz	w8, #11, 110 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x110>
  c0:	mov	w8, #0x4                   	// #4
  c4:	ldr	x2, [x19, #208]
  c8:	add	x0, x19, #0xc8
  cc:	mov	w3, #0x1                   	// #1
  d0:	mov	x1, xzr
  d4:	mov	w4, w20
  d8:	str	w8, [x19, #144]
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  e0:	ldr	x8, [x19, #176]
  e4:	add	x8, x8, #0x1
  e8:	str	x8, [x19, #176]
  ec:	ldp	x20, x19, [sp, #32]
  f0:	ldp	x22, x21, [sp, #16]
  f4:	ldp	x29, x30, [sp], #48
  f8:	ret
  fc:	mov	x0, x19
 100:	ldp	x20, x19, [sp, #32]
 104:	ldp	x22, x21, [sp, #16]
 108:	ldp	x29, x30, [sp], #48
 10c:	b	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
 110:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #176]
  18:	mov	x19, x0
  1c:	add	x9, x8, #0x1
  20:	str	x9, [x0, #176]
  24:	ldrb	w21, [x8]
  28:	ldr	x8, [x0, #192]
  2c:	add	x20, x8, x21
  30:	ldrb	w0, [x20, #313]
  34:	cbnz	w0, 60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>
  38:	ldr	x9, [x8]
  3c:	mov	x0, x8
  40:	mov	w1, w21
  44:	mov	w2, wzr
  48:	ldr	x9, [x9, #64]
  4c:	blr	x9
  50:	tst	w0, #0xff
  54:	b.eq	20c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x20c>  // b.none
  58:	add	x8, x20, #0x139
  5c:	strb	w0, [x8]
  60:	ldr	x8, [x19, #152]
  64:	ldrb	w9, [x8]
  68:	cbz	w9, 84 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x84>
  6c:	add	x8, x8, #0x2
  70:	and	w9, w9, #0xff
  74:	cmp	w9, w0, uxtb
  78:	b.eq	1dc <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1dc>  // b.none
  7c:	ldrb	w9, [x8], #2
  80:	cbnz	w9, 70 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x70>
  84:	and	w8, w21, #0xfe
  88:	cmp	w8, #0x38
  8c:	b.eq	240 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x240>  // b.none
  90:	ldr	x8, [x19, #192]
  94:	ldr	x8, [x8, #48]
  98:	ldrh	w8, [x8, x21, lsl #1]
  9c:	tbz	w8, #11, 240 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x240>
  a0:	ldr	x2, [x19, #208]
  a4:	add	x20, x19, #0xc8
  a8:	mov	w3, #0x1                   	// #1
  ac:	mov	x0, x20
  b0:	mov	x1, xzr
  b4:	mov	w4, w21
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  bc:	ldp	x8, x9, [x19, #176]
  c0:	cmp	x8, x9
  c4:	b.eq	1c0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c0>  // b.none
  c8:	ldrb	w9, [x8]
  cc:	and	w10, w9, #0xfe
  d0:	cmp	w10, #0x38
  d4:	b.eq	1c0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c0>  // b.none
  d8:	ldr	x10, [x19, #192]
  dc:	ldr	x10, [x10, #48]
  e0:	ldrh	w9, [x10, x9, lsl #1]
  e4:	tbz	w9, #11, 1c0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c0>
  e8:	add	x10, x8, #0x1
  ec:	ldp	x9, x21, [x19, #200]
  f0:	str	x10, [x19, #176]
  f4:	ldrb	w24, [x8]
  f8:	add	x22, x19, #0xd8
  fc:	cmp	x9, x22
 100:	add	x23, x21, #0x1
 104:	b.eq	220 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x220>  // b.none
 108:	ldr	x8, [x19, #216]
 10c:	cmp	x23, x8
 110:	b.ls	130 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x130>  // b.plast
 114:	mov	w4, #0x1                   	// #1
 118:	mov	x0, x20
 11c:	mov	x1, x21
 120:	mov	x2, xzr
 124:	mov	x3, xzr
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 12c:	ldr	x9, [x20]
 130:	strb	w24, [x9, x21]
 134:	ldr	x8, [x19, #200]
 138:	str	x23, [x19, #208]
 13c:	strb	wzr, [x8, x23]
 140:	ldp	x8, x9, [x19, #176]
 144:	cmp	x8, x9
 148:	b.eq	1c0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c0>  // b.none
 14c:	ldrb	w9, [x8]
 150:	and	w10, w9, #0xfe
 154:	cmp	w10, #0x38
 158:	b.eq	1c0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c0>  // b.none
 15c:	ldr	x10, [x19, #192]
 160:	ldr	x10, [x10, #48]
 164:	ldrh	w9, [x10, x9, lsl #1]
 168:	tbz	w9, #11, 1c0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c0>
 16c:	add	x10, x8, #0x1
 170:	ldp	x9, x21, [x19, #200]
 174:	str	x10, [x19, #176]
 178:	ldrb	w23, [x8]
 17c:	cmp	x9, x22
 180:	add	x22, x21, #0x1
 184:	b.eq	230 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x230>  // b.none
 188:	ldr	x8, [x19, #216]
 18c:	cmp	x22, x8
 190:	b.ls	1b0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1b0>  // b.plast
 194:	mov	w4, #0x1                   	// #1
 198:	mov	x0, x20
 19c:	mov	x1, x21
 1a0:	mov	x2, xzr
 1a4:	mov	x3, xzr
 1a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 1ac:	ldr	x9, [x20]
 1b0:	strb	w23, [x9, x21]
 1b4:	ldr	x8, [x19, #200]
 1b8:	str	x22, [x19, #208]
 1bc:	strb	wzr, [x8, x22]
 1c0:	mov	w8, #0x2                   	// #2
 1c4:	str	w8, [x19, #144]
 1c8:	ldp	x20, x19, [sp, #48]
 1cc:	ldp	x22, x21, [sp, #32]
 1d0:	ldp	x24, x23, [sp, #16]
 1d4:	ldp	x29, x30, [sp], #64
 1d8:	ret
 1dc:	mov	w9, #0x1                   	// #1
 1e0:	str	w9, [x19, #144]
 1e4:	ldr	x2, [x19, #208]
 1e8:	ldurb	w4, [x8, #-1]
 1ec:	add	x0, x19, #0xc8
 1f0:	ldp	x20, x19, [sp, #48]
 1f4:	ldp	x22, x21, [sp, #32]
 1f8:	ldp	x24, x23, [sp, #16]
 1fc:	mov	w3, #0x1                   	// #1
 200:	mov	x1, xzr
 204:	ldp	x29, x30, [sp], #64
 208:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 20c:	mov	w0, wzr
 210:	ldr	x8, [x19, #152]
 214:	ldrb	w9, [x8]
 218:	cbnz	w9, 6c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x6c>
 21c:	b	84 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x84>
 220:	mov	w8, #0xf                   	// #15
 224:	cmp	x23, x8
 228:	b.hi	114 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x114>  // b.pmore
 22c:	b	130 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x130>
 230:	mov	w8, #0xf                   	// #15
 234:	cmp	x22, x8
 238:	b.hi	194 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x194>  // b.pmore
 23c:	b	1b0 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1b0>
 240:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE14_M_scan_normalEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #176]
  18:	mov	x19, x0
  1c:	add	x9, x8, #0x1
  20:	str	x9, [x0, #176]
  24:	ldrb	w20, [x8]
  28:	ldr	x0, [x0, #192]
  2c:	ldr	x21, [x19, #160]
  30:	add	x22, x0, x20
  34:	ldrb	w23, [x22, #313]
  38:	cbnz	w23, 6c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x6c>
  3c:	ldr	x8, [x0]
  40:	mov	w2, #0x20                  	// #32
  44:	mov	w1, w20
  48:	mov	w23, #0x20                  	// #32
  4c:	ldr	x8, [x8, #64]
  50:	blr	x8
  54:	and	w8, w0, #0xff
  58:	cmp	w8, #0x20
  5c:	b.eq	6c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x6c>  // b.none
  60:	add	x8, x22, #0x139
  64:	mov	w23, w0
  68:	strb	w0, [x8]
  6c:	and	w1, w23, #0xff
  70:	mov	x0, x21
  74:	bl	0 <strchr>
  78:	cbz	x0, e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe8>
  7c:	cmp	w20, #0x5c
  80:	b.ne	c4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xc4>  // b.any
  84:	ldp	x8, x9, [x19, #176]
  88:	cmp	x8, x9
  8c:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.none
  90:	ldrh	w9, [x19, #140]
  94:	mov	w10, #0x120                 	// #288
  98:	tst	w9, w10
  9c:	b.eq	118 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x118>  // b.none
  a0:	ldrb	w9, [x8]
  a4:	sub	w10, w9, #0x28
  a8:	cmp	w10, #0x2
  ac:	b.cc	b8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xb8>  // b.lo, b.ul, b.last
  b0:	cmp	w9, #0x7b
  b4:	b.ne	118 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x118>  // b.any
  b8:	add	x9, x8, #0x1
  bc:	str	x9, [x19, #176]
  c0:	ldrb	w20, [x8]
  c4:	sub	w8, w20, #0x5b
  c8:	cmp	w8, #0x22
  cc:	b.hi	140 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x140>  // b.pmore
  d0:	adrp	x9, 0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
  d4:	add	x9, x9, #0x0
  d8:	adr	x10, e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe8>
  dc:	ldrb	w11, [x9, x8]
  e0:	add	x10, x10, x11, lsl #2
  e4:	br	x10
  e8:	ldr	x2, [x19, #208]
  ec:	mov	w8, #0x1                   	// #1
  f0:	add	x0, x19, #0xc8
  f4:	mov	w3, #0x1                   	// #1
  f8:	str	w8, [x19, #144]
  fc:	mov	x1, xzr
 100:	mov	w4, w20
 104:	ldp	x20, x19, [sp, #48]
 108:	ldp	x22, x21, [sp, #32]
 10c:	ldr	x23, [sp, #16]
 110:	ldp	x29, x30, [sp], #64
 114:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 118:	ldp	x1, x8, [x19, #232]
 11c:	add	x0, x19, x8, asr #1
 120:	tbz	w8, #0, 12c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x12c>
 124:	ldr	x8, [x0]
 128:	ldr	x1, [x8, x1]
 12c:	ldp	x20, x19, [sp, #48]
 130:	ldp	x22, x21, [sp, #32]
 134:	ldr	x23, [sp, #16]
 138:	ldp	x29, x30, [sp], #64
 13c:	br	x1
 140:	cmp	w20, #0x29
 144:	b.eq	238 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x238>  // b.none
 148:	cmp	w20, #0x28
 14c:	b.ne	1ac <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1ac>  // b.any
 150:	ldr	w9, [x19, #140]
 154:	tbz	w9, #4, 248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>
 158:	ldr	x8, [x19, #176]
 15c:	ldrb	w10, [x8]
 160:	cmp	w10, #0x3f
 164:	b.ne	248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>  // b.any
 168:	ldr	x10, [x19, #184]
 16c:	add	x9, x8, #0x1
 170:	str	x9, [x19, #176]
 174:	cmp	x9, x10
 178:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.none
 17c:	ldrb	w9, [x9]
 180:	cmp	w9, #0x21
 184:	b.eq	2a0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2a0>  // b.none
 188:	cmp	w9, #0x3d
 18c:	b.eq	2c0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2c0>  // b.none
 190:	cmp	w9, #0x3a
 194:	b.ne	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.any
 198:	add	x8, x8, #0x2
 19c:	mov	w9, #0x6                   	// #6
 1a0:	str	x8, [x19, #176]
 1a4:	str	w9, [x19, #144]
 1a8:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 1ac:	ldr	x8, [x19, #192]
 1b0:	add	x21, x8, x20
 1b4:	ldrb	w0, [x21, #313]
 1b8:	cbnz	w0, 260 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x260>
 1bc:	ldr	x9, [x8]
 1c0:	mov	x0, x8
 1c4:	mov	w1, w20
 1c8:	mov	w2, wzr
 1cc:	ldr	x9, [x9, #64]
 1d0:	blr	x9
 1d4:	tst	w0, #0xff
 1d8:	b.eq	25c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x25c>  // b.none
 1dc:	add	x8, x21, #0x139
 1e0:	strb	w0, [x8]
 1e4:	b	260 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x260>
 1e8:	mov	w8, #0x1                   	// #1
 1ec:	mov	w9, #0xc                   	// #12
 1f0:	str	w8, [x19, #136]
 1f4:	str	w9, [x19, #144]
 1f8:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 1fc:	ldp	x8, x9, [x19, #176]
 200:	mov	w10, #0x2                   	// #2
 204:	str	w10, [x19, #136]
 208:	mov	w10, #0x1                   	// #1
 20c:	cmp	x8, x9
 210:	strb	w10, [x19, #168]
 214:	b.eq	240 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x240>  // b.none
 218:	ldrb	w9, [x8]
 21c:	cmp	w9, #0x5e
 220:	b.ne	240 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x240>  // b.any
 224:	mov	w9, #0xa                   	// #10
 228:	add	x8, x8, #0x1
 22c:	str	w9, [x19, #144]
 230:	str	x8, [x19, #176]
 234:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 238:	mov	w8, #0x8                   	// #8
 23c:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 240:	mov	w8, #0x9                   	// #9
 244:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 248:	tbnz	w9, #1, 254 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x254>
 24c:	mov	w8, #0x5                   	// #5
 250:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 254:	mov	w8, #0x6                   	// #6
 258:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 25c:	mov	w0, wzr
 260:	ldrb	w9, [x19]
 264:	cbz	w9, 28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 268:	add	x8, x19, #0x8
 26c:	and	w9, w9, #0xff
 270:	cmp	w9, w0, uxtb
 274:	b.eq	284 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x284>  // b.none
 278:	ldrb	w9, [x8], #8
 27c:	cbnz	w9, 26c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x26c>
 280:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 284:	ldur	w8, [x8, #-4]
 288:	str	w8, [x19, #144]
 28c:	ldp	x20, x19, [sp, #48]
 290:	ldp	x22, x21, [sp, #32]
 294:	ldr	x23, [sp, #16]
 298:	ldp	x29, x30, [sp], #64
 29c:	ret
 2a0:	ldr	x2, [x19, #208]
 2a4:	add	x8, x8, #0x2
 2a8:	mov	w9, #0x7                   	// #7
 2ac:	str	x8, [x19, #176]
 2b0:	add	x0, x19, #0xc8
 2b4:	mov	w3, #0x1                   	// #1
 2b8:	mov	w4, #0x6e                  	// #110
 2bc:	b	2dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2dc>
 2c0:	ldr	x2, [x19, #208]
 2c4:	add	x8, x8, #0x2
 2c8:	mov	w9, #0x7                   	// #7
 2cc:	add	x0, x19, #0xc8
 2d0:	mov	w3, #0x1                   	// #1
 2d4:	mov	w4, #0x70                  	// #112
 2d8:	str	x8, [x19, #176]
 2dc:	mov	x1, xzr
 2e0:	str	w9, [x19, #144]
 2e4:	b	104 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x104>
 2e8:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x8, x9, [x0, #176]
  1c:	cmp	x8, x9
  20:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
  24:	add	x10, x8, #0x1
  28:	str	x10, [x0, #176]
  2c:	ldrb	w4, [x8]
  30:	mov	x19, x0
  34:	cmp	w4, #0x5b
  38:	b.gt	134 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x134>
  3c:	cmp	w4, #0x2d
  40:	b.eq	164 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x164>  // b.none
  44:	cmp	w4, #0x5b
  48:	b.ne	19c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x19c>  // b.any
  4c:	cmp	x10, x9
  50:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
  54:	ldrb	w9, [x10]
  58:	cmp	w9, #0x3a
  5c:	b.eq	1bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x1bc>  // b.none
  60:	cmp	w9, #0x2e
  64:	b.ne	288 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x288>  // b.any
  68:	mov	x20, x19
  6c:	ldr	x9, [x20, #200]!
  70:	mov	w10, #0x10                  	// #16
  74:	add	x11, x8, #0x2
  78:	stur	w10, [x20, #-56]
  7c:	stur	x11, [x20, #-24]
  80:	ldrb	w22, [x8, #1]
  84:	str	xzr, [x20, #8]
  88:	strb	wzr, [x9]
  8c:	ldp	x8, x9, [x20, #-24]
  90:	cmp	x8, x9
  94:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
  98:	mov	x10, x8
  9c:	ldrb	w11, [x10], #1
  a0:	str	x10, [x19, #176]
  a4:	ldrb	w23, [x8]
  a8:	cmp	w11, w22
  ac:	b.eq	360 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x360>  // b.none
  b0:	add	x24, x19, #0xd8
  b4:	ldp	x8, x21, [x19, #200]
  b8:	cmp	x8, x24
  bc:	add	x25, x21, #0x1
  c0:	b.eq	124 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x124>  // b.none
  c4:	ldr	x9, [x19, #216]
  c8:	cmp	x25, x9
  cc:	b.ls	ec <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xec>  // b.plast
  d0:	mov	w4, #0x1                   	// #1
  d4:	mov	x0, x20
  d8:	mov	x1, x21
  dc:	mov	x2, xzr
  e0:	mov	x3, xzr
  e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  e8:	ldr	x8, [x20]
  ec:	strb	w23, [x8, x21]
  f0:	ldr	x8, [x19, #200]
  f4:	str	x25, [x19, #208]
  f8:	strb	wzr, [x8, x25]
  fc:	ldp	x8, x9, [x19, #176]
 100:	cmp	x8, x9
 104:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
 108:	mov	x10, x8
 10c:	ldrb	w11, [x10], #1
 110:	str	x10, [x19, #176]
 114:	ldrb	w23, [x8]
 118:	cmp	w11, w22
 11c:	b.ne	b4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xb4>  // b.any
 120:	b	35c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x35c>
 124:	mov	w9, #0xf                   	// #15
 128:	cmp	x25, x9
 12c:	b.hi	d0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xd0>  // b.pmore
 130:	b	ec <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xec>
 134:	cmp	w4, #0x5c
 138:	b.eq	170 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x170>  // b.none
 13c:	cmp	w4, #0x5d
 140:	b.ne	19c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x19c>  // b.any
 144:	ldrb	w8, [x19, #140]
 148:	tbnz	w8, #4, 154 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x154>
 14c:	ldrb	w8, [x19, #168]
 150:	cbnz	w8, 19c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x19c>
 154:	mov	w8, #0xb                   	// #11
 158:	str	w8, [x19, #144]
 15c:	str	wzr, [x19, #136]
 160:	b	384 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x384>
 164:	mov	w8, #0x1c                  	// #28
 168:	str	w8, [x19, #144]
 16c:	b	384 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x384>
 170:	ldrb	w8, [x19, #140]
 174:	mov	w9, #0x90                  	// #144
 178:	tst	w8, w9
 17c:	b.eq	19c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x19c>  // b.none
 180:	ldp	x8, x9, [x19, #232]
 184:	add	x0, x19, x9, asr #1
 188:	tbz	w9, #0, 194 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x194>
 18c:	ldr	x9, [x0]
 190:	ldr	x8, [x9, x8]
 194:	blr	x8
 198:	b	384 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x384>
 19c:	ldr	x2, [x19, #208]
 1a0:	mov	w8, #0x1                   	// #1
 1a4:	add	x0, x19, #0xc8
 1a8:	mov	w3, #0x1                   	// #1
 1ac:	str	w8, [x19, #144]
 1b0:	mov	x1, xzr
 1b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 1b8:	b	384 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x384>
 1bc:	mov	x20, x19
 1c0:	ldr	x9, [x20, #200]!
 1c4:	mov	w10, #0xf                   	// #15
 1c8:	add	x11, x8, #0x2
 1cc:	stur	w10, [x20, #-56]
 1d0:	stur	x11, [x20, #-24]
 1d4:	ldrb	w22, [x8, #1]
 1d8:	str	xzr, [x20, #8]
 1dc:	strb	wzr, [x9]
 1e0:	ldp	x8, x9, [x20, #-24]
 1e4:	cmp	x8, x9
 1e8:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
 1ec:	mov	x10, x8
 1f0:	ldrb	w11, [x10], #1
 1f4:	str	x10, [x19, #176]
 1f8:	ldrb	w23, [x8]
 1fc:	cmp	w11, w22
 200:	b.eq	360 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x360>  // b.none
 204:	add	x24, x19, #0xd8
 208:	ldp	x8, x21, [x19, #200]
 20c:	cmp	x8, x24
 210:	add	x25, x21, #0x1
 214:	b.eq	278 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x278>  // b.none
 218:	ldr	x9, [x19, #216]
 21c:	cmp	x25, x9
 220:	b.ls	240 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x240>  // b.plast
 224:	mov	w4, #0x1                   	// #1
 228:	mov	x0, x20
 22c:	mov	x1, x21
 230:	mov	x2, xzr
 234:	mov	x3, xzr
 238:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 23c:	ldr	x8, [x20]
 240:	strb	w23, [x8, x21]
 244:	ldr	x8, [x19, #200]
 248:	str	x25, [x19, #208]
 24c:	strb	wzr, [x8, x25]
 250:	ldp	x8, x9, [x19, #176]
 254:	cmp	x8, x9
 258:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
 25c:	mov	x10, x8
 260:	ldrb	w11, [x10], #1
 264:	str	x10, [x19, #176]
 268:	ldrb	w23, [x8]
 26c:	cmp	w11, w22
 270:	b.ne	208 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x208>  // b.any
 274:	b	35c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x35c>
 278:	mov	w9, #0xf                   	// #15
 27c:	cmp	x25, x9
 280:	b.hi	224 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x224>  // b.pmore
 284:	b	240 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x240>
 288:	cmp	w9, #0x3d
 28c:	b.ne	3a0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3a0>  // b.any
 290:	mov	x20, x19
 294:	ldr	x9, [x20, #200]!
 298:	mov	w10, #0x11                  	// #17
 29c:	add	x11, x8, #0x2
 2a0:	stur	w10, [x20, #-56]
 2a4:	stur	x11, [x20, #-24]
 2a8:	ldrb	w22, [x8, #1]
 2ac:	str	xzr, [x20, #8]
 2b0:	strb	wzr, [x9]
 2b4:	ldp	x8, x9, [x20, #-24]
 2b8:	cmp	x8, x9
 2bc:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
 2c0:	mov	x10, x8
 2c4:	ldrb	w11, [x10], #1
 2c8:	str	x10, [x19, #176]
 2cc:	ldrb	w23, [x8]
 2d0:	cmp	w11, w22
 2d4:	b.eq	360 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x360>  // b.none
 2d8:	add	x24, x19, #0xd8
 2dc:	ldp	x8, x21, [x19, #200]
 2e0:	cmp	x8, x24
 2e4:	add	x25, x21, #0x1
 2e8:	b.eq	34c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x34c>  // b.none
 2ec:	ldr	x9, [x19, #216]
 2f0:	cmp	x25, x9
 2f4:	b.ls	314 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x314>  // b.plast
 2f8:	mov	w4, #0x1                   	// #1
 2fc:	mov	x0, x20
 300:	mov	x1, x21
 304:	mov	x2, xzr
 308:	mov	x3, xzr
 30c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 310:	ldr	x8, [x20]
 314:	strb	w23, [x8, x21]
 318:	ldr	x8, [x19, #200]
 31c:	str	x25, [x19, #208]
 320:	strb	wzr, [x8, x25]
 324:	ldp	x8, x9, [x19, #176]
 328:	cmp	x8, x9
 32c:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
 330:	mov	x10, x8
 334:	ldrb	w11, [x10], #1
 338:	str	x10, [x19, #176]
 33c:	ldrb	w23, [x8]
 340:	cmp	w11, w22
 344:	b.ne	2dc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x2dc>  // b.any
 348:	b	35c <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x35c>
 34c:	mov	w9, #0xf                   	// #15
 350:	cmp	x25, x9
 354:	b.hi	2f8 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x2f8>  // b.pmore
 358:	b	314 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x314>
 35c:	add	x10, x8, #0x1
 360:	cmp	x10, x9
 364:	b.eq	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.none
 368:	cmp	w23, w22
 36c:	b.ne	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.any
 370:	add	x8, x8, #0x2
 374:	str	x8, [x19, #176]
 378:	ldrb	w8, [x10]
 37c:	cmp	w8, #0x5d
 380:	b.ne	3bc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x3bc>  // b.any
 384:	strb	wzr, [x19, #168]
 388:	ldp	x20, x19, [sp, #64]
 38c:	ldp	x22, x21, [sp, #48]
 390:	ldp	x24, x23, [sp, #32]
 394:	ldr	x25, [sp, #16]
 398:	ldp	x29, x30, [sp], #80
 39c:	ret
 3a0:	ldr	x2, [x19, #208]
 3a4:	mov	w8, #0x1                   	// #1
 3a8:	str	w8, [x19, #144]
 3ac:	add	x0, x19, #0xc8
 3b0:	mov	w3, #0x1                   	// #1
 3b4:	mov	w4, #0x5b                  	// #91
 3b8:	b	1b0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x1b0>
 3bc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0, #176]
  18:	cmp	x8, x9
  1c:	b.eq	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.none
  20:	ldr	x11, [x0, #192]
  24:	add	x10, x8, #0x1
  28:	str	x10, [x0, #176]
  2c:	ldrb	w4, [x8]
  30:	ldr	x11, [x11, #48]
  34:	mov	x19, x0
  38:	ldrh	w11, [x11, x4, lsl #1]
  3c:	tbnz	w11, #11, 50 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x50>
  40:	cmp	w4, #0x2c
  44:	b.ne	10c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x10c>  // b.any
  48:	mov	w8, #0x19                  	// #25
  4c:	b	160 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x160>
  50:	ldr	x2, [x19, #208]
  54:	add	x20, x19, #0xc8
  58:	mov	w8, #0x1a                  	// #26
  5c:	mov	w3, #0x1                   	// #1
  60:	mov	x0, x20
  64:	mov	x1, xzr
  68:	str	w8, [x19, #144]
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  70:	ldp	x8, x9, [x19, #176]
  74:	cmp	x8, x9
  78:	b.eq	164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>  // b.none
  7c:	add	x22, x19, #0xd8
  80:	b	a0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xa0>
  84:	strb	w24, [x9, x21]
  88:	ldr	x8, [x19, #200]
  8c:	str	x23, [x19, #208]
  90:	strb	wzr, [x8, x23]
  94:	ldp	x8, x9, [x19, #176]
  98:	cmp	x8, x9
  9c:	b.eq	164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>  // b.none
  a0:	ldr	x9, [x19, #192]
  a4:	ldrb	w10, [x8]
  a8:	ldr	x9, [x9, #48]
  ac:	ldrh	w9, [x9, x10, lsl #1]
  b0:	tbz	w9, #11, 164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>
  b4:	add	x10, x8, #0x1
  b8:	ldp	x9, x21, [x19, #200]
  bc:	str	x10, [x19, #176]
  c0:	ldrb	w24, [x8]
  c4:	cmp	x9, x22
  c8:	add	x23, x21, #0x1
  cc:	b.eq	e0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xe0>  // b.none
  d0:	ldr	x8, [x19, #216]
  d4:	cmp	x23, x8
  d8:	b.ls	84 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x84>  // b.plast
  dc:	b	ec <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xec>
  e0:	mov	w8, #0xf                   	// #15
  e4:	cmp	x23, x8
  e8:	b.ls	84 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x84>  // b.plast
  ec:	mov	w4, #0x1                   	// #1
  f0:	mov	x0, x20
  f4:	mov	x1, x21
  f8:	mov	x2, xzr
  fc:	mov	x3, xzr
 100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 104:	ldr	x9, [x20]
 108:	b	84 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x84>
 10c:	ldrh	w11, [x19, #140]
 110:	mov	w12, #0x120                 	// #288
 114:	tst	w11, w12
 118:	b.eq	150 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x150>  // b.none
 11c:	cmp	x10, x9
 120:	b.eq	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.none
 124:	cmp	w4, #0x5c
 128:	b.ne	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.any
 12c:	ldrb	w9, [x10]
 130:	cmp	w9, #0x7d
 134:	b.ne	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.any
 138:	mov	w9, #0xd                   	// #13
 13c:	add	x8, x8, #0x2
 140:	str	wzr, [x19, #136]
 144:	str	w9, [x19, #144]
 148:	str	x8, [x19, #176]
 14c:	b	164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>
 150:	cmp	w4, #0x7d
 154:	b.ne	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.any
 158:	mov	w8, #0xd                   	// #13
 15c:	str	wzr, [x19, #136]
 160:	str	w8, [x19, #144]
 164:	ldp	x20, x19, [sp, #48]
 168:	ldp	x22, x21, [sp, #32]
 16c:	ldp	x24, x23, [sp, #16]
 170:	ldp	x29, x30, [sp], #64
 174:	ret
 178:	bl	0 <abort>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev>:
   0:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	add	x0, x0, #0x60
  18:	bl	0 <_ZNSt6localeD1Ev>
  1c:	ldp	x20, x21, [x19, #72]
  20:	cmp	x20, x21
  24:	b.ne	58 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x58>  // b.any
  28:	cbz	x20, 34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>
  2c:	mov	x0, x20
  30:	bl	0 <_ZdlPv>
  34:	ldr	x0, [x19, #16]
  38:	cbz	x0, 8c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x8c>
  3c:	ldp	x20, x19, [sp, #32]
  40:	ldr	x21, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	add	x20, x20, #0x30
  50:	cmp	x21, x20
  54:	b.eq	80 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x80>  // b.none
  58:	ldr	w8, [x20]
  5c:	cmp	w8, #0xb
  60:	b.ne	4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>  // b.any
  64:	ldr	x8, [x20, #32]
  68:	cbz	x8, 4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>
  6c:	add	x0, x20, #0x10
  70:	mov	w2, #0x3                   	// #3
  74:	mov	x1, x0
  78:	blr	x8
  7c:	b	4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>
  80:	ldr	x20, [x19, #72]
  84:	cbnz	x20, 2c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x2c>
  88:	b	34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldr	x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	cbz	x0, 8 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv+0x8>
   4:	b	0 <_ZdlPv>
   8:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  10:	ldr	x8, [x8]
  14:	mov	x19, x0
  18:	cmp	x1, x8
  1c:	b.eq	2c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x2c>  // b.none
  20:	mov	x0, x1
  24:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  28:	tbz	w0, #0, 3c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x3c>
  2c:	add	x0, x19, #0x10
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	ret
  3c:	mov	x0, xzr
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x28, x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	ldp	x20, x24, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x24, x20
  2c:	cmp	x8, x9
  30:	b.eq	280 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x280>  // b.none
  34:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  38:	asr	x9, x8, #4
  3c:	movk	x10, #0xaaab
  40:	cmp	x8, #0x0
  44:	mul	x9, x9, x10
  48:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4c:	csinc	x11, x9, xzr, ne  // ne = any
  50:	movk	x8, #0x2aa, lsl #48
  54:	adds	x9, x11, x9
  58:	cset	w11, cs  // cs = hs, nlast
  5c:	cmp	x9, x8
  60:	cset	w12, hi  // hi = pmore
  64:	orr	w11, w11, w12
  68:	sub	x26, x1, x20
  6c:	cmp	w11, #0x0
  70:	csel	x9, x8, x9, ne  // ne = any
  74:	asr	x8, x26, #4
  78:	mov	x23, x2
  7c:	mov	x19, x0
  80:	mov	x22, x1
  84:	mul	x27, x8, x10
  88:	str	x9, [sp, #8]
  8c:	cbz	x9, a4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa4>
  90:	add	x8, x9, x9, lsl #1
  94:	lsl	x0, x8, #4
  98:	bl	0 <_Znwm>
  9c:	mov	x21, x0
  a0:	b	a8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa8>
  a4:	mov	x21, xzr
  a8:	ldp	q2, q0, [x23, #16]
  ac:	ldr	q1, [x23]
  b0:	mov	w8, #0x30                  	// #48
  b4:	madd	x8, x27, x8, x21
  b8:	stp	q2, q0, [x8, #16]
  bc:	str	q1, [x8]
  c0:	ldr	w8, [x23]
  c4:	cmp	w8, #0xb
  c8:	b.ne	fc <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xfc>  // b.any
  cc:	ldr	q0, [x23, #16]
  d0:	mov	w8, #0x30                  	// #48
  d4:	madd	x8, x27, x8, x21
  d8:	str	q0, [sp, #16]
  dc:	ldr	q0, [x8, #16]
  e0:	str	q0, [x23, #16]
  e4:	ldr	q0, [sp, #16]
  e8:	ldr	x9, [x8, #40]
  ec:	str	q0, [x8, #16]
  f0:	ldr	q0, [x23, #32]
  f4:	stp	xzr, x9, [x23, #32]
  f8:	str	q0, [x8, #32]
  fc:	cmp	x20, x22
 100:	mov	x23, x21
 104:	b.eq	174 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x174>  // b.none
 108:	mov	x23, xzr
 10c:	b	11c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x11c>
 110:	add	x23, x23, #0x30
 114:	cmp	x26, x23
 118:	b.eq	170 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x170>  // b.none
 11c:	add	x8, x20, x23
 120:	ldp	q1, q0, [x8, #16]
 124:	ldr	q2, [x8]
 128:	add	x9, x21, x23
 12c:	stp	q1, q0, [x9, #16]
 130:	str	q2, [x9]
 134:	ldr	w10, [x8]
 138:	cmp	w10, #0xb
 13c:	b.ne	110 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x110>  // b.any
 140:	str	xzr, [x9, #32]
 144:	ldr	x8, [x8, #32]
 148:	cbz	x8, 110 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x110>
 14c:	add	x27, x21, x23
 150:	add	x28, x20, x23
 154:	add	x0, x27, #0x10
 158:	add	x1, x28, #0x10
 15c:	mov	w2, #0x2                   	// #2
 160:	blr	x8
 164:	ldr	q0, [x28, #32]
 168:	str	q0, [x27, #32]
 16c:	b	110 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x110>
 170:	add	x23, x21, x23
 174:	subs	x26, x24, x22
 178:	b.eq	1f8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1f8>  // b.none
 17c:	mov	x27, xzr
 180:	b	190 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x190>
 184:	add	x27, x27, #0x30
 188:	cmp	x26, x27
 18c:	b.eq	1e4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1e4>  // b.none
 190:	add	x8, x22, x27
 194:	ldp	q1, q0, [x8, #16]
 198:	ldr	q2, [x8]
 19c:	add	x9, x23, x27
 1a0:	stp	q1, q0, [x9, #64]
 1a4:	str	q2, [x9, #48]
 1a8:	ldr	w10, [x8]
 1ac:	cmp	w10, #0xb
 1b0:	b.ne	184 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x184>  // b.any
 1b4:	str	xzr, [x9, #80]
 1b8:	ldr	x8, [x8, #32]
 1bc:	cbz	x8, 184 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x184>
 1c0:	add	x28, x23, x27
 1c4:	add	x25, x22, x27
 1c8:	add	x0, x28, #0x40
 1cc:	add	x1, x25, #0x10
 1d0:	mov	w2, #0x2                   	// #2
 1d4:	blr	x8
 1d8:	ldr	q0, [x25, #32]
 1dc:	str	q0, [x28, #80]
 1e0:	b	184 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x184>
 1e4:	add	x8, x23, x27
 1e8:	add	x22, x8, #0x30
 1ec:	cmp	x20, x24
 1f0:	b.ne	204 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x204>  // b.any
 1f4:	b	240 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x240>
 1f8:	add	x22, x23, #0x30
 1fc:	cmp	x20, x24
 200:	b.eq	240 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x240>  // b.none
 204:	mov	x23, x20
 208:	b	218 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x218>
 20c:	add	x23, x23, #0x30
 210:	cmp	x24, x23
 214:	b.eq	240 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x240>  // b.none
 218:	ldr	w8, [x23]
 21c:	cmp	w8, #0xb
 220:	b.ne	20c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>  // b.any
 224:	ldr	x8, [x23, #32]
 228:	cbz	x8, 20c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>
 22c:	add	x0, x23, #0x10
 230:	mov	w2, #0x3                   	// #3
 234:	mov	x1, x0
 238:	blr	x8
 23c:	b	20c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>
 240:	cbz	x20, 24c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x24c>
 244:	mov	x0, x20
 248:	bl	0 <_ZdlPv>
 24c:	stp	x21, x22, [x19]
 250:	ldr	x9, [sp, #8]
 254:	mov	w8, #0x30                  	// #48
 258:	madd	x8, x9, x8, x21
 25c:	str	x8, [x19, #16]
 260:	ldp	x20, x19, [sp, #112]
 264:	ldp	x22, x21, [sp, #96]
 268:	ldp	x24, x23, [sp, #80]
 26c:	ldp	x26, x25, [sp, #64]
 270:	ldp	x28, x27, [sp, #48]
 274:	ldp	x29, x30, [sp, #32]
 278:	add	sp, sp, #0x80
 27c:	ret
 280:	adrp	x0, 0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 284:	add	x0, x0, #0x0
 288:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	str	x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	x19, x0
  18:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  1c:	tbnz	w0, #0, 38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x38>
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  28:	tbz	w0, #0, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x124>
  2c:	mov	x0, x19
  30:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  34:	tbnz	w0, #0, 2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x2c>
  38:	ldp	x0, x8, [x19, #352]
  3c:	cmp	x0, x8
  40:	b.eq	5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x5c>  // b.none
  44:	ldur	x9, [x0, #-8]
  48:	ldur	q0, [x0, #-24]
  4c:	sub	x8, x0, #0x18
  50:	str	x9, [sp, #16]
  54:	str	q0, [sp]
  58:	b	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x94>
  5c:	ldr	x8, [x19, #376]
  60:	ldur	x8, [x8, #-8]
  64:	ldr	x9, [x8, #496]
  68:	ldr	q0, [x8, #480]
  6c:	str	x9, [sp, #16]
  70:	str	q0, [sp]
  74:	bl	0 <_ZdlPv>
  78:	ldr	x8, [x19, #376]
  7c:	sub	x9, x8, #0x8
  80:	str	x9, [x19, #376]
  84:	ldur	x8, [x8, #-8]
  88:	add	x9, x8, #0x1f8
  8c:	stp	x8, x9, [x19, #360]
  90:	add	x8, x8, #0x1e0
  94:	mov	x0, x19
  98:	str	x8, [x19, #352]
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  a0:	ldp	x0, x8, [x19, #352]
  a4:	cmp	x0, x8
  a8:	b.eq	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xbc>  // b.none
  ac:	ldp	x20, x21, [x0, #-16]
  b0:	ldr	x9, [x19, #368]
  b4:	sub	x8, x0, #0x18
  b8:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xe8>
  bc:	ldr	x8, [x19, #376]
  c0:	ldur	x8, [x8, #-8]
  c4:	ldp	x20, x21, [x8, #488]
  c8:	bl	0 <_ZdlPv>
  cc:	ldr	x8, [x19, #376]
  d0:	sub	x9, x8, #0x8
  d4:	str	x9, [x19, #376]
  d8:	ldur	x8, [x8, #-8]
  dc:	add	x9, x8, #0x1f8
  e0:	stp	x8, x9, [x19, #360]
  e4:	add	x8, x8, #0x1e0
  e8:	str	x8, [x19, #352]
  ec:	ldr	x10, [sp]
  f0:	ldr	x11, [sp, #16]
  f4:	mov	w12, #0x30                  	// #48
  f8:	sub	x9, x9, #0x18
  fc:	ldr	x10, [x10, #56]
 100:	cmp	x8, x9
 104:	madd	x9, x11, x12, x10
 108:	str	x20, [x9, #8]
 10c:	str	x21, [sp, #16]
 110:	b.ne	1e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1e8>  // b.any
 114:	add	x0, x19, #0x130
 118:	mov	x1, sp
 11c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 120:	b	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x204>
 124:	ldr	x21, [x19, #256]
 128:	mov	w8, #0xa                   	// #10
 12c:	mov	x9, #0xffffffffffffffff    	// #-1
 130:	str	w8, [sp]
 134:	str	x9, [sp, #8]
 138:	ldp	x1, x8, [x21, #64]
 13c:	add	x20, x21, #0x38
 140:	cmp	x1, x8
 144:	b.eq	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x168>  // b.none
 148:	ldp	q1, q0, [sp, #16]
 14c:	ldr	q2, [sp]
 150:	stp	q1, q0, [x1, #16]
 154:	str	q2, [x1]
 158:	ldr	x8, [x21, #64]
 15c:	add	x8, x8, #0x30
 160:	str	x8, [x21, #64]
 164:	b	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x178>
 168:	mov	x2, sp
 16c:	mov	x0, x20
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 174:	ldr	x8, [x21, #64]
 178:	ldr	x9, [x20]
 17c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 180:	movk	x10, #0xaaab
 184:	sub	x8, x8, x9
 188:	asr	x8, x8, #4
 18c:	mov	w9, #0x86a1                	// #34465
 190:	mul	x8, x8, x10
 194:	movk	w9, #0x1, lsl #16
 198:	cmp	x8, x9
 19c:	b.cs	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x228>  // b.hs, b.nlast
 1a0:	ldr	w9, [sp]
 1a4:	sub	x20, x8, #0x1
 1a8:	cmp	w9, #0xb
 1ac:	b.ne	1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1cc>  // b.any
 1b0:	ldr	x8, [sp, #32]
 1b4:	cbz	x8, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1cc>
 1b8:	mov	x9, sp
 1bc:	add	x0, x9, #0x10
 1c0:	mov	w2, #0x3                   	// #3
 1c4:	mov	x1, x0
 1c8:	blr	x8
 1cc:	stp	x21, x20, [sp]
 1d0:	str	x20, [sp, #16]
 1d4:	ldr	x9, [x19, #368]
 1d8:	ldr	x8, [x19, #352]
 1dc:	sub	x9, x9, #0x18
 1e0:	cmp	x8, x9
 1e4:	b.eq	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x218>  // b.none
 1e8:	ldr	x9, [sp, #16]
 1ec:	ldr	q0, [sp]
 1f0:	str	x9, [x8, #16]
 1f4:	str	q0, [x8]
 1f8:	ldr	x8, [x19, #352]
 1fc:	add	x8, x8, #0x18
 200:	str	x8, [x19, #352]
 204:	ldp	x20, x19, [sp, #80]
 208:	ldr	x21, [sp, #64]
 20c:	ldp	x29, x30, [sp, #48]
 210:	add	sp, sp, #0x60
 214:	ret
 218:	add	x0, x19, #0x130
 21c:	mov	x1, sp
 220:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 224:	b	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x204>
 228:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	mov	w8, #0x1                   	// #1
  14:	stp	x1, x2, [sp, #56]
  18:	str	w8, [sp, #48]
  1c:	ldp	q2, q0, [sp, #64]
  20:	ldr	q1, [sp, #48]
  24:	mov	x19, x0
  28:	add	x20, x0, #0x38
  2c:	stp	q2, q0, [sp, #16]
  30:	str	q1, [sp]
  34:	ldp	x1, x8, [x0, #64]
  38:	cmp	x1, x8
  3c:	b.eq	a0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0xa0>  // b.none
  40:	ldp	q1, q0, [sp, #16]
  44:	ldr	q2, [sp]
  48:	stp	q1, q0, [x1, #16]
  4c:	str	q2, [x1]
  50:	ldr	w8, [sp]
  54:	cmp	w8, #0xb
  58:	b.ne	90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x90>  // b.any
  5c:	str	xzr, [x1, #32]
  60:	ldr	q0, [sp, #16]
  64:	stur	q0, [x29, #-16]
  68:	ldr	q1, [x1, #16]
  6c:	str	q1, [sp, #16]
  70:	str	q0, [x1, #16]
  74:	ldr	x8, [sp, #32]
  78:	str	xzr, [sp, #32]
  7c:	ldr	x9, [x1, #40]
  80:	str	x8, [x1, #32]
  84:	ldr	x8, [sp, #40]
  88:	str	x9, [sp, #40]
  8c:	str	x8, [x1, #40]
  90:	ldr	x8, [x19, #64]
  94:	add	x8, x8, #0x30
  98:	str	x8, [x19, #64]
  9c:	b	b0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0xb0>
  a0:	mov	x2, sp
  a4:	mov	x0, x20
  a8:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb>
  ac:	ldr	x8, [x19, #64]
  b0:	ldr	x9, [x20]
  b4:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b8:	movk	x10, #0xaaab
  bc:	sub	x8, x8, x9
  c0:	asr	x8, x8, #4
  c4:	mov	w9, #0x86a1                	// #34465
  c8:	mul	x8, x8, x10
  cc:	movk	w9, #0x1, lsl #16
  d0:	cmp	x8, x9
  d4:	b.cs	140 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x140>  // b.hs, b.nlast
  d8:	ldr	w9, [sp]
  dc:	sub	x19, x8, #0x1
  e0:	cmp	w9, #0xb
  e4:	b.ne	104 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x104>  // b.any
  e8:	ldr	x8, [sp, #32]
  ec:	cbz	x8, 104 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x104>
  f0:	mov	x9, sp
  f4:	add	x0, x9, #0x10
  f8:	mov	w2, #0x3                   	// #3
  fc:	mov	x1, x0
 100:	blr	x8
 104:	ldr	w8, [sp, #48]
 108:	cmp	w8, #0xb
 10c:	b.ne	12c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x12c>  // b.any
 110:	ldr	x8, [sp, #80]
 114:	cbz	x8, 12c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x12c>
 118:	add	x9, sp, #0x30
 11c:	add	x0, x9, #0x10
 120:	mov	w2, #0x3                   	// #3
 124:	mov	x1, x0
 128:	blr	x8
 12c:	mov	x0, x19
 130:	ldp	x20, x19, [sp, #128]
 134:	ldp	x29, x30, [sp, #112]
 138:	add	sp, sp, #0x90
 13c:	ret
 140:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	ldr	w8, [x0, #152]
  20:	mov	x19, x0
  24:	mov	w0, wzr
  28:	sub	w8, w8, #0x7
  2c:	cmp	w8, #0x11
  30:	b.hi	4ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4ac>  // b.pmore
  34:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  38:	add	x9, x9, #0x0
  3c:	adr	x10, 50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x50>
  40:	ldrh	w11, [x9, x8, lsl #1]
  44:	add	x10, x10, x11, lsl #2
  48:	add	x20, x19, #0x8
  4c:	br	x10
  50:	add	x21, x19, #0xd0
  54:	add	x22, x19, #0x110
  58:	mov	x0, x22
  5c:	mov	x1, x21
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  64:	ldp	x8, x9, [x19, #184]
  68:	cmp	x8, x9
  6c:	b.eq	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x154>  // b.none
  70:	ldr	w8, [x19, #144]
  74:	cmp	w8, #0x2
  78:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x198>  // b.none
  7c:	cmp	w8, #0x1
  80:	b.eq	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1a4>  // b.none
  84:	cbnz	w8, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
  88:	mov	x0, x20
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  90:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
  94:	add	x1, x19, #0xd0
  98:	add	x0, x19, #0x110
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a0:	ldp	x8, x9, [x19, #184]
  a4:	cmp	x8, x9
  a8:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x148>  // b.none
  ac:	ldr	w8, [x19, #144]
  b0:	cmp	w8, #0x2
  b4:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x178>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x184>  // b.none
  c0:	cbnz	w8, 18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
  c4:	mov	x0, x20
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  cc:	b	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
  d0:	add	x1, x19, #0xd0
  d4:	add	x0, x19, #0x110
  d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  dc:	ldp	x8, x9, [x19, #184]
  e0:	cmp	x8, x9
  e4:	b.eq	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x160>  // b.none
  e8:	ldr	w8, [x19, #144]
  ec:	cmp	w8, #0x2
  f0:	b.eq	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x228>  // b.none
  f4:	cmp	w8, #0x1
  f8:	b.eq	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x234>  // b.none
  fc:	cbnz	w8, 23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x23c>
 100:	mov	x0, x20
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 108:	b	23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x23c>
 10c:	add	x1, x19, #0xd0
 110:	add	x0, x19, #0x110
 114:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 118:	ldp	x8, x9, [x19, #184]
 11c:	cmp	x8, x9
 120:	b.eq	16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x16c>  // b.none
 124:	ldr	w8, [x19, #144]
 128:	cmp	w8, #0x2
 12c:	b.eq	2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2f0>  // b.none
 130:	cmp	w8, #0x1
 134:	b.eq	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2fc>  // b.none
 138:	cbnz	w8, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x304>
 13c:	mov	x0, x20
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 144:	b	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x304>
 148:	mov	w8, #0x1b                  	// #27
 14c:	str	w8, [x19, #152]
 150:	b	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
 154:	mov	w8, #0x1b                  	// #27
 158:	str	w8, [x19, #152]
 15c:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
 160:	mov	w8, #0x1b                  	// #27
 164:	str	w8, [x19, #152]
 168:	b	23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x23c>
 16c:	mov	w8, #0x1b                  	// #27
 170:	str	w8, [x19, #152]
 174:	b	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x304>
 178:	mov	x0, x20
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 180:	b	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
 184:	mov	x0, x20
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 18c:	ldr	x21, [x19, #256]
 190:	mov	w8, #0x5                   	// #5
 194:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x244>
 198:	mov	x0, x20
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1a0:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1ac:	ldr	x8, [x19, #272]
 1b0:	mov	x0, x19
 1b4:	ldrb	w23, [x8]
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1bc:	ldr	w8, [x19, #152]
 1c0:	cmp	w8, #0x8
 1c4:	b.ne	4c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4c8>  // b.any
 1c8:	mov	x0, x22
 1cc:	mov	x1, x21
 1d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1d4:	ldp	x8, x9, [x19, #184]
 1d8:	cmp	x8, x9
 1dc:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x210>  // b.none
 1e0:	ldr	w8, [x19, #144]
 1e4:	cmp	w8, #0x2
 1e8:	b.eq	328 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x328>  // b.none
 1ec:	cmp	w8, #0x1
 1f0:	b.eq	348 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x348>  // b.none
 1f4:	cbnz	w8, 330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x330>
 1f8:	mov	x0, x20
 1fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 200:	ldp	x0, x8, [x19, #352]
 204:	cmp	x0, x8
 208:	b.ne	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x33c>  // b.any
 20c:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x35c>
 210:	mov	w8, #0x1b                  	// #27
 214:	str	w8, [x19, #152]
 218:	ldp	x0, x8, [x19, #352]
 21c:	cmp	x0, x8
 220:	b.ne	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x33c>  // b.any
 224:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x35c>
 228:	mov	x0, x20
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 230:	b	23c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x23c>
 234:	mov	x0, x20
 238:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 23c:	ldr	x21, [x19, #256]
 240:	mov	w8, #0x4                   	// #4
 244:	mov	x9, #0xffffffffffffffff    	// #-1
 248:	str	w8, [sp]
 24c:	str	x9, [sp, #8]
 250:	ldp	x1, x8, [x21, #64]
 254:	add	x20, x21, #0x38
 258:	cmp	x1, x8
 25c:	b.eq	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x280>  // b.none
 260:	ldp	q1, q0, [sp, #16]
 264:	ldr	q2, [sp]
 268:	stp	q1, q0, [x1, #16]
 26c:	str	q2, [x1]
 270:	ldr	x8, [x21, #64]
 274:	add	x8, x8, #0x30
 278:	str	x8, [x21, #64]
 27c:	b	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x290>
 280:	mov	x2, sp
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 28c:	ldr	x8, [x21, #64]
 290:	ldr	x9, [x20]
 294:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 298:	movk	x10, #0xaaab
 29c:	sub	x8, x8, x9
 2a0:	asr	x8, x8, #4
 2a4:	mov	w9, #0x86a0                	// #34464
 2a8:	mul	x8, x8, x10
 2ac:	movk	w9, #0x1, lsl #16
 2b0:	cmp	x8, x9
 2b4:	b.hi	4c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4c8>  // b.pmore
 2b8:	ldr	w9, [sp]
 2bc:	sub	x20, x8, #0x1
 2c0:	cmp	w9, #0xb
 2c4:	b.ne	2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2e4>  // b.any
 2c8:	ldr	x8, [sp, #32]
 2cc:	cbz	x8, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2e4>
 2d0:	mov	x9, sp
 2d4:	add	x0, x9, #0x10
 2d8:	mov	w2, #0x3                   	// #3
 2dc:	mov	x1, x0
 2e0:	blr	x8
 2e4:	stp	x21, x20, [sp]
 2e8:	str	x20, [sp, #16]
 2ec:	b	468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x468>
 2f0:	mov	x0, x20
 2f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2f8:	b	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x304>
 2fc:	mov	x0, x20
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 304:	ldr	x8, [x19, #272]
 308:	ldr	x20, [x19, #256]
 30c:	ldrb	w8, [x8]
 310:	mov	x0, x20
 314:	cmp	w8, #0x6e
 318:	cset	w1, eq  // eq = none
 31c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 320:	str	x20, [sp]
 324:	b	464 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x464>
 328:	mov	x0, x20
 32c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 330:	ldp	x0, x8, [x19, #352]
 334:	cmp	x0, x8
 338:	b.eq	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x35c>  // b.none
 33c:	ldr	x22, [x0, #-24]!
 340:	ldp	x20, x24, [x0, #8]
 344:	b	38c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x38c>
 348:	mov	x0, x20
 34c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 350:	ldp	x0, x8, [x19, #352]
 354:	cmp	x0, x8
 358:	b.ne	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x33c>  // b.any
 35c:	ldr	x8, [x19, #376]
 360:	ldur	x8, [x8, #-8]
 364:	ldp	x22, x20, [x8, #480]
 368:	ldr	x24, [x8, #496]
 36c:	bl	0 <_ZdlPv>
 370:	ldr	x8, [x19, #376]
 374:	sub	x9, x8, #0x8
 378:	str	x9, [x19, #376]
 37c:	ldur	x8, [x8, #-8]
 380:	add	x9, x8, #0x1f8
 384:	add	x0, x8, #0x1e0
 388:	stp	x8, x9, [x19, #360]
 38c:	ldr	x25, [x19, #256]
 390:	mov	w8, #0xc                   	// #12
 394:	mov	x9, #0xffffffffffffffff    	// #-1
 398:	str	x0, [x19, #352]
 39c:	str	w8, [sp]
 3a0:	str	x9, [sp, #8]
 3a4:	ldp	x1, x8, [x25, #64]
 3a8:	add	x21, x25, #0x38
 3ac:	cmp	x1, x8
 3b0:	b.eq	3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x3d4>  // b.none
 3b4:	ldp	q1, q0, [sp, #16]
 3b8:	ldr	q2, [sp]
 3bc:	stp	q1, q0, [x1, #16]
 3c0:	str	q2, [x1]
 3c4:	ldr	x8, [x25, #64]
 3c8:	add	x8, x8, #0x30
 3cc:	str	x8, [x25, #64]
 3d0:	b	3e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x3e4>
 3d4:	mov	x2, sp
 3d8:	mov	x0, x21
 3dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3e0:	ldr	x8, [x25, #64]
 3e4:	ldr	x9, [x21]
 3e8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 3ec:	movk	x10, #0xaaab
 3f0:	sub	x8, x8, x9
 3f4:	asr	x8, x8, #4
 3f8:	mov	w9, #0x86a0                	// #34464
 3fc:	mul	x8, x8, x10
 400:	movk	w9, #0x1, lsl #16
 404:	cmp	x8, x9
 408:	b.hi	4c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4c8>  // b.pmore
 40c:	ldr	w9, [sp]
 410:	sub	x21, x8, #0x1
 414:	cmp	w9, #0xb
 418:	b.ne	438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x438>  // b.any
 41c:	ldr	x8, [sp, #32]
 420:	cbz	x8, 438 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x438>
 424:	mov	x9, sp
 428:	add	x0, x9, #0x10
 42c:	mov	w2, #0x3                   	// #3
 430:	mov	x1, x0
 434:	blr	x8
 438:	ldr	x8, [x22, #56]
 43c:	mov	w9, #0x30                  	// #48
 440:	cmp	w23, #0x6e
 444:	cset	w2, eq  // eq = none
 448:	madd	x8, x24, x9, x8
 44c:	str	x21, [x8, #8]
 450:	ldr	x21, [x19, #256]
 454:	mov	x1, x20
 458:	mov	x0, x21
 45c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 460:	str	x21, [sp]
 464:	stp	x0, x0, [sp, #8]
 468:	ldr	x9, [x19, #368]
 46c:	ldr	x8, [x19, #352]
 470:	sub	x9, x9, #0x18
 474:	cmp	x8, x9
 478:	b.eq	49c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x49c>  // b.none
 47c:	ldr	x9, [sp, #16]
 480:	ldr	q0, [sp]
 484:	str	x9, [x8, #16]
 488:	str	q0, [x8]
 48c:	ldr	x8, [x19, #352]
 490:	add	x8, x8, #0x18
 494:	str	x8, [x19, #352]
 498:	b	4a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4a8>
 49c:	add	x0, x19, #0x130
 4a0:	mov	x1, sp
 4a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 4a8:	mov	w0, #0x1                   	// #1
 4ac:	ldp	x20, x19, [sp, #112]
 4b0:	ldp	x22, x21, [sp, #96]
 4b4:	ldp	x24, x23, [sp, #80]
 4b8:	ldr	x25, [sp, #64]
 4bc:	ldp	x29, x30, [sp, #48]
 4c0:	add	sp, sp, #0x80
 4c4:	ret
 4c8:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x24, x23, [sp, #96]
   c:	stp	x22, x21, [sp, #112]
  10:	stp	x20, x19, [sp, #128]
  14:	add	x29, sp, #0x50
  18:	ldr	w8, [x0, #152]
  1c:	mov	x19, x0
  20:	add	x20, x0, #0x8
  24:	cbz	w8, 6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6c>
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  30:	tbz	w0, #0, b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xb0>
  34:	ldr	w8, [x19]
  38:	tbnz	w8, #0, 114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x114>
  3c:	tbz	w8, #3, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x16c>
  40:	ldr	x8, [x19, #272]
  44:	ldr	x9, [x19, #384]
  48:	ldr	x20, [x19, #256]
  4c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  50:	ldrb	w8, [x8]
  54:	adrp	x11, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  58:	add	x10, x10, #0x0
  5c:	add	x11, x11, #0x0
  60:	stp	x9, x8, [sp, #32]
  64:	stp	x11, x10, [sp, #48]
  68:	b	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3cc>
  6c:	add	x1, x19, #0xd0
  70:	add	x0, x19, #0x110
  74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  78:	ldp	x8, x9, [x19, #184]
  7c:	cmp	x8, x9
  80:	b.eq	158 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x158>  // b.none
  84:	ldr	w8, [x19, #144]
  88:	cmp	w8, #0x2
  8c:	b.eq	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x308>  // b.none
  90:	cmp	w8, #0x1
  94:	b.eq	2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2b4>  // b.none
  98:	cbnz	w8, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2bc>
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  a4:	ldr	w8, [x19]
  a8:	tbz	w8, #4, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2c4>
  ac:	b	318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x318>
  b0:	ldr	w8, [x19, #152]
  b4:	sub	w8, w8, #0x4
  b8:	cmp	w8, #0xa
  bc:	b.hi	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2a0>  // b.pmore
  c0:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  c4:	add	x9, x9, #0x0
  c8:	adr	x10, d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xd8>
  cc:	ldrb	w11, [x9, x8]
  d0:	add	x10, x10, x11, lsl #2
  d4:	br	x10
  d8:	add	x1, x19, #0xd0
  dc:	add	x0, x19, #0x110
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  e4:	ldp	x8, x9, [x19, #184]
  e8:	cmp	x8, x9
  ec:	b.eq	450 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x450>  // b.none
  f0:	ldr	w8, [x19, #144]
  f4:	cmp	w8, #0x2
  f8:	b.eq	5b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5b8>  // b.none
  fc:	cmp	w8, #0x1
 100:	b.eq	480 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x480>  // b.none
 104:	cbnz	w8, 5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5c0>
 108:	mov	x0, x20
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 110:	b	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5c0>
 114:	tbz	w8, #3, 194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x194>
 118:	ldr	x8, [x19, #272]
 11c:	ldr	x21, [x19, #384]
 120:	ldr	x20, [x19, #256]
 124:	ldrb	w22, [x8]
 128:	mov	x0, x21
 12c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 130:	ldr	x8, [x0]
 134:	mov	w1, w22
 138:	ldr	x8, [x8, #32]
 13c:	blr	x8
 140:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 144:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 148:	and	x8, x0, #0xff
 14c:	add	x9, x9, #0x0
 150:	add	x10, x10, #0x0
 154:	b	1d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1d0>
 158:	mov	w8, #0x1b                  	// #27
 15c:	str	w8, [x19, #152]
 160:	ldr	w8, [x19]
 164:	tbz	w8, #4, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2c4>
 168:	b	318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x318>
 16c:	ldr	x8, [x19, #272]
 170:	ldr	x20, [x19, #256]
 174:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 178:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 17c:	ldrb	w8, [x8]
 180:	add	x9, x9, #0x0
 184:	add	x10, x10, #0x0
 188:	lsl	w8, w8, #8
 18c:	strh	w8, [sp, #32]
 190:	b	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1d4>
 194:	ldr	x8, [x19, #272]
 198:	ldr	x21, [x19, #384]
 19c:	ldr	x20, [x19, #256]
 1a0:	ldrb	w22, [x8]
 1a4:	mov	x0, x21
 1a8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1ac:	ldr	x8, [x0]
 1b0:	mov	w1, w22
 1b4:	ldr	x8, [x8, #32]
 1b8:	blr	x8
 1bc:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1c0:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1c4:	and	x8, x0, #0xff
 1c8:	add	x9, x9, #0x0
 1cc:	add	x10, x10, #0x0
 1d0:	stp	x21, x8, [sp, #32]
 1d4:	stp	x10, x9, [sp, #48]
 1d8:	b	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3cc>
 1dc:	add	x21, x19, #0xd0
 1e0:	add	x22, x19, #0x110
 1e4:	mov	x0, x22
 1e8:	mov	x1, x21
 1ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1f0:	ldp	x8, x9, [x19, #184]
 1f4:	cmp	x8, x9
 1f8:	b.eq	444 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x444>  // b.none
 1fc:	ldr	w8, [x19, #144]
 200:	cmp	w8, #0x2
 204:	b.eq	48c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x48c>  // b.none
 208:	cmp	w8, #0x1
 20c:	b.eq	474 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x474>  // b.none
 210:	cbnz	w8, 494 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x494>
 214:	mov	x0, x20
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 21c:	b	494 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x494>
 220:	add	x23, x19, #0xd0
 224:	add	x24, x19, #0x110
 228:	mov	x0, x24
 22c:	mov	x1, x23
 230:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 234:	ldp	x8, x9, [x19, #184]
 238:	cmp	x8, x9
 23c:	b.eq	45c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x45c>  // b.none
 240:	ldr	w8, [x19, #144]
 244:	cmp	w8, #0x2
 248:	b.eq	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x644>  // b.none
 24c:	cmp	w8, #0x1
 250:	b.eq	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5a0>  // b.none
 254:	cbnz	w8, 64c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64c>
 258:	mov	x0, x20
 25c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 260:	b	64c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64c>
 264:	add	x1, x19, #0xd0
 268:	add	x0, x19, #0x110
 26c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 270:	ldp	x8, x9, [x19, #184]
 274:	cmp	x8, x9
 278:	b.eq	468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x468>  // b.none
 27c:	ldr	w8, [x19, #144]
 280:	cmp	w8, #0x2
 284:	b.eq	6c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6c0>  // b.none
 288:	cmp	w8, #0x1
 28c:	b.eq	6cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6cc>  // b.none
 290:	cbnz	w8, 6d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6d4>
 294:	mov	x0, x20
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 29c:	b	6d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6d4>
 2a0:	mov	x0, x19
 2a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2a8:	tbnz	w0, #0, 858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 2ac:	mov	w0, wzr
 2b0:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x85c>
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2bc:	ldr	w8, [x19]
 2c0:	tbnz	w8, #4, 318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x318>
 2c4:	tbz	w8, #0, 2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2e8>
 2c8:	tbz	w8, #3, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x35c>
 2cc:	ldr	x20, [x19, #256]
 2d0:	ldr	x8, [x19, #384]
 2d4:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2d8:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2dc:	add	x9, x9, #0x0
 2e0:	add	x10, x10, #0x0
 2e4:	b	3a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3a8>
 2e8:	tbz	w8, #3, 378 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x378>
 2ec:	ldr	x20, [x19, #256]
 2f0:	ldr	x8, [x19, #384]
 2f4:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2f8:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2fc:	add	x9, x9, #0x0
 300:	add	x10, x10, #0x0
 304:	b	3a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3a8>
 308:	mov	x0, x20
 30c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 310:	ldr	w8, [x19]
 314:	tbz	w8, #4, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2c4>
 318:	tbz	w8, #0, 33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x33c>
 31c:	tbz	w8, #3, 390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x390>
 320:	ldr	x20, [x19, #256]
 324:	ldr	x8, [x19, #384]
 328:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 32c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 330:	add	x9, x9, #0x0
 334:	add	x10, x10, #0x0
 338:	b	3a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3a8>
 33c:	tbz	w8, #3, 3b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3b4>
 340:	ldr	x20, [x19, #256]
 344:	ldr	x8, [x19, #384]
 348:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 34c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 350:	add	x9, x9, #0x0
 354:	add	x10, x10, #0x0
 358:	b	3a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3a8>
 35c:	ldr	x20, [x19, #256]
 360:	ldr	x8, [x19, #384]
 364:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 368:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 36c:	add	x9, x9, #0x0
 370:	add	x10, x10, #0x0
 374:	b	3a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3a8>
 378:	ldr	x20, [x19, #256]
 37c:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 380:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 384:	add	x8, x8, #0x0
 388:	add	x9, x9, #0x0
 38c:	b	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3c8>
 390:	ldr	x20, [x19, #256]
 394:	ldr	x8, [x19, #384]
 398:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 39c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3a0:	add	x9, x9, #0x0
 3a4:	add	x10, x10, #0x0
 3a8:	stp	x10, x9, [sp, #48]
 3ac:	str	x8, [sp, #32]
 3b0:	b	3cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3cc>
 3b4:	ldr	x20, [x19, #256]
 3b8:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3bc:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3c0:	add	x8, x8, #0x0
 3c4:	add	x9, x9, #0x0
 3c8:	stp	x9, x8, [sp, #48]
 3cc:	add	x1, sp, #0x20
 3d0:	mov	x0, x20
 3d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3d8:	stp	x20, x0, [sp, #8]
 3dc:	str	x0, [sp, #24]
 3e0:	ldr	x9, [x19, #368]
 3e4:	ldr	x8, [x19, #352]
 3e8:	sub	x9, x9, #0x18
 3ec:	cmp	x8, x9
 3f0:	b.eq	41c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x41c>  // b.none
 3f4:	ldr	x9, [sp, #24]
 3f8:	ldur	q0, [sp, #8]
 3fc:	str	x9, [x8, #16]
 400:	str	q0, [x8]
 404:	ldr	x8, [x19, #352]
 408:	add	x8, x8, #0x18
 40c:	str	x8, [x19, #352]
 410:	ldr	x8, [sp, #48]
 414:	cbnz	x8, 430 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x430>
 418:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 41c:	add	x0, x19, #0x130
 420:	add	x1, sp, #0x8
 424:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 428:	ldr	x8, [sp, #48]
 42c:	cbz	x8, 858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 430:	add	x0, sp, #0x20
 434:	add	x1, sp, #0x20
 438:	mov	w2, #0x3                   	// #3
 43c:	blr	x8
 440:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 444:	mov	w8, #0x1b                  	// #27
 448:	str	w8, [x19, #152]
 44c:	b	494 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x494>
 450:	mov	w8, #0x1b                  	// #27
 454:	str	w8, [x19, #152]
 458:	b	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5c0>
 45c:	mov	w8, #0x1b                  	// #27
 460:	str	w8, [x19, #152]
 464:	b	64c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64c>
 468:	mov	w8, #0x1b                  	// #27
 46c:	str	w8, [x19, #152]
 470:	b	6d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6d4>
 474:	mov	x0, x20
 478:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 47c:	b	494 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x494>
 480:	mov	x0, x20
 484:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 488:	b	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5c0>
 48c:	mov	x0, x20
 490:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 494:	ldr	x24, [x19, #256]
 498:	mov	w8, #0xa                   	// #10
 49c:	mov	x9, #0xffffffffffffffff    	// #-1
 4a0:	str	w8, [sp, #32]
 4a4:	str	x9, [sp, #40]
 4a8:	ldp	x1, x8, [x24, #64]
 4ac:	add	x23, x24, #0x38
 4b0:	cmp	x1, x8
 4b4:	b.eq	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x4d8>  // b.none
 4b8:	ldp	q1, q0, [sp, #48]
 4bc:	ldr	q2, [sp, #32]
 4c0:	stp	q1, q0, [x1, #16]
 4c4:	str	q2, [x1]
 4c8:	ldr	x8, [x24, #64]
 4cc:	add	x8, x8, #0x30
 4d0:	str	x8, [x24, #64]
 4d4:	b	4e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x4e8>
 4d8:	add	x2, sp, #0x20
 4dc:	mov	x0, x23
 4e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 4e4:	ldr	x8, [x24, #64]
 4e8:	ldr	x9, [x23]
 4ec:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 4f0:	movk	x10, #0xaaab
 4f4:	sub	x8, x8, x9
 4f8:	asr	x8, x8, #4
 4fc:	mov	w9, #0x86a1                	// #34465
 500:	mul	x8, x8, x10
 504:	movk	w9, #0x1, lsl #16
 508:	cmp	x8, x9
 50c:	b.cs	884 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x884>  // b.hs, b.nlast
 510:	ldr	w9, [sp, #32]
 514:	sub	x23, x8, #0x1
 518:	cmp	w9, #0xb
 51c:	b.ne	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x53c>  // b.any
 520:	ldr	x8, [sp, #64]
 524:	cbz	x8, 53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x53c>
 528:	add	x9, sp, #0x20
 52c:	add	x0, x9, #0x10
 530:	mov	w2, #0x3                   	// #3
 534:	mov	x1, x0
 538:	blr	x8
 53c:	mov	x0, x19
 540:	stp	x24, x23, [sp, #8]
 544:	str	x23, [sp, #24]
 548:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 54c:	ldr	w8, [x19, #152]
 550:	cmp	w8, #0x8
 554:	b.ne	884 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x884>  // b.any
 558:	mov	x0, x22
 55c:	mov	x1, x21
 560:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 564:	ldp	x8, x9, [x19, #184]
 568:	cmp	x8, x9
 56c:	b.eq	594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x594>  // b.none
 570:	ldr	w8, [x19, #144]
 574:	cmp	w8, #0x2
 578:	b.eq	70c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x70c>  // b.none
 57c:	cmp	w8, #0x1
 580:	b.eq	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5ac>  // b.none
 584:	cbnz	w8, 714 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x714>
 588:	mov	x0, x20
 58c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 590:	b	714 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x714>
 594:	mov	w8, #0x1b                  	// #27
 598:	str	w8, [x19, #152]
 59c:	b	714 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x714>
 5a0:	mov	x0, x20
 5a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5a8:	b	64c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64c>
 5ac:	mov	x0, x20
 5b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5b4:	b	714 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x714>
 5b8:	mov	x0, x20
 5bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5c0:	ldr	x8, [x19, #280]
 5c4:	ldr	x20, [x19, #256]
 5c8:	cbz	x8, 60c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x60c>
 5cc:	mov	x21, xzr
 5d0:	mov	x8, xzr
 5d4:	mov	w22, #0xa                   	// #10
 5d8:	ldr	x9, [x19, #272]
 5dc:	ldr	x0, [x19, #384]
 5e0:	mov	w2, #0xa                   	// #10
 5e4:	mul	x23, x8, x22
 5e8:	ldrb	w1, [x9, x21]
 5ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5f0:	ldr	x8, [x19, #280]
 5f4:	add	x21, x21, #0x1
 5f8:	cmp	x21, x8
 5fc:	add	x8, x23, w0, sxtw
 600:	b.cc	5d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5d8>  // b.lo, b.ul, b.last
 604:	sxtw	x1, w8
 608:	b	610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x610>
 60c:	mov	x1, xzr
 610:	mov	x0, x20
 614:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 618:	stp	x20, x0, [sp, #32]
 61c:	str	x0, [sp, #48]
 620:	ldr	x9, [x19, #368]
 624:	ldr	x8, [x19, #352]
 628:	sub	x9, x9, #0x18
 62c:	cmp	x8, x9
 630:	b.ne	83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x83c>  // b.any
 634:	add	x0, x19, #0x130
 638:	add	x1, sp, #0x20
 63c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 640:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 644:	mov	x0, x20
 648:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 64c:	ldr	x21, [x19, #256]
 650:	mov	x0, x21
 654:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 658:	mov	x22, x0
 65c:	stp	x21, x0, [sp, #32]
 660:	str	x0, [sp, #48]
 664:	mov	x0, x19
 668:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 66c:	ldr	w8, [x19, #152]
 670:	cmp	w8, #0x8
 674:	b.ne	884 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x884>  // b.any
 678:	mov	x0, x24
 67c:	mov	x1, x23
 680:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 684:	ldp	x8, x9, [x19, #184]
 688:	cmp	x8, x9
 68c:	b.eq	6b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6b4>  // b.none
 690:	ldr	w8, [x19, #144]
 694:	cmp	w8, #0x2
 698:	b.eq	7a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7a4>  // b.none
 69c:	cmp	w8, #0x1
 6a0:	b.eq	7b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7b0>  // b.none
 6a4:	cbnz	w8, 7b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7b8>
 6a8:	mov	x0, x20
 6ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6b0:	b	7b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7b8>
 6b4:	mov	w8, #0x1b                  	// #27
 6b8:	str	w8, [x19, #152]
 6bc:	b	7b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7b8>
 6c0:	mov	x0, x20
 6c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6c8:	b	6d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6d4>
 6cc:	mov	x0, x20
 6d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6d4:	ldr	w8, [x19]
 6d8:	tbnz	w8, #0, 6ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6ec>
 6dc:	mov	x0, x19
 6e0:	tbz	w8, #3, 6fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6fc>
 6e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6e8:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 6ec:	mov	x0, x19
 6f0:	tbz	w8, #3, 704 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x704>
 6f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6f8:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 6fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 700:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 704:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 708:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 70c:	mov	x0, x20
 710:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 714:	ldp	x0, x8, [x19, #352]
 718:	cmp	x0, x8
 71c:	b.eq	730 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x730>  // b.none
 720:	ldp	x20, x21, [x0, #-16]
 724:	ldr	x9, [x19, #368]
 728:	sub	x8, x0, #0x18
 72c:	b	75c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x75c>
 730:	ldr	x8, [x19, #376]
 734:	ldur	x8, [x8, #-8]
 738:	ldp	x20, x21, [x8, #488]
 73c:	bl	0 <_ZdlPv>
 740:	ldr	x8, [x19, #376]
 744:	sub	x9, x8, #0x8
 748:	str	x9, [x19, #376]
 74c:	ldur	x8, [x8, #-8]
 750:	add	x9, x8, #0x1f8
 754:	stp	x8, x9, [x19, #360]
 758:	add	x8, x8, #0x1e0
 75c:	str	x8, [x19, #352]
 760:	ldr	x10, [sp, #8]
 764:	ldr	x11, [sp, #24]
 768:	mov	w12, #0x30                  	// #48
 76c:	sub	x9, x9, #0x18
 770:	ldr	x10, [x10, #56]
 774:	cmp	x8, x9
 778:	madd	x9, x11, x12, x10
 77c:	str	x20, [x9, #8]
 780:	str	x21, [sp, #24]
 784:	b.eq	794 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x794>  // b.none
 788:	ldr	x9, [sp, #24]
 78c:	ldur	q0, [sp, #8]
 790:	b	844 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x844>
 794:	add	x0, x19, #0x130
 798:	add	x1, sp, #0x8
 79c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7a0:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 7a4:	mov	x0, x20
 7a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7ac:	b	7b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7b8>
 7b0:	mov	x0, x20
 7b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7b8:	ldp	x0, x8, [x19, #352]
 7bc:	cmp	x0, x8
 7c0:	b.eq	7d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7d0>  // b.none
 7c4:	ldp	x23, x20, [x0, #-16]
 7c8:	sub	x8, x0, #0x18
 7cc:	b	7fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7fc>
 7d0:	ldr	x8, [x19, #376]
 7d4:	ldur	x8, [x8, #-8]
 7d8:	ldp	x23, x20, [x8, #488]
 7dc:	bl	0 <_ZdlPv>
 7e0:	ldr	x8, [x19, #376]
 7e4:	sub	x9, x8, #0x8
 7e8:	str	x9, [x19, #376]
 7ec:	ldur	x8, [x8, #-8]
 7f0:	add	x9, x8, #0x1f8
 7f4:	stp	x8, x9, [x19, #360]
 7f8:	add	x8, x8, #0x1e0
 7fc:	str	x8, [x19, #352]
 800:	ldr	x8, [x21, #56]
 804:	mov	w24, #0x30                  	// #48
 808:	madd	x8, x22, x24, x8
 80c:	str	x23, [x8, #8]
 810:	ldr	x0, [x19, #256]
 814:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 818:	ldr	x8, [x21, #56]
 81c:	madd	x8, x20, x24, x8
 820:	str	x0, [x8, #8]
 824:	str	x0, [sp, #48]
 828:	ldr	x9, [x19, #368]
 82c:	ldr	x8, [x19, #352]
 830:	sub	x9, x9, #0x18
 834:	cmp	x8, x9
 838:	b.eq	874 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x874>  // b.none
 83c:	ldr	x9, [sp, #48]
 840:	ldr	q0, [sp, #32]
 844:	str	x9, [x8, #16]
 848:	str	q0, [x8]
 84c:	ldr	x8, [x19, #352]
 850:	add	x8, x8, #0x18
 854:	str	x8, [x19, #352]
 858:	mov	w0, #0x1                   	// #1
 85c:	ldp	x20, x19, [sp, #128]
 860:	ldp	x22, x21, [sp, #112]
 864:	ldp	x24, x23, [sp, #96]
 868:	ldp	x29, x30, [sp, #80]
 86c:	add	sp, sp, #0x90
 870:	ret
 874:	add	x0, x19, #0x130
 878:	add	x1, sp, #0x20
 87c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 880:	b	858 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x858>
 884:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x28, x27, [sp, #160]
   c:	stp	x26, x25, [sp, #176]
  10:	stp	x24, x23, [sp, #192]
  14:	stp	x22, x21, [sp, #208]
  18:	stp	x20, x19, [sp, #224]
  1c:	add	x29, sp, #0x90
  20:	mov	x20, x0
  24:	mov	x24, x0
  28:	ldr	w25, [x20], #8
  2c:	ldr	w8, [x24, #152]!
  30:	mov	x19, x0
  34:	mov	w0, wzr
  38:	sub	w8, w8, #0xc
  3c:	cmp	w8, #0x9
  40:	b.hi	e9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe9c>  // b.pmore
  44:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  48:	add	x9, x9, #0x0
  4c:	adr	x10, 5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5c>
  50:	ldrh	w11, [x9, x8, lsl #1]
  54:	add	x10, x10, x11, lsl #2
  58:	br	x10
  5c:	add	x26, x19, #0xd0
  60:	add	x22, x19, #0x110
  64:	mov	x0, x22
  68:	mov	x1, x26
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	ldp	x8, x9, [x19, #184]
  74:	cmp	x8, x9
  78:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x178>  // b.none
  7c:	ldr	w8, [x19, #144]
  80:	cmp	w8, #0x2
  84:	b.eq	240 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x240>  // b.none
  88:	cmp	w8, #0x1
  8c:	b.eq	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x228>  // b.none
  90:	cbnz	w8, 248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x248>
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  9c:	b	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x248>
  a0:	add	x21, x19, #0xd0
  a4:	add	x22, x19, #0x110
  a8:	mov	x0, x22
  ac:	mov	x1, x21
  b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  b4:	ldp	x8, x9, [x19, #184]
  b8:	cmp	x8, x9
  bc:	b.eq	16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x16c>  // b.none
  c0:	ldr	w8, [x19, #144]
  c4:	cmp	w8, #0x2
  c8:	b.eq	1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1a8>  // b.none
  cc:	cmp	w8, #0x1
  d0:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x19c>  // b.none
  d4:	cbnz	w8, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
  d8:	mov	x0, x20
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  e0:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
  e4:	add	x21, x19, #0xd0
  e8:	add	x22, x19, #0x110
  ec:	mov	x0, x22
  f0:	mov	x1, x21
  f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  f8:	ldp	x8, x9, [x19, #184]
  fc:	cmp	x8, x9
 100:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x184>  // b.none
 104:	ldr	w8, [x19, #144]
 108:	cmp	w8, #0x2
 10c:	b.eq	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2fc>  // b.none
 110:	cmp	w8, #0x1
 114:	b.eq	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x234>  // b.none
 118:	cbnz	w8, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x304>
 11c:	mov	x0, x20
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 124:	b	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x304>
 128:	add	x21, x19, #0xd0
 12c:	add	x22, x19, #0x110
 130:	mov	x0, x22
 134:	mov	x1, x21
 138:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 13c:	ldp	x8, x9, [x19, #184]
 140:	cmp	x8, x9
 144:	b.eq	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x190>  // b.none
 148:	ldr	w8, [x19, #144]
 14c:	cmp	w8, #0x2
 150:	b.eq	51c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x51c>  // b.none
 154:	cmp	w8, #0x1
 158:	b.eq	37c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x37c>  // b.none
 15c:	cbnz	w8, 524 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x524>
 160:	mov	x0, x20
 164:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 168:	b	524 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x524>
 16c:	mov	w8, #0x1b                  	// #27
 170:	str	w8, [x24]
 174:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
 178:	mov	w8, #0x1b                  	// #27
 17c:	str	w8, [x24]
 180:	b	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x248>
 184:	mov	w8, #0x1b                  	// #27
 188:	str	w8, [x24]
 18c:	b	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x304>
 190:	mov	w8, #0x1b                  	// #27
 194:	str	w8, [x24]
 198:	b	524 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x524>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1a4:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
 1a8:	mov	x0, x20
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1b0:	ldr	x8, [x19, #352]
 1b4:	ldr	x9, [x19, #320]
 1b8:	cmp	x8, x9
 1bc:	b.eq	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.none
 1c0:	tbz	w25, #4, 20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x20c>
 1c4:	ldr	w8, [x24]
 1c8:	cmp	w8, #0x12
 1cc:	b.ne	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x20c>  // b.any
 1d0:	mov	x0, x22
 1d4:	mov	x1, x21
 1d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1dc:	ldp	x8, x9, [x19, #184]
 1e0:	cmp	x8, x9
 1e4:	b.eq	62c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x62c>  // b.none
 1e8:	ldr	w8, [x19, #144]
 1ec:	cmp	w8, #0x2
 1f0:	b.eq	668 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x668>  // b.none
 1f4:	cmp	w8, #0x1
 1f8:	b.eq	65c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x65c>  // b.none
 1fc:	cbnz	w8, 670 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x670>
 200:	mov	x0, x20
 204:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 208:	b	670 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x670>
 20c:	mov	w20, wzr
 210:	ldp	x0, x8, [x19, #352]
 214:	cmp	x0, x8
 218:	b.eq	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x680>  // b.none
 21c:	ldr	x23, [x0, #-24]!
 220:	ldp	x21, x24, [x0, #8]
 224:	b	6b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6b0>
 228:	mov	x0, x20
 22c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 230:	b	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x248>
 234:	mov	x0, x20
 238:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 23c:	b	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x304>
 240:	mov	x0, x20
 244:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 248:	ldr	x8, [x19, #352]
 24c:	ldr	x9, [x19, #320]
 250:	cmp	x8, x9
 254:	b.eq	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.none
 258:	ldr	w8, [x24]
 25c:	cmp	w8, #0x1a
 260:	b.ne	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.any
 264:	mov	x0, x22
 268:	mov	x1, x26
 26c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 270:	ldp	x8, x9, [x19, #184]
 274:	cmp	x8, x9
 278:	b.eq	2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2ac>  // b.none
 27c:	ldr	w8, [x19, #144]
 280:	cmp	w8, #0x2
 284:	b.eq	5a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5a8>  // b.none
 288:	cmp	w8, #0x1
 28c:	b.eq	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x388>  // b.none
 290:	cbnz	w8, 390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x390>
 294:	mov	x0, x20
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 29c:	ldp	x0, x8, [x19, #352]
 2a0:	cmp	x0, x8
 2a4:	b.ne	39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x39c>  // b.any
 2a8:	b	2c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2c0>
 2ac:	mov	w8, #0x1b                  	// #27
 2b0:	str	w8, [x24]
 2b4:	ldp	x0, x8, [x19, #352]
 2b8:	cmp	x0, x8
 2bc:	b.ne	39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x39c>  // b.any
 2c0:	ldr	x8, [x19, #376]
 2c4:	ldur	x8, [x8, #-8]
 2c8:	ldr	x9, [x8, #496]
 2cc:	ldr	q0, [x8, #480]
 2d0:	str	x9, [sp, #80]
 2d4:	str	q0, [sp, #64]
 2d8:	bl	0 <_ZdlPv>
 2dc:	ldr	x8, [x19, #376]
 2e0:	sub	x9, x8, #0x8
 2e4:	str	x9, [x19, #376]
 2e8:	ldur	x8, [x8, #-8]
 2ec:	add	x9, x8, #0x1f8
 2f0:	stp	x8, x9, [x19, #360]
 2f4:	add	x8, x8, #0x1e0
 2f8:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3b0>
 2fc:	mov	x0, x20
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 304:	ldr	x8, [x19, #352]
 308:	ldr	x9, [x19, #320]
 30c:	cmp	x8, x9
 310:	b.eq	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.none
 314:	tbz	w25, #4, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x360>
 318:	ldr	w8, [x24]
 31c:	cmp	w8, #0x12
 320:	b.ne	360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x360>  // b.any
 324:	mov	x0, x22
 328:	mov	x1, x21
 32c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 330:	ldp	x8, x9, [x19, #184]
 334:	cmp	x8, x9
 338:	b.eq	638 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x638>  // b.none
 33c:	ldr	w8, [x19, #144]
 340:	cmp	w8, #0x2
 344:	b.eq	6e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6e8>  // b.none
 348:	cmp	w8, #0x1
 34c:	b.eq	6f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6f4>  // b.none
 350:	cbnz	w8, 6fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6fc>
 354:	mov	x0, x20
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 35c:	b	6fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6fc>
 360:	mov	w20, wzr
 364:	ldp	x0, x8, [x19, #352]
 368:	cmp	x0, x8
 36c:	b.eq	70c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x70c>  // b.none
 370:	ldr	x23, [x0, #-24]!
 374:	ldp	x21, x24, [x0, #8]
 378:	b	73c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x73c>
 37c:	mov	x0, x20
 380:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 384:	b	524 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x524>
 388:	mov	x0, x20
 38c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 390:	ldp	x0, x8, [x19, #352]
 394:	cmp	x0, x8
 398:	b.eq	2c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2c0>  // b.none
 39c:	ldur	x9, [x0, #-8]
 3a0:	ldur	q0, [x0, #-24]
 3a4:	sub	x8, x0, #0x18
 3a8:	str	x9, [sp, #80]
 3ac:	str	q0, [sp, #64]
 3b0:	ldr	x21, [x19, #256]
 3b4:	str	x8, [x19, #352]
 3b8:	mov	w8, #0xa                   	// #10
 3bc:	mov	x9, #0xffffffffffffffff    	// #-1
 3c0:	stur	w8, [x29, #-48]
 3c4:	stur	x9, [x29, #-40]
 3c8:	ldp	x1, x8, [x21, #64]
 3cc:	add	x23, x21, #0x38
 3d0:	cmp	x1, x8
 3d4:	b.eq	3f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3f8>  // b.none
 3d8:	ldp	q1, q0, [x29, #-32]
 3dc:	ldur	q2, [x29, #-48]
 3e0:	stp	q1, q0, [x1, #16]
 3e4:	str	q2, [x1]
 3e8:	ldr	x8, [x21, #64]
 3ec:	add	x8, x8, #0x30
 3f0:	str	x8, [x21, #64]
 3f4:	b	408 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x408>
 3f8:	sub	x2, x29, #0x30
 3fc:	mov	x0, x23
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 404:	ldr	x8, [x21, #64]
 408:	ldr	x9, [x23]
 40c:	mov	w10, #0x86a0                	// #34464
 410:	movk	w10, #0x1, lsl #16
 414:	sub	x8, x8, x9
 418:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 41c:	asr	x8, x8, #4
 420:	movk	x9, #0xaaab
 424:	mul	x8, x8, x9
 428:	cmp	x8, x10
 42c:	b.hi	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.pmore
 430:	ldur	w9, [x29, #-48]
 434:	sub	x23, x8, #0x1
 438:	cmp	w9, #0xb
 43c:	b.ne	45c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x45c>  // b.any
 440:	ldur	x8, [x29, #-16]
 444:	cbz	x8, 45c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x45c>
 448:	sub	x9, x29, #0x30
 44c:	add	x0, x9, #0x10
 450:	mov	w2, #0x3                   	// #3
 454:	mov	x1, x0
 458:	blr	x8
 45c:	stp	x21, x23, [sp, #40]
 460:	str	x23, [sp, #56]
 464:	ldr	x8, [x19, #280]
 468:	cbz	x8, 4fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4fc>
 46c:	mov	x21, xzr
 470:	mov	x28, xzr
 474:	mov	w23, #0xa                   	// #10
 478:	ldr	x8, [x19, #272]
 47c:	ldr	x0, [x19, #384]
 480:	mov	w2, #0xa                   	// #10
 484:	mul	x27, x28, x23
 488:	ldrb	w1, [x8, x21]
 48c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 490:	ldr	x8, [x19, #280]
 494:	add	x21, x21, #0x1
 498:	add	x28, x27, w0, sxtw
 49c:	cmp	x21, x8
 4a0:	b.cc	478 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x478>  // b.lo, b.ul, b.last
 4a4:	ldr	w8, [x24]
 4a8:	sxtw	x27, w28
 4ac:	cmp	w8, #0x19
 4b0:	b.ne	510 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x510>  // b.any
 4b4:	mov	x0, x22
 4b8:	mov	x1, x26
 4bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 4c0:	ldp	x8, x9, [x19, #184]
 4c4:	cmp	x8, x9
 4c8:	b.eq	ecc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xecc>  // b.none
 4cc:	ldr	w8, [x19, #144]
 4d0:	cmp	w8, #0x2
 4d4:	b.eq	610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x610>  // b.none
 4d8:	cmp	w8, #0x1
 4dc:	b.eq	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5c0>  // b.none
 4e0:	cbnz	w8, 5c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5c8>
 4e4:	mov	x0, x20
 4e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 4ec:	ldr	w8, [x24]
 4f0:	cmp	w8, #0x1a
 4f4:	b.eq	5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5d4>  // b.none
 4f8:	b	624 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x624>
 4fc:	mov	x28, xzr
 500:	ldr	w8, [x24]
 504:	sxtw	x27, w28
 508:	cmp	w8, #0x19
 50c:	b.eq	4b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4b4>  // b.none
 510:	mov	x21, xzr
 514:	mov	w23, wzr
 518:	b	958 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x958>
 51c:	mov	x0, x20
 520:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 524:	ldr	x8, [x19, #352]
 528:	ldr	x9, [x19, #320]
 52c:	cmp	x8, x9
 530:	b.eq	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.none
 534:	tbz	w25, #4, 580 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x580>
 538:	ldr	w8, [x24]
 53c:	cmp	w8, #0x12
 540:	b.ne	580 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x580>  // b.any
 544:	mov	x0, x22
 548:	mov	x1, x21
 54c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 550:	ldp	x8, x9, [x19, #184]
 554:	cmp	x8, x9
 558:	b.eq	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x644>  // b.none
 55c:	ldr	w8, [x19, #144]
 560:	cmp	w8, #0x2
 564:	b.eq	828 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x828>  // b.none
 568:	cmp	w8, #0x1
 56c:	b.eq	834 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x834>  // b.none
 570:	cbnz	w8, 83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x83c>
 574:	mov	x0, x20
 578:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 57c:	b	83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x83c>
 580:	mov	w20, wzr
 584:	ldp	x0, x8, [x19, #352]
 588:	cmp	x0, x8
 58c:	b.eq	84c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x84c>  // b.none
 590:	ldur	x9, [x0, #-8]
 594:	ldur	q0, [x0, #-24]
 598:	sub	x8, x0, #0x18
 59c:	stur	x9, [x29, #-32]
 5a0:	stur	q0, [x29, #-48]
 5a4:	b	884 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x884>
 5a8:	mov	x0, x20
 5ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5b0:	ldp	x0, x8, [x19, #352]
 5b4:	cmp	x0, x8
 5b8:	b.ne	39c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x39c>  // b.any
 5bc:	b	2c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2c0>
 5c0:	mov	x0, x20
 5c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5c8:	ldr	w8, [x24]
 5cc:	cmp	w8, #0x1a
 5d0:	b.ne	624 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x624>  // b.any
 5d4:	mov	x0, x22
 5d8:	mov	x1, x26
 5dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 5e0:	ldp	x8, x9, [x19, #184]
 5e4:	cmp	x8, x9
 5e8:	b.eq	650 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x650>  // b.none
 5ec:	ldr	w8, [x19, #144]
 5f0:	cmp	w8, #0x2
 5f4:	b.eq	8f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8f0>  // b.none
 5f8:	cmp	w8, #0x1
 5fc:	b.eq	8e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8e4>  // b.none
 600:	cbnz	w8, 8f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8f8>
 604:	mov	x0, x20
 608:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 60c:	b	8f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8f8>
 610:	mov	x0, x20
 614:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 618:	ldr	w8, [x24]
 61c:	cmp	w8, #0x1a
 620:	b.eq	5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5d4>  // b.none
 624:	mov	w23, #0x1                   	// #1
 628:	b	958 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x958>
 62c:	mov	w8, #0x1b                  	// #27
 630:	str	w8, [x24]
 634:	b	670 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x670>
 638:	mov	w8, #0x1b                  	// #27
 63c:	str	w8, [x24]
 640:	b	6fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6fc>
 644:	mov	w8, #0x1b                  	// #27
 648:	str	w8, [x24]
 64c:	b	83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x83c>
 650:	mov	w8, #0x1b                  	// #27
 654:	str	w8, [x24]
 658:	b	8f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8f8>
 65c:	mov	x0, x20
 660:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 664:	b	670 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x670>
 668:	mov	x0, x20
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 670:	mov	w20, #0x1                   	// #1
 674:	ldp	x0, x8, [x19, #352]
 678:	cmp	x0, x8
 67c:	b.ne	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x21c>  // b.any
 680:	ldr	x8, [x19, #376]
 684:	ldur	x8, [x8, #-8]
 688:	ldp	x23, x21, [x8, #480]
 68c:	ldr	x24, [x8, #496]
 690:	bl	0 <_ZdlPv>
 694:	ldr	x8, [x19, #376]
 698:	sub	x9, x8, #0x8
 69c:	str	x9, [x19, #376]
 6a0:	ldur	x8, [x8, #-8]
 6a4:	add	x9, x8, #0x1f8
 6a8:	add	x0, x8, #0x1e0
 6ac:	stp	x8, x9, [x19, #360]
 6b0:	ldr	x22, [x19, #256]
 6b4:	str	x0, [x19, #352]
 6b8:	mov	x1, #0xffffffffffffffff    	// #-1
 6bc:	mov	x2, x21
 6c0:	mov	x0, x22
 6c4:	mov	w3, w20
 6c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 6cc:	stp	x22, x0, [x29, #-48]
 6d0:	stur	x0, [x29, #-32]
 6d4:	ldr	x8, [x23, #56]
 6d8:	mov	w9, #0x30                  	// #48
 6dc:	madd	x8, x24, x9, x8
 6e0:	str	x0, [x8, #8]
 6e4:	b	8b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8b8>
 6e8:	mov	x0, x20
 6ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 6f0:	b	6fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6fc>
 6f4:	mov	x0, x20
 6f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 6fc:	mov	w20, #0x1                   	// #1
 700:	ldp	x0, x8, [x19, #352]
 704:	cmp	x0, x8
 708:	b.ne	370 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x370>  // b.any
 70c:	ldr	x8, [x19, #376]
 710:	ldur	x8, [x8, #-8]
 714:	ldp	x23, x21, [x8, #480]
 718:	ldr	x24, [x8, #496]
 71c:	bl	0 <_ZdlPv>
 720:	ldr	x8, [x19, #376]
 724:	sub	x9, x8, #0x8
 728:	str	x9, [x19, #376]
 72c:	ldur	x8, [x8, #-8]
 730:	add	x9, x8, #0x1f8
 734:	add	x0, x8, #0x1e0
 738:	stp	x8, x9, [x19, #360]
 73c:	ldr	x25, [x19, #256]
 740:	mov	w8, #0xa                   	// #10
 744:	mov	x9, #0xffffffffffffffff    	// #-1
 748:	str	x0, [x19, #352]
 74c:	stur	w8, [x29, #-48]
 750:	stur	x9, [x29, #-40]
 754:	ldp	x1, x8, [x25, #64]
 758:	add	x22, x25, #0x38
 75c:	cmp	x1, x8
 760:	b.eq	784 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x784>  // b.none
 764:	ldp	q1, q0, [x29, #-32]
 768:	ldur	q2, [x29, #-48]
 76c:	stp	q1, q0, [x1, #16]
 770:	str	q2, [x1]
 774:	ldr	x8, [x25, #64]
 778:	add	x8, x8, #0x30
 77c:	str	x8, [x25, #64]
 780:	b	794 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x794>
 784:	sub	x2, x29, #0x30
 788:	mov	x0, x22
 78c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 790:	ldr	x8, [x25, #64]
 794:	ldr	x9, [x22]
 798:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 79c:	movk	x10, #0xaaab
 7a0:	sub	x8, x8, x9
 7a4:	asr	x8, x8, #4
 7a8:	mov	w9, #0x86a0                	// #34464
 7ac:	mul	x8, x8, x10
 7b0:	movk	w9, #0x1, lsl #16
 7b4:	cmp	x8, x9
 7b8:	b.hi	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.pmore
 7bc:	ldur	w9, [x29, #-48]
 7c0:	sub	x25, x8, #0x1
 7c4:	cmp	w9, #0xb
 7c8:	b.ne	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7e8>  // b.any
 7cc:	ldur	x8, [x29, #-16]
 7d0:	cbz	x8, 7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7e8>
 7d4:	sub	x9, x29, #0x30
 7d8:	add	x0, x9, #0x10
 7dc:	mov	w2, #0x3                   	// #3
 7e0:	mov	x1, x0
 7e4:	blr	x8
 7e8:	ldr	x22, [x19, #256]
 7ec:	mov	x1, #0xffffffffffffffff    	// #-1
 7f0:	mov	x2, x21
 7f4:	mov	w3, w20
 7f8:	mov	x0, x22
 7fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 800:	stp	x22, x0, [x29, #-48]
 804:	ldr	x8, [x23, #56]
 808:	mov	w9, #0x30                  	// #48
 80c:	madd	x8, x24, x9, x8
 810:	str	x25, [x8, #8]
 814:	ldr	x8, [x22, #56]
 818:	madd	x8, x0, x9, x8
 81c:	str	x25, [x8, #8]
 820:	stur	x25, [x29, #-32]
 824:	b	8b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8b8>
 828:	mov	x0, x20
 82c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 830:	b	83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x83c>
 834:	mov	x0, x20
 838:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 83c:	mov	w20, #0x1                   	// #1
 840:	ldp	x0, x8, [x19, #352]
 844:	cmp	x0, x8
 848:	b.ne	590 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x590>  // b.any
 84c:	ldr	x8, [x19, #376]
 850:	ldur	x8, [x8, #-8]
 854:	ldr	x9, [x8, #496]
 858:	ldr	q0, [x8, #480]
 85c:	stur	x9, [x29, #-32]
 860:	stur	q0, [x29, #-48]
 864:	bl	0 <_ZdlPv>
 868:	ldr	x8, [x19, #376]
 86c:	sub	x9, x8, #0x8
 870:	str	x9, [x19, #376]
 874:	ldur	x8, [x8, #-8]
 878:	add	x9, x8, #0x1f8
 87c:	stp	x8, x9, [x19, #360]
 880:	add	x8, x8, #0x1e0
 884:	str	x8, [x19, #352]
 888:	ldr	x0, [x19, #256]
 88c:	ldur	x2, [x29, #-40]
 890:	mov	x1, #0xffffffffffffffff    	// #-1
 894:	mov	w3, w20
 898:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 89c:	ldur	x8, [x29, #-48]
 8a0:	ldur	x9, [x29, #-32]
 8a4:	mov	w10, #0x30                  	// #48
 8a8:	ldr	x8, [x8, #56]
 8ac:	madd	x8, x9, x10, x8
 8b0:	str	x0, [x8, #8]
 8b4:	stur	x0, [x29, #-32]
 8b8:	ldr	x9, [x19, #368]
 8bc:	ldr	x8, [x19, #352]
 8c0:	sub	x9, x9, #0x18
 8c4:	cmp	x8, x9
 8c8:	b.eq	8d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8d8>  // b.none
 8cc:	ldur	x9, [x29, #-32]
 8d0:	ldur	q0, [x29, #-48]
 8d4:	b	e74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe74>
 8d8:	add	x0, x19, #0x130
 8dc:	sub	x1, x29, #0x30
 8e0:	b	e94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe94>
 8e4:	mov	x0, x20
 8e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 8ec:	b	8f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8f8>
 8f0:	mov	x0, x20
 8f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 8f8:	ldr	x8, [x19, #280]
 8fc:	str	x26, [sp, #32]
 900:	cbz	x8, 940 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x940>
 904:	mov	x21, xzr
 908:	mov	x9, xzr
 90c:	mov	w23, #0xa                   	// #10
 910:	ldr	x8, [x19, #272]
 914:	ldr	x0, [x19, #384]
 918:	mov	w2, #0xa                   	// #10
 91c:	mul	x26, x9, x23
 920:	ldrb	w1, [x8, x21]
 924:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 928:	ldr	x8, [x19, #280]
 92c:	add	x21, x21, #0x1
 930:	add	x9, x26, w0, sxtw
 934:	cmp	x21, x8
 938:	b.cc	910 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x910>  // b.lo, b.ul, b.last
 93c:	b	944 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x944>
 940:	mov	x9, xzr
 944:	ldr	w8, [x24]
 948:	ldr	x26, [sp, #32]
 94c:	sxtw	x9, w9
 950:	mov	w23, wzr
 954:	sub	x21, x9, x27
 958:	cmp	w8, #0xd
 95c:	b.ne	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.any
 960:	mov	x0, x22
 964:	mov	x1, x26
 968:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 96c:	ldp	x8, x9, [x19, #184]
 970:	cmp	x8, x9
 974:	b.eq	9a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9a4>  // b.none
 978:	ldr	w8, [x19, #144]
 97c:	cmp	w8, #0x2
 980:	b.eq	a10 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa10>  // b.none
 984:	cmp	w8, #0x1
 988:	b.eq	9b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9b8>  // b.none
 98c:	cbnz	w8, 9c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c0>
 990:	mov	x0, x20
 994:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 998:	lsl	x28, x28, #32
 99c:	tbz	w25, #4, a20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa20>
 9a0:	b	9c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c8>
 9a4:	mov	w8, #0x1b                  	// #27
 9a8:	str	w8, [x24]
 9ac:	lsl	x28, x28, #32
 9b0:	tbz	w25, #4, a20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa20>
 9b4:	b	9c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c8>
 9b8:	mov	x0, x20
 9bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9c0:	lsl	x28, x28, #32
 9c4:	tbz	w25, #4, a20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa20>
 9c8:	ldr	w8, [x24]
 9cc:	cmp	w8, #0x12
 9d0:	b.ne	a20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa20>  // b.any
 9d4:	mov	x0, x22
 9d8:	mov	x1, x26
 9dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 9e0:	ldp	x8, x9, [x19, #184]
 9e4:	cmp	x8, x9
 9e8:	b.eq	a30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa30>  // b.none
 9ec:	ldr	w8, [x19, #144]
 9f0:	cmp	w8, #0x2
 9f4:	b.eq	a3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa3c>  // b.none
 9f8:	cmp	w8, #0x1
 9fc:	b.eq	a48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa48>  // b.none
 a00:	cbnz	w8, a50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa50>
 a04:	mov	x0, x20
 a08:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a0c:	b	a50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa50>
 a10:	mov	x0, x20
 a14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a18:	lsl	x28, x28, #32
 a1c:	tbnz	w25, #4, 9c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c8>
 a20:	mov	w24, wzr
 a24:	cmp	x28, #0x1
 a28:	b.ge	a5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa5c>  // b.tcont
 a2c:	b	a9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa9c>
 a30:	mov	w8, #0x1b                  	// #27
 a34:	str	w8, [x24]
 a38:	b	a50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa50>
 a3c:	mov	x0, x20
 a40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a44:	b	a50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa50>
 a48:	mov	x0, x20
 a4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a50:	mov	w24, #0x1                   	// #1
 a54:	cmp	x28, #0x1
 a58:	b.lt	a9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa9c>  // b.tstop
 a5c:	mov	x20, xzr
 a60:	mov	w22, #0x30                  	// #48
 a64:	sub	x8, x29, #0x30
 a68:	add	x0, sp, #0x40
 a6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a70:	ldr	x8, [sp, #40]
 a74:	ldr	x9, [sp, #56]
 a78:	ldur	x10, [x29, #-40]
 a7c:	add	x20, x20, #0x1
 a80:	ldr	x8, [x8, #56]
 a84:	cmp	x20, x27
 a88:	madd	x8, x9, x22, x8
 a8c:	str	x10, [x8, #8]
 a90:	ldur	x8, [x29, #-32]
 a94:	str	x8, [sp, #56]
 a98:	b.lt	a64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa64>  // b.tstop
 a9c:	tbz	w23, #0, af4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xaf4>
 aa0:	sub	x8, x29, #0x30
 aa4:	add	x0, sp, #0x40
 aa8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 aac:	ldr	x0, [x19, #256]
 ab0:	ldur	x2, [x29, #-40]
 ab4:	mov	x1, #0xffffffffffffffff    	// #-1
 ab8:	mov	w3, w24
 abc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 ac0:	ldur	x8, [x29, #-48]
 ac4:	ldur	x9, [x29, #-32]
 ac8:	mov	w10, #0x30                  	// #48
 acc:	ldr	x8, [x8, #56]
 ad0:	madd	x8, x9, x10, x8
 ad4:	str	x0, [x8, #8]
 ad8:	ldr	x8, [sp, #40]
 adc:	ldr	x9, [sp, #56]
 ae0:	ldr	x8, [x8, #56]
 ae4:	madd	x8, x9, x10, x8
 ae8:	str	x0, [x8, #8]
 aec:	str	x0, [sp, #56]
 af0:	b	e58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe58>
 af4:	tbnz	x21, #63, ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>
 af8:	ldr	x20, [x19, #256]
 afc:	mov	w8, #0xa                   	// #10
 b00:	mov	x9, #0xffffffffffffffff    	// #-1
 b04:	stur	w8, [x29, #-48]
 b08:	stur	x9, [x29, #-40]
 b0c:	ldp	x1, x8, [x20, #64]
 b10:	mov	w23, #0x86a0                	// #34464
 b14:	add	x22, x20, #0x38
 b18:	movk	w23, #0x1, lsl #16
 b1c:	cmp	x1, x8
 b20:	b.eq	b44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb44>  // b.none
 b24:	ldp	q1, q0, [x29, #-32]
 b28:	ldur	q2, [x29, #-48]
 b2c:	stp	q1, q0, [x1, #16]
 b30:	str	q2, [x1]
 b34:	ldr	x8, [x20, #64]
 b38:	add	x8, x8, #0x30
 b3c:	str	x8, [x20, #64]
 b40:	b	b54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb54>
 b44:	sub	x2, x29, #0x30
 b48:	mov	x0, x22
 b4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b50:	ldr	x8, [x20, #64]
 b54:	ldr	x9, [x22]
 b58:	sub	x8, x8, x9
 b5c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 b60:	asr	x8, x8, #4
 b64:	movk	x9, #0xaaab
 b68:	mul	x20, x8, x9
 b6c:	cmp	x20, x23
 b70:	b.hi	ed4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xed4>  // b.pmore
 b74:	ldur	w8, [x29, #-48]
 b78:	cmp	w8, #0xb
 b7c:	b.ne	b9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb9c>  // b.any
 b80:	ldur	x8, [x29, #-16]
 b84:	cbz	x8, b9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb9c>
 b88:	sub	x9, x29, #0x30
 b8c:	add	x0, x9, #0x10
 b90:	mov	w2, #0x3                   	// #3
 b94:	mov	x1, x0
 b98:	blr	x8
 b9c:	sub	x8, x20, #0x1
 ba0:	mov	w0, #0x40                  	// #64
 ba4:	str	x8, [sp, #8]
 ba8:	bl	0 <_Znwm>
 bac:	mov	x20, x0
 bb0:	mov	w0, #0x200                 	// #512
 bb4:	bl	0 <_Znwm>
 bb8:	mov	x10, x20
 bbc:	mov	x22, x0
 bc0:	cmp	x21, #0x0
 bc4:	str	x0, [x10, #24]!
 bc8:	stp	x20, x10, [sp, #24]
 bcc:	b.le	d98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd98>
 bd0:	add	x23, x22, #0x200
 bd4:	mov	x27, x22
 bd8:	str	x22, [sp]
 bdc:	mov	x25, x22
 be0:	ldr	x22, [sp, #8]
 be4:	mov	w20, #0x8                   	// #8
 be8:	mov	x28, x10
 bec:	str	x23, [sp, #16]
 bf0:	b	c20 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc20>
 bf4:	str	x26, [x25], #8
 bf8:	ldr	x8, [sp, #40]
 bfc:	ldr	x10, [sp, #56]
 c00:	mov	w11, #0x30                  	// #48
 c04:	subs	x21, x21, #0x1
 c08:	ldr	x9, [x8, #56]
 c0c:	ldur	x8, [x29, #-32]
 c10:	madd	x10, x10, x11, x9
 c14:	str	x26, [x10, #8]
 c18:	str	x8, [sp, #56]
 c1c:	b.eq	d90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd90>  // b.none
 c20:	sub	x8, x29, #0x30
 c24:	add	x0, sp, #0x40
 c28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c2c:	ldr	x0, [x19, #256]
 c30:	ldur	x1, [x29, #-40]
 c34:	mov	x2, x22
 c38:	mov	w3, w24
 c3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 c40:	sub	x8, x23, #0x8
 c44:	cmp	x8, x25
 c48:	mov	x26, x0
 c4c:	b.ne	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbf4>  // b.any
 c50:	ldr	x9, [sp]
 c54:	ldr	x10, [sp, #16]
 c58:	ldr	x8, [sp, #32]
 c5c:	mov	w22, w24
 c60:	sub	x9, x10, x9
 c64:	sub	x24, x28, x8
 c68:	sub	x8, x25, x27
 c6c:	asr	x9, x9, #3
 c70:	add	x8, x9, x8, asr #3
 c74:	mov	x9, #0x3f                  	// #63
 c78:	add	x8, x8, x24, lsl #3
 c7c:	movk	x9, #0x1000, lsl #48
 c80:	cmp	x8, x9
 c84:	b.eq	ebc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xebc>  // b.none
 c88:	ldr	x8, [sp, #24]
 c8c:	sub	x8, x28, x8
 c90:	sub	x8, x20, x8, asr #3
 c94:	cmp	x8, #0x1
 c98:	b.hi	cdc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcdc>  // b.pmore
 c9c:	asr	x23, x24, #3
 ca0:	add	x27, x23, #0x2
 ca4:	cmp	x20, x27, lsl #1
 ca8:	b.ls	ce8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xce8>  // b.plast
 cac:	ldp	x9, x1, [sp, #24]
 cb0:	sub	x8, x20, x27
 cb4:	lsl	x8, x8, #2
 cb8:	and	x8, x8, #0xfffffffffffffff8
 cbc:	add	x27, x9, x8
 cc0:	cmp	x27, x1
 cc4:	add	x2, x24, #0x8
 cc8:	mov	w24, w22
 ccc:	b.cs	d44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd44>  // b.hs, b.nlast
 cd0:	cbz	x2, d58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd58>
 cd4:	mov	x0, x27
 cd8:	b	d54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd54>
 cdc:	mov	w24, w22
 ce0:	ldr	x22, [sp, #8]
 ce4:	b	d70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd70>
 ce8:	cmp	x20, #0x0
 cec:	csinc	x8, x20, xzr, ne  // ne = any
 cf0:	add	x8, x20, x8
 cf4:	add	x20, x8, #0x2
 cf8:	lsr	x8, x20, #60
 cfc:	cbnz	x8, ec8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xec8>
 d00:	lsl	x0, x20, #3
 d04:	bl	0 <_Znwm>
 d08:	sub	x8, x20, x27
 d0c:	lsl	x8, x8, #2
 d10:	and	x8, x8, #0xfffffffffffffff8
 d14:	mov	x28, x0
 d18:	adds	x2, x24, #0x8
 d1c:	add	x27, x0, x8
 d20:	b.eq	d30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd30>  // b.none
 d24:	ldr	x1, [sp, #32]
 d28:	mov	x0, x27
 d2c:	bl	0 <memmove>
 d30:	ldr	x0, [sp, #24]
 d34:	bl	0 <_ZdlPv>
 d38:	mov	w24, w22
 d3c:	str	x28, [sp, #24]
 d40:	b	d58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd58>
 d44:	cbz	x2, d58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd58>
 d48:	add	x8, x23, #0x1
 d4c:	add	x8, x27, x8, lsl #3
 d50:	sub	x0, x8, x2
 d54:	bl	0 <memmove>
 d58:	ldr	x8, [x27]
 d5c:	ldr	x22, [sp, #8]
 d60:	add	x28, x27, x23, lsl #3
 d64:	str	x27, [sp, #32]
 d68:	add	x8, x8, #0x200
 d6c:	str	x8, [sp, #16]
 d70:	mov	w0, #0x200                 	// #512
 d74:	bl	0 <_Znwm>
 d78:	mov	x27, x0
 d7c:	str	x0, [x28, #8]!
 d80:	str	x26, [x25]
 d84:	add	x23, x0, #0x200
 d88:	mov	x25, x0
 d8c:	b	bf8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbf8>
 d90:	ldr	x22, [sp]
 d94:	b	db0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xdb0>
 d98:	ldr	x9, [sp, #40]
 d9c:	ldr	x8, [sp, #56]
 da0:	mov	x25, x22
 da4:	mov	x27, x22
 da8:	ldr	x9, [x9, #56]
 dac:	mov	x28, x10
 db0:	mov	w10, #0x30                  	// #48
 db4:	madd	x8, x8, x10, x9
 db8:	ldr	x9, [sp, #8]
 dbc:	cmp	x25, x22
 dc0:	str	x9, [x8, #8]
 dc4:	str	x9, [sp, #56]
 dc8:	b.eq	e24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe24>  // b.none
 dcc:	mov	w20, #0x30                  	// #48
 dd0:	b	e08 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe08>
 dd4:	ldr	x9, [x28, #-8]!
 dd8:	ldr	x8, [x8, #56]
 ddc:	mov	x0, x25
 de0:	ldr	x9, [x9, #504]
 de4:	madd	x21, x9, x20, x8
 de8:	bl	0 <_ZdlPv>
 dec:	ldr	x27, [x28]
 df0:	add	x25, x27, #0x1f8
 df4:	ldur	q0, [x21, #8]
 df8:	cmp	x25, x22
 dfc:	ext	v0.16b, v0.16b, v0.16b, #8
 e00:	stur	q0, [x21, #8]
 e04:	b.eq	e24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe24>  // b.none
 e08:	ldr	x8, [x19, #256]
 e0c:	cmp	x25, x27
 e10:	b.eq	dd4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xdd4>  // b.none
 e14:	ldr	x9, [x25, #-8]!
 e18:	ldr	x8, [x8, #56]
 e1c:	madd	x21, x9, x20, x8
 e20:	b	df4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xdf4>
 e24:	ldr	x8, [sp, #24]
 e28:	cbz	x8, e58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe58>
 e2c:	ldr	x9, [sp, #32]
 e30:	add	x8, x28, #0x8
 e34:	cmp	x8, x9
 e38:	b.ls	e50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe50>  // b.plast
 e3c:	sub	x20, x9, #0x8
 e40:	ldr	x0, [x20, #8]!
 e44:	bl	0 <_ZdlPv>
 e48:	cmp	x20, x28
 e4c:	b.cc	e40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe40>  // b.lo, b.ul, b.last
 e50:	ldr	x0, [sp, #24]
 e54:	bl	0 <_ZdlPv>
 e58:	ldr	x9, [x19, #368]
 e5c:	ldr	x8, [x19, #352]
 e60:	sub	x9, x9, #0x18
 e64:	cmp	x8, x9
 e68:	b.eq	e8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe8c>  // b.none
 e6c:	ldr	x9, [sp, #56]
 e70:	ldur	q0, [sp, #40]
 e74:	str	x9, [x8, #16]
 e78:	str	q0, [x8]
 e7c:	ldr	x8, [x19, #352]
 e80:	add	x8, x8, #0x18
 e84:	str	x8, [x19, #352]
 e88:	b	e98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xe98>
 e8c:	add	x0, x19, #0x130
 e90:	add	x1, sp, #0x28
 e94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 e98:	mov	w0, #0x1                   	// #1
 e9c:	ldp	x20, x19, [sp, #224]
 ea0:	ldp	x22, x21, [sp, #208]
 ea4:	ldp	x24, x23, [sp, #192]
 ea8:	ldp	x26, x25, [sp, #176]
 eac:	ldp	x28, x27, [sp, #160]
 eb0:	ldp	x29, x30, [sp, #144]
 eb4:	add	sp, sp, #0xf0
 eb8:	ret
 ebc:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 ec0:	add	x0, x0, #0x0
 ec4:	bl	0 <_ZSt20__throw_length_errorPKc>
 ec8:	bl	0 <_ZSt17__throw_bad_allocv>
 ecc:	mov	w8, #0x1b                  	// #27
 ed0:	str	w8, [x24]
 ed4:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	and	w8, w1, #0x1
  14:	mov	w9, #0x6                   	// #6
  18:	mov	x10, #0xffffffffffffffff    	// #-1
  1c:	str	w9, [sp, #48]
  20:	str	x10, [sp, #56]
  24:	strb	w8, [sp, #72]
  28:	ldr	q1, [sp, #48]
  2c:	ldp	q2, q0, [sp, #64]
  30:	mov	x19, x0
  34:	add	x20, x0, #0x38
  38:	str	q1, [sp]
  3c:	stp	q2, q0, [sp, #16]
  40:	ldp	x1, x8, [x0, #64]
  44:	cmp	x1, x8
  48:	b.eq	ac <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0xac>  // b.none
  4c:	ldp	q1, q0, [sp, #16]
  50:	ldr	q2, [sp]
  54:	stp	q1, q0, [x1, #16]
  58:	str	q2, [x1]
  5c:	ldr	w8, [sp]
  60:	cmp	w8, #0xb
  64:	b.ne	9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x9c>  // b.any
  68:	str	xzr, [x1, #32]
  6c:	ldr	q0, [sp, #16]
  70:	stur	q0, [x29, #-16]
  74:	ldr	q1, [x1, #16]
  78:	str	q1, [sp, #16]
  7c:	str	q0, [x1, #16]
  80:	ldr	x8, [sp, #32]
  84:	str	xzr, [sp, #32]
  88:	ldr	x9, [x1, #40]
  8c:	str	x8, [x1, #32]
  90:	ldr	x8, [sp, #40]
  94:	str	x9, [sp, #40]
  98:	str	x8, [x1, #40]
  9c:	ldr	x8, [x19, #64]
  a0:	add	x8, x8, #0x30
  a4:	str	x8, [x19, #64]
  a8:	b	bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0xbc>
  ac:	mov	x2, sp
  b0:	mov	x0, x20
  b4:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb>
  b8:	ldr	x8, [x19, #64]
  bc:	ldr	x9, [x20]
  c0:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c4:	movk	x10, #0xaaab
  c8:	sub	x8, x8, x9
  cc:	asr	x8, x8, #4
  d0:	mov	w9, #0x86a1                	// #34465
  d4:	mul	x8, x8, x10
  d8:	movk	w9, #0x1, lsl #16
  dc:	cmp	x8, x9
  e0:	b.cs	14c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x14c>  // b.hs, b.nlast
  e4:	ldr	w9, [sp]
  e8:	sub	x19, x8, #0x1
  ec:	cmp	w9, #0xb
  f0:	b.ne	110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x110>  // b.any
  f4:	ldr	x8, [sp, #32]
  f8:	cbz	x8, 110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x110>
  fc:	mov	x9, sp
 100:	add	x0, x9, #0x10
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x8
 110:	ldr	w8, [sp, #48]
 114:	cmp	w8, #0xb
 118:	b.ne	138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x138>  // b.any
 11c:	ldr	x8, [sp, #80]
 120:	cbz	x8, 138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x138>
 124:	add	x9, sp, #0x30
 128:	add	x0, x9, #0x10
 12c:	mov	w2, #0x3                   	// #3
 130:	mov	x1, x0
 134:	blr	x8
 138:	mov	x0, x19
 13c:	ldp	x20, x19, [sp, #128]
 140:	ldp	x29, x30, [sp, #112]
 144:	add	sp, sp, #0x90
 148:	ret
 14c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	mov	w9, #0x7                   	// #7
  14:	and	w8, w2, #0x1
  18:	str	w9, [sp, #48]
  1c:	mov	x9, #0xffffffffffffffff    	// #-1
  20:	stp	x9, x1, [sp, #56]
  24:	strb	w8, [sp, #72]
  28:	ldr	q1, [sp, #48]
  2c:	ldp	q2, q0, [sp, #64]
  30:	mov	x19, x0
  34:	add	x20, x0, #0x38
  38:	str	q1, [sp]
  3c:	stp	q2, q0, [sp, #16]
  40:	ldp	x1, x8, [x0, #64]
  44:	cmp	x1, x8
  48:	b.eq	ac <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0xac>  // b.none
  4c:	ldp	q1, q0, [sp, #16]
  50:	ldr	q2, [sp]
  54:	stp	q1, q0, [x1, #16]
  58:	str	q2, [x1]
  5c:	ldr	w8, [sp]
  60:	cmp	w8, #0xb
  64:	b.ne	9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x9c>  // b.any
  68:	str	xzr, [x1, #32]
  6c:	ldr	q0, [sp, #16]
  70:	stur	q0, [x29, #-16]
  74:	ldr	q1, [x1, #16]
  78:	str	q1, [sp, #16]
  7c:	str	q0, [x1, #16]
  80:	ldr	x8, [sp, #32]
  84:	str	xzr, [sp, #32]
  88:	ldr	x9, [x1, #40]
  8c:	str	x8, [x1, #32]
  90:	ldr	x8, [sp, #40]
  94:	str	x9, [sp, #40]
  98:	str	x8, [x1, #40]
  9c:	ldr	x8, [x19, #64]
  a0:	add	x8, x8, #0x30
  a4:	str	x8, [x19, #64]
  a8:	b	bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0xbc>
  ac:	mov	x2, sp
  b0:	mov	x0, x20
  b4:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb>
  b8:	ldr	x8, [x19, #64]
  bc:	ldr	x9, [x20]
  c0:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c4:	movk	x10, #0xaaab
  c8:	sub	x8, x8, x9
  cc:	asr	x8, x8, #4
  d0:	mov	w9, #0x86a1                	// #34465
  d4:	mul	x8, x8, x10
  d8:	movk	w9, #0x1, lsl #16
  dc:	cmp	x8, x9
  e0:	b.cs	14c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x14c>  // b.hs, b.nlast
  e4:	ldr	w9, [sp]
  e8:	sub	x19, x8, #0x1
  ec:	cmp	w9, #0xb
  f0:	b.ne	110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x110>  // b.any
  f4:	ldr	x8, [sp, #32]
  f8:	cbz	x8, 110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x110>
  fc:	mov	x9, sp
 100:	add	x0, x9, #0x10
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x8
 110:	ldr	w8, [sp, #48]
 114:	cmp	w8, #0xb
 118:	b.ne	138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x138>  // b.any
 11c:	ldr	x8, [sp, #80]
 120:	cbz	x8, 138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x138>
 124:	add	x9, sp, #0x30
 128:	add	x0, x9, #0x10
 12c:	mov	w2, #0x3                   	// #3
 130:	mov	x1, x0
 134:	blr	x8
 138:	mov	x0, x19
 13c:	ldp	x20, x19, [sp, #128]
 140:	ldp	x29, x30, [sp, #112]
 144:	add	sp, sp, #0x90
 148:	ret
 14c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #152]
  14:	mov	x19, x0
  18:	add	x20, x0, #0x8
  1c:	cmp	w8, #0x1
  20:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x7c>  // b.none
  24:	cmp	w8, #0x3
  28:	b.eq	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0xb8>  // b.none
  2c:	cmp	w8, #0x2
  30:	b.ne	100 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x100>  // b.any
  34:	add	x21, x19, #0x110
  38:	add	x1, x19, #0xd0
  3c:	mov	x0, x21
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  44:	ldp	x8, x9, [x19, #184]
  48:	cmp	x8, x9
  4c:	b.eq	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x108>  // b.none
  50:	ldr	w8, [x19, #144]
  54:	cmp	w8, #0x2
  58:	b.eq	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x13c>  // b.none
  5c:	cmp	w8, #0x1
  60:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x184>  // b.none
  64:	cbnz	w8, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x144>
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  70:	ldr	x8, [x19, #280]
  74:	cbnz	x8, 14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x14c>
  78:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
  7c:	add	x1, x19, #0xd0
  80:	add	x0, x19, #0x110
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  88:	ldp	x8, x9, [x19, #184]
  8c:	cmp	x8, x9
  90:	b.eq	11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x11c>  // b.none
  94:	ldr	w8, [x19, #144]
  98:	cmp	w8, #0x2
  9c:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x198>  // b.none
  a0:	cmp	w8, #0x1
  a4:	b.eq	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1a4>  // b.none
  a8:	cbnz	w8, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  b4:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
  b8:	add	x21, x19, #0x110
  bc:	add	x1, x19, #0xd0
  c0:	mov	x0, x21
  c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  c8:	ldp	x8, x9, [x19, #184]
  cc:	cmp	x8, x9
  d0:	b.eq	128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x128>  // b.none
  d4:	ldr	w8, [x19, #144]
  d8:	cmp	w8, #0x2
  dc:	b.eq	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1b4>  // b.none
  e0:	cmp	w8, #0x1
  e4:	b.eq	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1fc>  // b.none
  e8:	cbnz	w8, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1bc>
  ec:	mov	x0, x20
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  f4:	ldr	x8, [x19, #280]
  f8:	cbnz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1c4>
  fc:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 100:	mov	w19, wzr
 104:	b	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x228>
 108:	mov	w8, #0x1b                  	// #27
 10c:	str	w8, [x19, #152]
 110:	ldr	x8, [x19, #280]
 114:	cbnz	x8, 14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x14c>
 118:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 11c:	mov	w8, #0x1b                  	// #27
 120:	str	w8, [x19, #152]
 124:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
 128:	mov	w8, #0x1b                  	// #27
 12c:	str	w8, [x19, #152]
 130:	ldr	x8, [x19, #280]
 134:	cbnz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1c4>
 138:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 13c:	mov	x0, x20
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 144:	ldr	x8, [x19, #280]
 148:	cbz	x8, 20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 14c:	mov	x20, xzr
 150:	mov	x4, xzr
 154:	ldr	x8, [x19, #272]
 158:	ldr	x0, [x19, #384]
 15c:	mov	w2, #0x8                   	// #8
 160:	lsl	x22, x4, #3
 164:	ldrb	w1, [x8, x20]
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 16c:	ldr	x2, [x19, #280]
 170:	add	x20, x20, #0x1
 174:	add	x4, x22, w0, sxtw
 178:	cmp	x20, x2
 17c:	b.cc	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x154>  // b.lo, b.ul, b.last
 180:	b	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x214>
 184:	mov	x0, x20
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 18c:	ldr	x8, [x19, #280]
 190:	cbnz	x8, 14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x14c>
 194:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 198:	mov	x0, x20
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1a0:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1ac:	mov	w19, #0x1                   	// #1
 1b0:	b	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x228>
 1b4:	mov	x0, x20
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1bc:	ldr	x8, [x19, #280]
 1c0:	cbz	x8, 20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 1c4:	mov	x20, xzr
 1c8:	mov	x4, xzr
 1cc:	ldr	x8, [x19, #272]
 1d0:	ldr	x0, [x19, #384]
 1d4:	mov	w2, #0x10                  	// #16
 1d8:	lsl	x22, x4, #4
 1dc:	ldrb	w1, [x8, x20]
 1e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1e4:	ldr	x2, [x19, #280]
 1e8:	add	x20, x20, #0x1
 1ec:	add	x4, x22, w0, sxtw
 1f0:	cmp	x20, x2
 1f4:	b.cc	1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1cc>  // b.lo, b.ul, b.last
 1f8:	b	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x214>
 1fc:	mov	x0, x20
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 204:	ldr	x8, [x19, #280]
 208:	cbnz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1c4>
 20c:	mov	x2, xzr
 210:	mov	w4, wzr
 214:	mov	w3, #0x1                   	// #1
 218:	mov	x0, x21
 21c:	mov	x1, xzr
 220:	mov	w19, #0x1                   	// #1
 224:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 228:	mov	w0, w19
 22c:	ldp	x20, x19, [sp, #32]
 230:	ldp	x22, x21, [sp, #16]
 234:	ldp	x29, x30, [sp], #48
 238:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	ldrb	w8, [x0, #25]
  14:	tbnz	w8, #2, 180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>
  18:	ldr	x8, [x0, #40]
  1c:	mov	x19, x0
  20:	cmp	x8, x1
  24:	b.ls	180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>  // b.plast
  28:	ldp	x8, x9, [x19]
  2c:	cmp	x8, x9
  30:	b.eq	48 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x48>  // b.none
  34:	ldr	x10, [x8], #8
  38:	cmp	x10, x1
  3c:	b.eq	180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>  // b.none
  40:	cmp	x9, x8
  44:	b.ne	34 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x34>  // b.any
  48:	mov	w8, #0x1                   	// #1
  4c:	mov	w9, #0x3                   	// #3
  50:	strb	w8, [x19, #48]
  54:	mov	x8, #0xffffffffffffffff    	// #-1
  58:	str	w9, [sp, #48]
  5c:	stp	x8, x1, [sp, #56]
  60:	ldp	q2, q0, [sp, #64]
  64:	ldr	q1, [sp, #48]
  68:	add	x20, x19, #0x38
  6c:	stp	q2, q0, [sp, #16]
  70:	str	q1, [sp]
  74:	ldp	x1, x8, [x19, #64]
  78:	cmp	x1, x8
  7c:	b.eq	e0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xe0>  // b.none
  80:	ldp	q1, q0, [sp, #16]
  84:	ldr	q2, [sp]
  88:	stp	q1, q0, [x1, #16]
  8c:	str	q2, [x1]
  90:	ldr	w8, [sp]
  94:	cmp	w8, #0xb
  98:	b.ne	d0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xd0>  // b.any
  9c:	str	xzr, [x1, #32]
  a0:	ldr	q0, [sp, #16]
  a4:	stur	q0, [x29, #-16]
  a8:	ldr	q1, [x1, #16]
  ac:	str	q1, [sp, #16]
  b0:	str	q0, [x1, #16]
  b4:	ldr	x8, [sp, #32]
  b8:	str	xzr, [sp, #32]
  bc:	ldr	x9, [x1, #40]
  c0:	str	x8, [x1, #32]
  c4:	ldr	x8, [sp, #40]
  c8:	str	x9, [sp, #40]
  cc:	str	x8, [x1, #40]
  d0:	ldr	x8, [x19, #64]
  d4:	add	x8, x8, #0x30
  d8:	str	x8, [x19, #64]
  dc:	b	f0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xf0>
  e0:	mov	x2, sp
  e4:	mov	x0, x20
  e8:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>
  ec:	ldr	x8, [x19, #64]
  f0:	ldr	x9, [x20]
  f4:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  f8:	movk	x10, #0xaaab
  fc:	sub	x8, x8, x9
 100:	asr	x8, x8, #4
 104:	mov	w9, #0x86a1                	// #34465
 108:	mul	x8, x8, x10
 10c:	movk	w9, #0x1, lsl #16
 110:	cmp	x8, x9
 114:	b.cs	180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>  // b.hs, b.nlast
 118:	ldr	w9, [sp]
 11c:	sub	x19, x8, #0x1
 120:	cmp	w9, #0xb
 124:	b.ne	144 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x144>  // b.any
 128:	ldr	x8, [sp, #32]
 12c:	cbz	x8, 144 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x144>
 130:	mov	x9, sp
 134:	add	x0, x9, #0x10
 138:	mov	w2, #0x3                   	// #3
 13c:	mov	x1, x0
 140:	blr	x8
 144:	ldr	w8, [sp, #48]
 148:	cmp	w8, #0xb
 14c:	b.ne	16c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x16c>  // b.any
 150:	ldr	x8, [sp, #80]
 154:	cbz	x8, 16c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x16c>
 158:	add	x9, sp, #0x30
 15c:	add	x0, x9, #0x10
 160:	mov	w2, #0x3                   	// #3
 164:	mov	x1, x0
 168:	blr	x8
 16c:	mov	x0, x19
 170:	ldp	x20, x19, [sp, #128]
 174:	ldp	x29, x30, [sp, #112]
 178:	add	sp, sp, #0x90
 17c:	ret
 180:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	stp	x28, x27, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	mov	x19, x0
  24:	ldr	x1, [x0, #272]
  28:	ldp	x0, x8, [x0, #384]
  2c:	add	x21, sp, #0x70
  30:	movi	v0.2d, #0x0
  34:	ldrb	w9, [x1]
  38:	ldr	x8, [x8, #48]
  3c:	mov	w3, wzr
  40:	add	x8, x8, x9, lsl #1
  44:	ldrb	w8, [x8, #1]
  48:	stur	wzr, [x21, #95]
  4c:	str	q0, [x21, #80]
  50:	stp	q0, q0, [sp, #160]
  54:	and	w8, w8, #0x1
  58:	stp	q0, q0, [sp, #128]
  5c:	str	q0, [sp, #112]
  60:	str	x0, [sp, #216]
  64:	strb	w8, [sp, #224]
  68:	stur	q0, [x21, #120]
  6c:	stur	q0, [x21, #136]
  70:	ldr	x8, [x19, #280]
  74:	add	x2, x1, x8
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  7c:	tst	x0, #0x1ffff
  80:	b.eq	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x234>  // b.none
  84:	strh	w0, [sp, #208]
  88:	ubfx	x8, x0, #16, #16
  8c:	add	x0, sp, #0x70
  90:	strb	w8, [sp, #210]
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  98:	ldr	q0, [sp, #112]
  9c:	ldr	x20, [x19, #256]
  a0:	ldp	x22, x23, [sp, #144]
  a4:	ldp	x24, x25, [sp, #176]
  a8:	str	q0, [sp, #32]
  ac:	ldr	q0, [sp, #128]
  b0:	ldp	x26, x27, [sp, #192]
  b4:	mov	w0, #0x98                  	// #152
  b8:	stp	xzr, xzr, [sp, #128]
  bc:	str	q0, [sp, #16]
  c0:	ldr	q0, [sp, #160]
  c4:	stp	xzr, xzr, [sp, #112]
  c8:	stp	xzr, xzr, [sp, #144]
  cc:	stp	xzr, xzr, [sp, #168]
  d0:	str	q0, [sp]
  d4:	str	xzr, [sp, #160]
  d8:	stp	xzr, xzr, [sp, #184]
  dc:	str	xzr, [sp, #200]
  e0:	bl	0 <_Znwm>
  e4:	ldr	q0, [sp, #32]
  e8:	ldr	x8, [sp, #256]
  ec:	ldr	q2, [x21, #96]
  f0:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  f4:	str	q0, [x0]
  f8:	ldr	q0, [sp, #16]
  fc:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 100:	stp	x22, x23, [x0, #32]
 104:	stp	x24, x25, [x0, #64]
 108:	str	q0, [x0, #16]
 10c:	ldr	q0, [sp]
 110:	stp	x26, x27, [x0, #80]
 114:	add	x9, x9, #0x0
 118:	add	x10, x10, #0x0
 11c:	str	q0, [x0, #48]
 120:	ldp	q1, q0, [x21, #112]
 124:	str	x8, [x0, #144]
 128:	str	x0, [sp, #56]
 12c:	add	x1, sp, #0x38
 130:	stp	q2, q1, [x0, #96]
 134:	str	q0, [x0, #128]
 138:	mov	x0, x20
 13c:	stp	x10, x9, [sp, #72]
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 144:	stp	x20, x0, [sp, #88]
 148:	str	x0, [sp, #104]
 14c:	ldr	x9, [x19, #368]
 150:	ldr	x8, [x19, #352]
 154:	sub	x9, x9, #0x18
 158:	cmp	x8, x9
 15c:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x21c>  // b.none
 160:	ldr	x9, [sp, #104]
 164:	ldur	q0, [sp, #88]
 168:	str	x9, [x8, #16]
 16c:	str	q0, [x8]
 170:	ldr	x8, [x19, #352]
 174:	add	x8, x8, #0x18
 178:	str	x8, [x19, #352]
 17c:	ldr	x8, [sp, #72]
 180:	cbz	x8, 194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x194>
 184:	add	x0, sp, #0x38
 188:	add	x1, sp, #0x38
 18c:	mov	w2, #0x3                   	// #3
 190:	blr	x8
 194:	ldr	x0, [sp, #184]
 198:	cbz	x0, 1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1a0>
 19c:	bl	0 <_ZdlPv>
 1a0:	ldr	x0, [sp, #160]
 1a4:	cbz	x0, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1ac>
 1a8:	bl	0 <_ZdlPv>
 1ac:	ldp	x19, x20, [sp, #136]
 1b0:	cmp	x19, x20
 1b4:	b.ne	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1fc>  // b.any
 1b8:	cbz	x19, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1c4>
 1bc:	mov	x0, x19
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldr	x0, [sp, #112]
 1c8:	cbz	x0, 1d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1d0>
 1cc:	bl	0 <_ZdlPv>
 1d0:	ldp	x20, x19, [sp, #352]
 1d4:	ldp	x22, x21, [sp, #336]
 1d8:	ldp	x24, x23, [sp, #320]
 1dc:	ldp	x26, x25, [sp, #304]
 1e0:	ldp	x28, x27, [sp, #288]
 1e4:	ldp	x29, x30, [sp, #272]
 1e8:	add	sp, sp, #0x170
 1ec:	ret
 1f0:	add	x19, x19, #0x10
 1f4:	cmp	x19, x20
 1f8:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x210>  // b.none
 1fc:	ldr	x0, [x19], #16
 200:	cmp	x0, x19
 204:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1f0>  // b.none
 208:	bl	0 <_ZdlPv>
 20c:	b	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1f0>
 210:	ldr	x19, [sp, #136]
 214:	cbnz	x19, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1bc>
 218:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1c4>
 21c:	add	x0, x19, #0x130
 220:	add	x1, sp, #0x58
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 228:	ldr	x8, [sp, #72]
 22c:	cbnz	x8, 184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x184>
 230:	b	194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x194>
 234:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x28, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	sp, sp, #0x1c0
  1c:	mov	x19, x0
  20:	ldr	x1, [x0, #272]
  24:	ldp	x0, x8, [x0, #384]
  28:	sub	x21, x29, #0xa0
  2c:	movi	v0.2d, #0x0
  30:	ldrb	w9, [x1]
  34:	ldr	x8, [x8, #48]
  38:	mov	w3, wzr
  3c:	add	x8, x8, x9, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	stur	wzr, [x21, #95]
  48:	stp	q0, q0, [x21, #64]
  4c:	stp	q0, q0, [x21, #32]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x21]
  58:	stp	x0, x0, [x29, #-56]
  5c:	sturb	w8, [x29, #-40]
  60:	stp	q0, q0, [x21, #128]
  64:	ldr	x8, [x19, #280]
  68:	add	x2, x1, x8
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  70:	tst	x0, #0x1ffff
  74:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x208>  // b.none
  78:	sturh	w0, [x29, #-64]
  7c:	ubfx	x8, x0, #16, #16
  80:	sub	x0, x29, #0xa0
  84:	sturb	w8, [x29, #-62]
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  8c:	ldr	q0, [x21]
  90:	ldr	x20, [x19, #256]
  94:	stp	xzr, xzr, [x29, #-160]
  98:	ldur	x22, [x29, #-144]
  9c:	str	q0, [sp, #48]
  a0:	ldur	q0, [x21, #24]
  a4:	ldur	x23, [x29, #-120]
  a8:	stp	xzr, xzr, [x29, #-128]
  ac:	stp	xzr, xzr, [x29, #-144]
  b0:	str	q0, [sp]
  b4:	ldr	q0, [x21, #48]
  b8:	stp	xzr, xzr, [x29, #-112]
  bc:	ldur	x24, [x29, #-96]
  c0:	ldur	x25, [x29, #-72]
  c4:	str	q0, [sp, #16]
  c8:	ldur	q0, [x21, #72]
  cc:	stp	xzr, xzr, [x29, #-80]
  d0:	stp	xzr, xzr, [x29, #-96]
  d4:	ldp	q3, q2, [x21, #96]
  d8:	str	q0, [sp, #32]
  dc:	ldp	q1, q0, [x21, #128]
  e0:	mov	w0, #0xa0                  	// #160
  e4:	stur	q2, [sp, #184]
  e8:	stur	q3, [sp, #168]
  ec:	stur	q0, [sp, #216]
  f0:	stur	q1, [sp, #200]
  f4:	bl	0 <_Znwm>
  f8:	ldr	q0, [sp, #48]
  fc:	ldp	q3, q2, [x21, #96]
 100:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 104:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 108:	str	q0, [x0]
 10c:	ldr	q0, [sp]
 110:	str	x22, [x0, #16]
 114:	str	x23, [x0, #40]
 118:	str	x24, [x0, #64]
 11c:	stur	q0, [x0, #24]
 120:	ldr	q0, [sp, #16]
 124:	str	x25, [x0, #88]
 128:	add	x8, x8, #0x0
 12c:	add	x9, x9, #0x0
 130:	str	q0, [x0, #48]
 134:	ldr	q0, [sp, #32]
 138:	stp	q3, q2, [x0, #96]
 13c:	stur	x0, [x29, #-216]
 140:	sub	x1, x29, #0xd8
 144:	stur	q0, [x0, #72]
 148:	ldp	q1, q0, [x21, #128]
 14c:	stp	xzr, xzr, [sp, #72]
 150:	stp	xzr, xzr, [sp, #88]
 154:	stp	xzr, xzr, [sp, #104]
 158:	stp	q1, q0, [x0, #128]
 15c:	mov	x0, x20
 160:	stp	xzr, xzr, [sp, #120]
 164:	stp	xzr, xzr, [sp, #136]
 168:	stp	xzr, xzr, [sp, #152]
 16c:	stp	x9, x8, [x29, #-200]
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 174:	stp	x20, x0, [x29, #-184]
 178:	stur	x0, [x29, #-168]
 17c:	ldr	x9, [x19, #368]
 180:	ldr	x8, [x19, #352]
 184:	sub	x9, x9, #0x18
 188:	cmp	x8, x9
 18c:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1f0>  // b.none
 190:	ldur	x9, [x29, #-168]
 194:	ldur	q0, [x29, #-184]
 198:	str	x9, [x8, #16]
 19c:	str	q0, [x8]
 1a0:	ldr	x8, [x19, #352]
 1a4:	add	x8, x8, #0x18
 1a8:	str	x8, [x19, #352]
 1ac:	ldur	x8, [x29, #-200]
 1b0:	cbz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1c4>
 1b4:	sub	x0, x29, #0xd8
 1b8:	sub	x1, x29, #0xd8
 1bc:	mov	w2, #0x3                   	// #3
 1c0:	blr	x8
 1c4:	add	x0, sp, #0x48
 1c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1cc:	sub	x0, x29, #0xa0
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1d4:	add	sp, sp, #0x1c0
 1d8:	ldp	x20, x19, [sp, #64]
 1dc:	ldp	x22, x21, [sp, #48]
 1e0:	ldp	x24, x23, [sp, #32]
 1e4:	ldp	x28, x25, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret
 1f0:	add	x0, x19, #0x130
 1f4:	sub	x1, x29, #0xb8
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1fc:	ldur	x8, [x29, #-200]
 200:	cbnz	x8, 1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1b4>
 204:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1c4>
 208:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	stp	x28, x27, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	mov	x19, x0
  24:	ldr	x1, [x0, #272]
  28:	ldp	x0, x8, [x0, #384]
  2c:	add	x21, sp, #0x70
  30:	movi	v0.2d, #0x0
  34:	ldrb	w9, [x1]
  38:	ldr	x8, [x8, #48]
  3c:	mov	w3, #0x1                   	// #1
  40:	add	x8, x8, x9, lsl #1
  44:	ldrb	w8, [x8, #1]
  48:	stur	wzr, [x21, #95]
  4c:	str	q0, [x21, #80]
  50:	stp	q0, q0, [sp, #160]
  54:	and	w8, w8, #0x1
  58:	stp	q0, q0, [sp, #128]
  5c:	str	q0, [sp, #112]
  60:	stp	x0, x0, [sp, #216]
  64:	strb	w8, [sp, #232]
  68:	stp	q0, q0, [x21, #128]
  6c:	ldr	x8, [x19, #280]
  70:	add	x2, x1, x8
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  78:	tst	x0, #0x1ffff
  7c:	b.eq	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x228>  // b.none
  80:	strh	w0, [sp, #208]
  84:	ubfx	x8, x0, #16, #16
  88:	add	x0, sp, #0x70
  8c:	strb	w8, [sp, #210]
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  94:	ldr	q0, [sp, #112]
  98:	ldr	x20, [x19, #256]
  9c:	ldp	x22, x23, [sp, #144]
  a0:	ldp	x24, x25, [sp, #176]
  a4:	str	q0, [sp, #32]
  a8:	ldr	q0, [sp, #128]
  ac:	ldp	x26, x27, [sp, #192]
  b0:	mov	w0, #0xa0                  	// #160
  b4:	stp	xzr, xzr, [sp, #128]
  b8:	str	q0, [sp, #16]
  bc:	ldr	q0, [sp, #160]
  c0:	stp	xzr, xzr, [sp, #112]
  c4:	stp	xzr, xzr, [sp, #144]
  c8:	stp	xzr, xzr, [sp, #168]
  cc:	str	q0, [sp]
  d0:	str	xzr, [sp, #160]
  d4:	stp	xzr, xzr, [sp, #184]
  d8:	str	xzr, [sp, #200]
  dc:	bl	0 <_Znwm>
  e0:	ldr	q0, [sp, #32]
  e4:	ldp	q3, q2, [x21, #96]
  e8:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  ec:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  f0:	str	q0, [x0]
  f4:	ldr	q0, [sp, #16]
  f8:	stp	x22, x23, [x0, #32]
  fc:	stp	x24, x25, [x0, #64]
 100:	stp	x26, x27, [x0, #80]
 104:	str	q0, [x0, #16]
 108:	ldr	q0, [sp]
 10c:	add	x8, x8, #0x0
 110:	add	x9, x9, #0x0
 114:	stp	q3, q2, [x0, #96]
 118:	str	q0, [x0, #48]
 11c:	ldp	q0, q1, [x21, #128]
 120:	str	x0, [sp, #56]
 124:	add	x1, sp, #0x38
 128:	stp	x9, x8, [sp, #72]
 12c:	stp	q0, q1, [x0, #128]
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 138:	stp	x20, x0, [sp, #88]
 13c:	str	x0, [sp, #104]
 140:	ldr	x9, [x19, #368]
 144:	ldr	x8, [x19, #352]
 148:	sub	x9, x9, #0x18
 14c:	cmp	x8, x9
 150:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x210>  // b.none
 154:	ldr	x9, [sp, #104]
 158:	ldur	q0, [sp, #88]
 15c:	str	x9, [x8, #16]
 160:	str	q0, [x8]
 164:	ldr	x8, [x19, #352]
 168:	add	x8, x8, #0x18
 16c:	str	x8, [x19, #352]
 170:	ldr	x8, [sp, #72]
 174:	cbz	x8, 188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x188>
 178:	add	x0, sp, #0x38
 17c:	add	x1, sp, #0x38
 180:	mov	w2, #0x3                   	// #3
 184:	blr	x8
 188:	ldr	x0, [sp, #184]
 18c:	cbz	x0, 194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x194>
 190:	bl	0 <_ZdlPv>
 194:	ldr	x0, [sp, #160]
 198:	cbz	x0, 1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1a0>
 19c:	bl	0 <_ZdlPv>
 1a0:	ldp	x19, x20, [sp, #136]
 1a4:	cmp	x19, x20
 1a8:	b.ne	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1f0>  // b.any
 1ac:	cbz	x19, 1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1b8>
 1b0:	mov	x0, x19
 1b4:	bl	0 <_ZdlPv>
 1b8:	ldr	x0, [sp, #112]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldp	x20, x19, [sp, #352]
 1c8:	ldp	x22, x21, [sp, #336]
 1cc:	ldp	x24, x23, [sp, #320]
 1d0:	ldp	x26, x25, [sp, #304]
 1d4:	ldp	x28, x27, [sp, #288]
 1d8:	ldp	x29, x30, [sp, #272]
 1dc:	add	sp, sp, #0x170
 1e0:	ret
 1e4:	add	x19, x19, #0x10
 1e8:	cmp	x19, x20
 1ec:	b.eq	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x204>  // b.none
 1f0:	ldr	x0, [x19], #16
 1f4:	cmp	x0, x19
 1f8:	b.eq	1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1e4>  // b.none
 1fc:	bl	0 <_ZdlPv>
 200:	b	1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1e4>
 204:	ldr	x19, [sp, #136]
 208:	cbnz	x19, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1b0>
 20c:	b	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1b8>
 210:	add	x0, x19, #0x130
 214:	add	x1, sp, #0x58
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 21c:	ldr	x8, [sp, #72]
 220:	cbnz	x8, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x178>
 224:	b	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x188>
 228:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x28, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	sp, sp, #0x1c0
  1c:	mov	x19, x0
  20:	ldr	x1, [x0, #272]
  24:	ldp	x0, x8, [x0, #384]
  28:	sub	x21, x29, #0xa0
  2c:	movi	v0.2d, #0x0
  30:	ldrb	w9, [x1]
  34:	ldr	x8, [x8, #48]
  38:	mov	w3, #0x1                   	// #1
  3c:	add	x8, x8, x9, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	stur	wzr, [x21, #95]
  48:	stp	q0, q0, [x21, #64]
  4c:	stp	q0, q0, [x21, #32]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x21]
  58:	stp	x0, x0, [x29, #-56]
  5c:	sturb	w8, [x29, #-40]
  60:	stp	q0, q0, [x21, #128]
  64:	ldr	x8, [x19, #280]
  68:	add	x2, x1, x8
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  70:	tst	x0, #0x1ffff
  74:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x208>  // b.none
  78:	sturh	w0, [x29, #-64]
  7c:	ubfx	x8, x0, #16, #16
  80:	sub	x0, x29, #0xa0
  84:	sturb	w8, [x29, #-62]
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  8c:	ldr	q0, [x21]
  90:	ldr	x20, [x19, #256]
  94:	stp	xzr, xzr, [x29, #-160]
  98:	ldur	x22, [x29, #-144]
  9c:	str	q0, [sp, #48]
  a0:	ldur	q0, [x21, #24]
  a4:	ldur	x23, [x29, #-120]
  a8:	stp	xzr, xzr, [x29, #-128]
  ac:	stp	xzr, xzr, [x29, #-144]
  b0:	str	q0, [sp]
  b4:	ldr	q0, [x21, #48]
  b8:	stp	xzr, xzr, [x29, #-112]
  bc:	ldur	x24, [x29, #-96]
  c0:	ldur	x25, [x29, #-72]
  c4:	str	q0, [sp, #16]
  c8:	ldur	q0, [x21, #72]
  cc:	stp	xzr, xzr, [x29, #-80]
  d0:	stp	xzr, xzr, [x29, #-96]
  d4:	ldp	q3, q2, [x21, #96]
  d8:	str	q0, [sp, #32]
  dc:	ldp	q1, q0, [x21, #128]
  e0:	mov	w0, #0xa0                  	// #160
  e4:	stur	q2, [sp, #184]
  e8:	stur	q3, [sp, #168]
  ec:	stur	q0, [sp, #216]
  f0:	stur	q1, [sp, #200]
  f4:	bl	0 <_Znwm>
  f8:	ldr	q0, [sp, #48]
  fc:	ldp	q3, q2, [x21, #96]
 100:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 104:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 108:	str	q0, [x0]
 10c:	ldr	q0, [sp]
 110:	str	x22, [x0, #16]
 114:	str	x23, [x0, #40]
 118:	str	x24, [x0, #64]
 11c:	stur	q0, [x0, #24]
 120:	ldr	q0, [sp, #16]
 124:	str	x25, [x0, #88]
 128:	add	x8, x8, #0x0
 12c:	add	x9, x9, #0x0
 130:	str	q0, [x0, #48]
 134:	ldr	q0, [sp, #32]
 138:	stp	q3, q2, [x0, #96]
 13c:	stur	x0, [x29, #-216]
 140:	sub	x1, x29, #0xd8
 144:	stur	q0, [x0, #72]
 148:	ldp	q1, q0, [x21, #128]
 14c:	stp	xzr, xzr, [sp, #72]
 150:	stp	xzr, xzr, [sp, #88]
 154:	stp	xzr, xzr, [sp, #104]
 158:	stp	q1, q0, [x0, #128]
 15c:	mov	x0, x20
 160:	stp	xzr, xzr, [sp, #120]
 164:	stp	xzr, xzr, [sp, #136]
 168:	stp	xzr, xzr, [sp, #152]
 16c:	stp	x9, x8, [x29, #-200]
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 174:	stp	x20, x0, [x29, #-184]
 178:	stur	x0, [x29, #-168]
 17c:	ldr	x9, [x19, #368]
 180:	ldr	x8, [x19, #352]
 184:	sub	x9, x9, #0x18
 188:	cmp	x8, x9
 18c:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1f0>  // b.none
 190:	ldur	x9, [x29, #-168]
 194:	ldur	q0, [x29, #-184]
 198:	str	x9, [x8, #16]
 19c:	str	q0, [x8]
 1a0:	ldr	x8, [x19, #352]
 1a4:	add	x8, x8, #0x18
 1a8:	str	x8, [x19, #352]
 1ac:	ldur	x8, [x29, #-200]
 1b0:	cbz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1c4>
 1b4:	sub	x0, x29, #0xd8
 1b8:	sub	x1, x29, #0xd8
 1bc:	mov	w2, #0x3                   	// #3
 1c0:	blr	x8
 1c4:	add	x0, sp, #0x48
 1c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1cc:	sub	x0, x29, #0xa0
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1d4:	add	sp, sp, #0x1c0
 1d8:	ldp	x20, x19, [sp, #64]
 1dc:	ldp	x22, x21, [sp, #48]
 1e0:	ldp	x24, x23, [sp, #32]
 1e4:	ldp	x28, x25, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret
 1f0:	add	x0, x19, #0x130
 1f4:	sub	x1, x29, #0xb8
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1fc:	ldur	x8, [x29, #-200]
 200:	cbnz	x8, 1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1b4>
 204:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1c4>
 208:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #152]
  10:	mov	x19, x0
  14:	add	x20, x0, #0x8
  18:	cmp	w8, #0x9
  1c:	b.eq	70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x70>  // b.none
  20:	cmp	w8, #0xa
  24:	b.ne	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xb8>  // b.any
  28:	add	x1, x19, #0xd0
  2c:	add	x0, x19, #0x110
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  34:	ldp	x8, x9, [x19, #184]
  38:	cmp	x8, x9
  3c:	b.eq	c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xc8>  // b.none
  40:	ldr	w8, [x19, #144]
  44:	cmp	w8, #0x2
  48:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x124>  // b.none
  4c:	cmp	w8, #0x1
  50:	b.eq	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x13c>  // b.none
  54:	cbnz	w8, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x144>
  58:	mov	x0, x20
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  60:	mov	w1, #0x1                   	// #1
  64:	ldr	w8, [x19]
  68:	tbnz	w8, #0, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xf4>
  6c:	b	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x168>
  70:	add	x1, x19, #0xd0
  74:	add	x0, x19, #0x110
  78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  7c:	ldp	x8, x9, [x19, #184]
  80:	cmp	x8, x9
  84:	b.eq	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xe0>  // b.none
  88:	ldr	w8, [x19, #144]
  8c:	cmp	w8, #0x2
  90:	b.eq	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x154>  // b.none
  94:	cmp	w8, #0x1
  98:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x198>  // b.none
  9c:	cbnz	w8, 15c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x15c>
  a0:	mov	x0, x20
  a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  a8:	mov	w1, wzr
  ac:	ldr	w8, [x19]
  b0:	tbnz	w8, #0, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xf4>
  b4:	b	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x168>
  b8:	mov	w0, wzr
  bc:	ldp	x20, x19, [sp, #16]
  c0:	ldp	x29, x30, [sp], #32
  c4:	ret
  c8:	mov	w8, #0x1b                  	// #27
  cc:	str	w8, [x19, #152]
  d0:	mov	w1, #0x1                   	// #1
  d4:	ldr	w8, [x19]
  d8:	tbnz	w8, #0, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xf4>
  dc:	b	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x168>
  e0:	mov	w8, #0x1b                  	// #27
  e4:	mov	w1, wzr
  e8:	str	w8, [x19, #152]
  ec:	ldr	w8, [x19]
  f0:	tbz	w8, #0, 168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x168>
  f4:	mov	x0, x19
  f8:	tbz	w8, #3, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x110>
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 100:	mov	w0, #0x1                   	// #1
 104:	ldp	x20, x19, [sp, #16]
 108:	ldp	x29, x30, [sp], #32
 10c:	ret
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 114:	mov	w0, #0x1                   	// #1
 118:	ldp	x20, x19, [sp, #16]
 11c:	ldp	x29, x30, [sp], #32
 120:	ret
 124:	mov	x0, x20
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 12c:	mov	w1, #0x1                   	// #1
 130:	ldr	w8, [x19]
 134:	tbnz	w8, #0, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xf4>
 138:	b	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x168>
 13c:	mov	x0, x20
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 144:	mov	w1, #0x1                   	// #1
 148:	ldr	w8, [x19]
 14c:	tbz	w8, #0, 168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x168>
 150:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xf4>
 154:	mov	x0, x20
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 15c:	mov	w1, wzr
 160:	ldr	w8, [x19]
 164:	tbnz	w8, #0, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xf4>
 168:	mov	x0, x19
 16c:	tbz	w8, #3, 184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x184>
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 174:	mov	w0, #0x1                   	// #1
 178:	ldp	x20, x19, [sp, #16]
 17c:	ldp	x29, x30, [sp], #32
 180:	ret
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 188:	mov	w0, #0x1                   	// #1
 18c:	ldp	x20, x19, [sp, #16]
 190:	ldp	x29, x30, [sp], #32
 194:	ret
 198:	mov	x0, x20
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 1a0:	mov	w1, wzr
 1a4:	ldr	w8, [x19]
 1a8:	tbnz	w8, #0, f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xf4>
 1ac:	b	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x168>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #128]
   8:	stp	x20, x19, [sp, #144]
   c:	add	x29, sp, #0x80
  10:	mov	w8, #0xb                   	// #11
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	str	w8, [sp, #48]
  1c:	str	x9, [sp, #56]
  20:	ldp	x8, x9, [x1, #16]
  24:	str	xzr, [x1, #16]
  28:	ldr	q0, [x1]
  2c:	ldr	q1, [sp, #48]
  30:	stp	x8, x9, [sp, #80]
  34:	ldr	q2, [sp, #80]
  38:	str	q0, [sp, #64]
  3c:	stp	q1, q0, [sp]
  40:	mov	x19, x0
  44:	str	q2, [sp, #32]
  48:	ldr	x10, [sp, #40]
  4c:	stp	x8, x9, [sp, #32]
  50:	add	x20, x0, #0x38
  54:	stp	xzr, x10, [sp, #80]
  58:	ldp	x1, x8, [x0, #64]
  5c:	cmp	x1, x8
  60:	b.eq	c4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xc4>  // b.none
  64:	ldp	q1, q0, [sp, #16]
  68:	ldr	q2, [sp]
  6c:	stp	q1, q0, [x1, #16]
  70:	str	q2, [x1]
  74:	ldr	w8, [sp]
  78:	cmp	w8, #0xb
  7c:	b.ne	b4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xb4>  // b.any
  80:	str	xzr, [x1, #32]
  84:	ldr	q0, [sp, #16]
  88:	stur	q0, [x29, #-32]
  8c:	ldr	q1, [x1, #16]
  90:	str	q1, [sp, #16]
  94:	str	q0, [x1, #16]
  98:	ldr	x8, [sp, #32]
  9c:	str	xzr, [sp, #32]
  a0:	ldr	x9, [x1, #40]
  a4:	str	x8, [x1, #32]
  a8:	ldr	x8, [sp, #40]
  ac:	str	x9, [sp, #40]
  b0:	str	x8, [x1, #40]
  b4:	ldr	x8, [x19, #64]
  b8:	add	x8, x8, #0x30
  bc:	str	x8, [x19, #64]
  c0:	b	d4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xd4>
  c4:	mov	x2, sp
  c8:	mov	x0, x20
  cc:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  d0:	ldr	x8, [x19, #64]
  d4:	ldr	x9, [x20]
  d8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  dc:	movk	x10, #0xaaab
  e0:	sub	x8, x8, x9
  e4:	asr	x8, x8, #4
  e8:	mov	w9, #0x86a1                	// #34465
  ec:	mul	x8, x8, x10
  f0:	movk	w9, #0x1, lsl #16
  f4:	cmp	x8, x9
  f8:	b.cs	164 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x164>  // b.hs, b.nlast
  fc:	ldr	w9, [sp]
 100:	sub	x19, x8, #0x1
 104:	cmp	w9, #0xb
 108:	b.ne	128 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x128>  // b.any
 10c:	ldr	x8, [sp, #32]
 110:	cbz	x8, 128 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x128>
 114:	mov	x9, sp
 118:	add	x0, x9, #0x10
 11c:	mov	w2, #0x3                   	// #3
 120:	mov	x1, x0
 124:	blr	x8
 128:	ldr	w8, [sp, #48]
 12c:	cmp	w8, #0xb
 130:	b.ne	150 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x150>  // b.any
 134:	ldr	x8, [sp, #80]
 138:	cbz	x8, 150 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x150>
 13c:	add	x9, sp, #0x30
 140:	add	x0, x9, #0x10
 144:	mov	w2, #0x3                   	// #3
 148:	mov	x1, x0
 14c:	blr	x8
 150:	mov	x0, x19
 154:	ldp	x20, x19, [sp, #144]
 158:	ldp	x29, x30, [sp, #128]
 15c:	add	sp, sp, #0xa0
 160:	ret
 164:	bl	0 <abort>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	ldrb	w8, [x1]
  14:	ldr	x9, [x9]
  18:	ldarb	w10, [x9]
  1c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldr	x9, [x9]
  24:	tbz	w10, #0, 40 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x40>
  28:	ldrb	w9, [x9]
  2c:	ldp	x29, x30, [sp, #16]
  30:	cmp	w9, w8
  34:	cset	w0, ne  // ne = any
  38:	add	sp, sp, #0x20
  3c:	ret
  40:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x0, [x0]
  48:	stur	w8, [x29, #-4]
  4c:	bl	0 <__cxa_guard_acquire>
  50:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  54:	ldr	x9, [x9]
  58:	ldur	w8, [x29, #-4]
  5c:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  60:	strb	wzr, [x9]
  64:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  68:	ldr	x0, [x0]
  6c:	bl	0 <__cxa_guard_release>
  70:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  74:	ldr	x9, [x9]
  78:	ldur	w8, [x29, #-4]
  7c:	b	28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x28>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldrb	w8, [x1]
  20:	strb	w8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	ldrb	w8, [x1]
  14:	ldr	x9, [x9]
  18:	ldarb	w10, [x9]
  1c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldr	x9, [x9]
  24:	tbz	w10, #0, 40 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x40>
  28:	ldrb	w9, [x9]
  2c:	ldp	x29, x30, [sp, #16]
  30:	cmp	w9, w8
  34:	cset	w0, ne  // ne = any
  38:	add	sp, sp, #0x20
  3c:	ret
  40:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x0, [x0]
  48:	stur	w8, [x29, #-4]
  4c:	bl	0 <__cxa_guard_acquire>
  50:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  54:	ldr	x9, [x9]
  58:	ldur	w8, [x29, #-4]
  5c:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  60:	strb	wzr, [x9]
  64:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  68:	ldr	x0, [x0]
  6c:	bl	0 <__cxa_guard_release>
  70:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  74:	ldr	x9, [x9]
  78:	ldur	w8, [x29, #-4]
  7c:	b	28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x28>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  14:	ldrb	w19, [x1]
  18:	ldr	x8, [x8]
  1c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldarb	w8, [x8]
  24:	ldr	x20, [x20]
  28:	tbz	w8, #0, 60 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x60>
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w19
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	ldrb	w8, [x20]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	cmp	w8, w0, uxtb
  54:	cset	w0, ne  // ne = any
  58:	add	sp, sp, #0x30
  5c:	ret
  60:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  64:	ldr	x8, [x8]
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	bl	0 <__cxa_guard_acquire>
  74:	mov	w8, w0
  78:	ldr	x0, [sp, #8]
  7c:	cbz	w8, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  80:	ldr	x0, [x0]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0]
  8c:	mov	w1, wzr
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	strb	w0, [x20]
  9c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  a0:	ldr	x0, [x0]
  a4:	bl	0 <__cxa_guard_release>
  a8:	ldr	x0, [sp, #8]
  ac:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  14:	ldrb	w19, [x1]
  18:	ldr	x8, [x8]
  1c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldarb	w8, [x8]
  24:	ldr	x20, [x20]
  28:	tbz	w8, #0, 60 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x60>
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w19
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	ldrb	w8, [x20]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	cmp	w8, w0, uxtb
  54:	cset	w0, ne  // ne = any
  58:	add	sp, sp, #0x30
  5c:	ret
  60:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  64:	ldr	x8, [x8]
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	bl	0 <__cxa_guard_acquire>
  74:	mov	w8, w0
  78:	ldr	x0, [sp, #8]
  7c:	cbz	w8, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  80:	ldr	x0, [x0]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0]
  8c:	mov	w1, wzr
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	strb	w0, [x20]
  9c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  a0:	ldr	x0, [x0]
  a4:	bl	0 <__cxa_guard_release>
  a8:	ldr	x0, [sp, #8]
  ac:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	cmp	w8, #0xa
   8:	cset	w9, ne  // ne = any
   c:	cmp	w8, #0xd
  10:	cset	w8, ne  // ne = any
  14:	and	w0, w8, w9
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldrb	w8, [x1]
  20:	strb	w8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	cmp	w8, #0xa
   8:	cset	w9, ne  // ne = any
   c:	cmp	w8, #0xd
  10:	cset	w8, ne  // ne = any
  14:	and	w0, w8, w9
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w20
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	ldr	x8, [x19]
  30:	and	w20, w0, #0xff
  34:	mov	x0, x8
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x8, [x0]
  40:	mov	w1, #0xa                   	// #10
  44:	ldr	x8, [x8, #32]
  48:	blr	x8
  4c:	ldr	x8, [x19]
  50:	mov	w19, w0
  54:	mov	x0, x8
  58:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  5c:	ldr	x8, [x0]
  60:	mov	w1, #0xd                   	// #13
  64:	ldr	x8, [x8, #32]
  68:	blr	x8
  6c:	cmp	w20, w19, uxtb
  70:	cset	w8, ne  // ne = any
  74:	cmp	w20, w0, uxtb
  78:	ldp	x20, x19, [sp, #16]
  7c:	cset	w9, ne  // ne = any
  80:	and	w0, w8, w9
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w20
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	ldr	x8, [x19]
  30:	and	w20, w0, #0xff
  34:	mov	x0, x8
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x8, [x0]
  40:	mov	w1, #0xa                   	// #10
  44:	ldr	x8, [x8, #32]
  48:	blr	x8
  4c:	ldr	x8, [x19]
  50:	mov	w19, w0
  54:	mov	x0, x8
  58:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  5c:	ldr	x8, [x0]
  60:	mov	w1, #0xd                   	// #13
  64:	ldr	x8, [x8, #32]
  68:	blr	x8
  6c:	cmp	w20, w19, uxtb
  70:	cset	w8, ne  // ne = any
  74:	cmp	w20, w0, uxtb
  78:	ldp	x20, x19, [sp, #16]
  7c:	cset	w9, ne  // ne = any
  80:	and	w0, w8, w9
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldrb	w9, [x0, #1]
   8:	cmp	w9, w8
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldrh	w8, [x1]
  20:	strh	w8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldrb	w9, [x0, #8]
   8:	cmp	w9, w8
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	q0, [x1]
  20:	str	q0, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w20, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w19, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w19
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	cmp	w20, w0, uxtb
  30:	ldp	x20, x19, [sp, #16]
  34:	cset	w0, eq  // eq = none
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	q0, [x1]
  20:	str	q0, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w20, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w19, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w19
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	cmp	w20, w0, uxtb
  30:	ldp	x20, x19, [sp, #16]
  34:	cset	w0, eq  // eq = none
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	q0, [x1]
  20:	str	q0, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE5valueEci:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>:
   0:	sub	sp, sp, #0x1f0
   4:	stp	x29, x30, [sp, #416]
   8:	stp	x28, x25, [sp, #432]
   c:	stp	x24, x23, [sp, #448]
  10:	stp	x22, x21, [sp, #464]
  14:	stp	x20, x19, [sp, #480]
  18:	add	x29, sp, #0x1a0
  1c:	mov	x8, sp
  20:	mov	w19, w2
  24:	mov	w2, w1
  28:	add	x24, x8, #0x10
  2c:	mov	x0, sp
  30:	mov	w1, #0x1                   	// #1
  34:	str	x24, [sp]
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  3c:	add	x25, sp, #0x20
  40:	add	x0, x25, #0x78
  44:	bl	0 <_ZNSt8ios_baseC2Ev>
  48:	adrp	x8, 0 <_ZTVSt9basic_iosIcSt11char_traitsIcEE>
  4c:	ldr	x8, [x8]
  50:	strh	wzr, [sp, #376]
  54:	adrp	x23, 0 <_ZTTNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  58:	ldr	x23, [x23]
  5c:	movi	v0.2d, #0x0
  60:	add	x8, x8, #0x10
  64:	str	x8, [sp, #152]
  68:	ldp	x21, x22, [x23, #8]
  6c:	str	xzr, [sp, #368]
  70:	stp	q0, q0, [sp, #384]
  74:	mov	x1, xzr
  78:	str	x21, [sp, #32]
  7c:	ldur	x8, [x21, #-24]
  80:	str	x22, [x25, x8]
  84:	ldr	x8, [sp, #32]
  88:	str	xzr, [sp, #40]
  8c:	ldur	x8, [x8, #-24]
  90:	add	x0, x25, x8
  94:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
  98:	adrp	x8, 0 <_ZTVNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  9c:	ldr	x8, [x8]
  a0:	add	x20, x25, #0x10
  a4:	mov	x1, sp
  a8:	mov	w2, #0x8                   	// #8
  ac:	add	x9, x8, #0x18
  b0:	add	x8, x8, #0x40
  b4:	mov	x0, x20
  b8:	str	x9, [sp, #32]
  bc:	str	x8, [sp, #152]
  c0:	bl	0 <_ZNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEC2ERKNS_12basic_stringIcS2_S3_EESt13_Ios_Openmode>
  c4:	ldr	x8, [sp, #32]
  c8:	mov	x1, x20
  cc:	ldur	x8, [x8, #-24]
  d0:	add	x0, x25, x8
  d4:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
  d8:	ldr	x0, [sp]
  dc:	cmp	x0, x24
  e0:	b.eq	e8 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0xe8>  // b.none
  e4:	bl	0 <_ZdlPv>
  e8:	cmp	w19, #0x8
  ec:	b.eq	100 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x100>  // b.none
  f0:	cmp	w19, #0x10
  f4:	b.ne	128 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x128>  // b.any
  f8:	mov	w8, #0x8                   	// #8
  fc:	b	104 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x104>
 100:	mov	w8, #0x40                  	// #64
 104:	ldr	x9, [sp, #32]
 108:	add	x10, sp, #0x20
 10c:	mov	w11, #0xffffffb5            	// #-75
 110:	ldur	x9, [x9, #-24]
 114:	add	x9, x10, x9
 118:	ldr	w10, [x9, #24]
 11c:	and	w10, w10, w11
 120:	orr	w8, w10, w8
 124:	str	w8, [x9, #24]
 128:	add	x0, sp, #0x20
 12c:	mov	x1, sp
 130:	add	x20, sp, #0x20
 134:	bl	0 <_ZNSi10_M_extractIlEERSiRT_>
 138:	ldr	x8, [sp, #32]
 13c:	ldr	x10, [x23]
 140:	ldr	x11, [x23, #24]
 144:	mov	w12, #0x5                   	// #5
 148:	ldur	x8, [x8, #-24]
 14c:	ldr	w9, [sp]
 150:	add	x8, x20, x8
 154:	ldr	w8, [x8, #32]
 158:	str	x10, [sp, #32]
 15c:	ldur	x10, [x10, #-24]
 160:	tst	w8, w12
 164:	adrp	x8, 0 <_ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE>
 168:	str	x11, [x20, x10]
 16c:	ldr	x0, [sp, #120]
 170:	ldr	x8, [x8]
 174:	csinv	w19, w9, wzr, eq  // eq = none
 178:	add	x9, x20, #0x68
 17c:	cmp	x0, x9
 180:	add	x8, x8, #0x10
 184:	str	x8, [sp, #48]
 188:	b.eq	190 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x190>  // b.none
 18c:	bl	0 <_ZdlPv>
 190:	adrp	x8, 0 <_ZTVSt15basic_streambufIcSt11char_traitsIcEE>
 194:	ldr	x8, [x8]
 198:	add	x0, x20, #0x48
 19c:	add	x8, x8, #0x10
 1a0:	str	x8, [sp, #48]
 1a4:	bl	0 <_ZNSt6localeD1Ev>
 1a8:	str	x21, [sp, #32]
 1ac:	ldur	x8, [x21, #-24]
 1b0:	add	x0, x20, #0x78
 1b4:	str	x22, [x20, x8]
 1b8:	str	xzr, [sp, #40]
 1bc:	bl	0 <_ZNSt8ios_baseD2Ev>
 1c0:	mov	w0, w19
 1c4:	ldp	x20, x19, [sp, #480]
 1c8:	ldp	x22, x21, [sp, #464]
 1cc:	ldp	x24, x23, [sp, #448]
 1d0:	ldp	x28, x25, [sp, #432]
 1d4:	ldp	x29, x30, [sp, #416]
 1d8:	add	sp, sp, #0x1f0
 1dc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x8, x9, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #104]
  24:	mov	w20, w2
  28:	add	x2, x8, x9
  2c:	mov	x1, x8
  30:	mov	w3, wzr
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  38:	mov	x22, x0
  3c:	tst	w22, #0xffff
  40:	b.ne	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x48>  // b.any
  44:	tbz	w22, #16, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1c8>
  48:	tbz	w20, #0, 6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x6c>
  4c:	ldp	x23, x8, [x19, #80]
  50:	cmp	x23, x8
  54:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x88>  // b.none
  58:	str	w22, [x23]
  5c:	ldr	x8, [x19, #80]
  60:	add	x8, x8, #0x4
  64:	str	x8, [x19, #80]
  68:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  6c:	ldrh	w8, [x19, #96]
  70:	ldrb	w9, [x19, #98]
  74:	orr	w8, w8, w22
  78:	orr	w9, w9, w22, lsr #16
  7c:	strh	w8, [x19, #96]
  80:	strb	w9, [x19, #98]
  84:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  88:	ldr	x20, [x19, #72]
  8c:	mov	x9, #0x7ffffffffffffffc    	// #9223372036854775804
  90:	sub	x8, x23, x20
  94:	cmp	x8, x9
  98:	b.eq	1cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1cc>  // b.none
  9c:	asr	x25, x8, #2
  a0:	cmp	x8, #0x0
  a4:	csinc	x8, x25, xzr, ne  // ne = any
  a8:	adds	x8, x8, x25
  ac:	lsr	x10, x8, #61
  b0:	cset	w9, cs  // cs = hs, nlast
  b4:	cmp	x10, #0x0
  b8:	cset	w10, ne  // ne = any
  bc:	orr	w9, w9, w10
  c0:	cmp	w9, #0x0
  c4:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  c8:	csel	x24, x9, x8, ne  // ne = any
  cc:	cbz	x24, f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0xf0>
  d0:	lsl	x0, x24, #2
  d4:	bl	0 <_Znwm>
  d8:	mov	x21, x0
  dc:	subs	x9, x23, x20
  e0:	mov	x8, x21
  e4:	str	w22, [x21, x25, lsl #2]
  e8:	b.ne	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x104>  // b.any
  ec:	b	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>
  f0:	mov	x21, xzr
  f4:	subs	x9, x23, x20
  f8:	mov	x8, x21
  fc:	str	w22, [x21, x25, lsl #2]
 100:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 104:	sub	x10, x9, #0x4
 108:	cmp	x10, #0x1c
 10c:	mov	x8, x21
 110:	mov	x9, x20
 114:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 118:	and	x8, x10, #0xfffffffffffffffc
 11c:	add	x8, x8, #0x4
 120:	add	x9, x20, x8
 124:	cmp	x21, x9
 128:	b.cs	140 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x140>  // b.hs, b.nlast
 12c:	add	x8, x21, x8
 130:	cmp	x20, x8
 134:	mov	x8, x21
 138:	mov	x9, x20
 13c:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 140:	lsr	x8, x10, #2
 144:	add	x10, x8, #0x1
 148:	and	x11, x10, #0x7ffffffffffffff8
 14c:	lsl	x9, x11, #2
 150:	add	x12, x20, #0x10
 154:	add	x8, x21, x9
 158:	add	x9, x20, x9
 15c:	add	x13, x21, #0x10
 160:	mov	x14, x11
 164:	ldp	q0, q1, [x12, #-16]
 168:	add	x12, x12, #0x20
 16c:	subs	x14, x14, #0x8
 170:	stp	q0, q1, [x13, #-16]
 174:	add	x13, x13, #0x20
 178:	b.ne	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x164>  // b.any
 17c:	cmp	x10, x11
 180:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 184:	ldr	w10, [x9], #4
 188:	cmp	x23, x9
 18c:	str	w10, [x8], #4
 190:	b.ne	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.any
 194:	add	x22, x8, #0x4
 198:	cbz	x20, 1a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1a4>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZdlPv>
 1a4:	add	x8, x21, x24, lsl #2
 1a8:	stp	x21, x22, [x19, #72]
 1ac:	str	x8, [x19, #88]
 1b0:	ldp	x20, x19, [sp, #64]
 1b4:	ldp	x22, x21, [sp, #48]
 1b8:	ldp	x24, x23, [sp, #32]
 1bc:	ldr	x25, [sp, #16]
 1c0:	ldp	x29, x30, [sp], #80
 1c4:	ret
 1c8:	bl	0 <abort>
 1cc:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
 1d0:	add	x0, x0, #0x0
 1d4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x1ac>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x198>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x114>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xfc>  // b.none
  d4:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xfc>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	sub	x9, x8, x21
  ec:	add	x9, x20, x9
  f0:	cmp	x9, x8
  f4:	b.ne	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>  // b.any
  f8:	b	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x114>
  fc:	mov	x8, x21
 100:	sub	x9, x8, x21
 104:	add	x9, x20, x9
 108:	cmp	x9, x8
 10c:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x114>  // b.none
 110:	str	x9, [x19, #8]
 114:	mov	x20, xzr
 118:	mov	w21, #0x1                   	// #1
 11c:	b	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x138>
 120:	ldr	x10, [x8]
 124:	bic	x9, x10, x9
 128:	add	x20, x20, #0x1
 12c:	cmp	x20, #0x100
 130:	str	x9, [x8]
 134:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x184>  // b.none
 138:	mov	x0, sp
 13c:	str	x19, [sp]
 140:	strb	w20, [sp, #8]
 144:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 148:	ldrb	w9, [x19, #112]
 14c:	lsr	x8, x20, #3
 150:	and	x8, x8, #0x1ffffffffffffff8
 154:	and	w10, w0, #0x1
 158:	add	x8, x19, x8
 15c:	add	x8, x8, #0x78
 160:	cmp	w9, w10
 164:	lsl	x9, x21, x20
 168:	b.eq	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x120>  // b.none
 16c:	ldr	x10, [x8]
 170:	orr	x9, x10, x9
 174:	add	x20, x20, #0x1
 178:	cmp	x20, #0x100
 17c:	str	x9, [x8]
 180:	b.ne	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x138>  // b.any
 184:	ldp	x20, x19, [sp, #48]
 188:	ldr	x21, [sp, #32]
 18c:	ldp	x29, x30, [sp, #16]
 190:	add	sp, sp, #0x40
 194:	ret
 198:	ldr	x21, [x19, #8]
 19c:	add	x20, x8, #0x1
 1a0:	cmp	x21, x20
 1a4:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x114>  // b.none
 1a8:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xcc>
 1ac:	mov	x21, x20
 1b0:	add	x20, x8, #0x1
 1b4:	cmp	x21, x20
 1b8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x114>  // b.none
 1bc:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xcc>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	w19, w3
  24:	mov	x20, x2
  28:	mov	x21, x1
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	mov	x8, sp
  34:	cmp	x21, x20
  38:	add	x25, x8, #0x10
  3c:	stp	x25, xzr, [sp]
  40:	strb	wzr, [sp, #16]
  44:	b.eq	100 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x100>  // b.none
  48:	mov	x22, x0
  4c:	mov	w26, #0xf                   	// #15
  50:	b	70 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x70>
  54:	strb	w23, [x8, x24]
  58:	ldr	x8, [sp]
  5c:	add	x21, x21, #0x1
  60:	cmp	x20, x21
  64:	str	x27, [sp, #8]
  68:	strb	wzr, [x8, x27]
  6c:	b.eq	100 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x100>  // b.none
  70:	ldr	x8, [x22]
  74:	ldrb	w1, [x21]
  78:	mov	x0, x22
  7c:	ldr	x8, [x8, #32]
  80:	blr	x8
  84:	add	x24, x22, w0, uxtb
  88:	ldrb	w23, [x24, #313]
  8c:	cbnz	w23, c4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xc4>
  90:	ldr	x8, [x22]
  94:	mov	w1, w0
  98:	mov	x0, x22
  9c:	mov	w2, wzr
  a0:	ldr	x8, [x8, #64]
  a4:	blr	x8
  a8:	tst	w0, #0xff
  ac:	b.eq	c0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xc0>  // b.none
  b0:	mov	w23, w0
  b4:	add	x8, x24, #0x139
  b8:	strb	w0, [x8]
  bc:	b	c4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xc4>
  c0:	mov	w23, wzr
  c4:	ldp	x8, x24, [sp]
  c8:	ldr	x9, [sp, #16]
  cc:	cmp	x8, x25
  d0:	add	x27, x24, #0x1
  d4:	csel	x9, x26, x9, eq  // eq = none
  d8:	cmp	x27, x9
  dc:	b.ls	54 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x54>  // b.plast
  e0:	mov	x0, sp
  e4:	mov	w4, #0x1                   	// #1
  e8:	mov	x1, x24
  ec:	mov	x2, xzr
  f0:	mov	x3, xzr
  f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  f8:	ldr	x8, [sp]
  fc:	b	54 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x54>
 100:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 104:	add	x1, x1, #0x0
 108:	mov	x0, sp
 10c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 110:	adrp	x20, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 114:	ldr	x20, [x20]
 118:	cbz	w0, 2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 11c:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 120:	add	x1, x1, #0x0
 124:	mov	x0, sp
 128:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 12c:	cbz	w0, 250 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x250>
 130:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 134:	add	x1, x1, #0x0
 138:	mov	x0, sp
 13c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 140:	cbz	w0, 258 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x258>
 144:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 148:	add	x1, x1, #0x0
 14c:	mov	x0, sp
 150:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 154:	cbz	w0, 260 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x260>
 158:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 15c:	add	x1, x1, #0x0
 160:	mov	x0, sp
 164:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 168:	cbz	w0, 268 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x268>
 16c:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 170:	add	x1, x1, #0x0
 174:	mov	x0, sp
 178:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 17c:	cbz	w0, 270 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x270>
 180:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 184:	add	x1, x1, #0x0
 188:	mov	x0, sp
 18c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 190:	cbz	w0, 278 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x278>
 194:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 198:	add	x1, x1, #0x0
 19c:	mov	x0, sp
 1a0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1a4:	cbz	w0, 280 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x280>
 1a8:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1ac:	add	x1, x1, #0x0
 1b0:	mov	x0, sp
 1b4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1b8:	cbz	w0, 288 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x288>
 1bc:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1c0:	add	x1, x1, #0x0
 1c4:	mov	x0, sp
 1c8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1cc:	cbz	w0, 290 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x290>
 1d0:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1d4:	add	x1, x1, #0x0
 1d8:	mov	x0, sp
 1dc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1e0:	cbz	w0, 298 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x298>
 1e4:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1e8:	add	x1, x1, #0x0
 1ec:	mov	x0, sp
 1f0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1f4:	cbz	w0, 2a0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2a0>
 1f8:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1fc:	add	x1, x1, #0x0
 200:	mov	x0, sp
 204:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 208:	cbz	w0, 2a8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2a8>
 20c:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 210:	add	x1, x1, #0x0
 214:	mov	x0, sp
 218:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 21c:	cbz	w0, 2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 220:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 224:	add	x1, x1, #0x0
 228:	mov	x0, sp
 22c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 230:	cbz	w0, 2b8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b8>
 234:	mov	w19, wzr
 238:	mov	w21, wzr
 23c:	mov	w20, wzr
 240:	ldr	x0, [sp]
 244:	cmp	x0, x25
 248:	b.ne	304 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x304>  // b.any
 24c:	b	308 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x308>
 250:	add	x20, x20, #0x10
 254:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 258:	add	x20, x20, #0x20
 25c:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 260:	add	x20, x20, #0x30
 264:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 268:	add	x20, x20, #0x40
 26c:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 270:	add	x20, x20, #0x50
 274:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 278:	add	x20, x20, #0x60
 27c:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 280:	add	x20, x20, #0x70
 284:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 288:	add	x20, x20, #0x80
 28c:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 290:	add	x20, x20, #0x90
 294:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 298:	add	x20, x20, #0xa0
 29c:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 2a0:	add	x20, x20, #0xb0
 2a4:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 2a8:	add	x20, x20, #0xc0
 2ac:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 2b0:	add	x20, x20, #0xd0
 2b4:	b	2bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2bc>
 2b8:	add	x20, x20, #0xe0
 2bc:	tbz	w19, #0, 2e8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2e8>
 2c0:	ldrb	w8, [x20, #9]
 2c4:	tst	w8, #0x3
 2c8:	b.eq	2e8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2e8>  // b.none
 2cc:	mov	w19, wzr
 2d0:	mov	w20, wzr
 2d4:	mov	w21, #0x400                 	// #1024
 2d8:	ldr	x0, [sp]
 2dc:	cmp	x0, x25
 2e0:	b.ne	304 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x304>  // b.any
 2e4:	b	308 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x308>
 2e8:	ldr	w8, [x20, #8]
 2ec:	and	w19, w8, #0xff000000
 2f0:	and	w20, w8, #0xff0000
 2f4:	and	w21, w8, #0xffff
 2f8:	ldr	x0, [sp]
 2fc:	cmp	x0, x25
 300:	b.eq	308 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x308>  // b.none
 304:	bl	0 <_ZdlPv>
 308:	orr	w8, w21, w19
 30c:	orr	w0, w8, w20
 310:	ldp	x20, x19, [sp, #112]
 314:	ldp	x22, x21, [sp, #96]
 318:	ldp	x24, x23, [sp, #80]
 31c:	ldp	x26, x25, [sp, #64]
 320:	ldr	x27, [sp, #48]
 324:	ldp	x29, x30, [sp, #32]
 328:	add	sp, sp, #0x80
 32c:	ret

Disassembly of section .text._ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_:

0000000000000000 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	sub	x8, x1, x0
  18:	cmp	x8, #0x11
  1c:	b.lt	128 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x128>  // b.tstop
  20:	mov	x20, x1
  24:	mov	x19, x0
  28:	mov	x21, x2
  2c:	add	x23, x0, #0x1
  30:	cbz	x21, 13c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x13c>
  34:	lsr	x8, x8, #1
  38:	ldrb	w9, [x19, #1]
  3c:	ldrb	w11, [x19, x8]
  40:	ldurb	w10, [x20, #-1]
  44:	sub	x21, x21, #0x1
  48:	cmp	w9, w11
  4c:	b.cs	60 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x60>  // b.hs, b.nlast
  50:	cmp	w11, w10
  54:	b.cs	70 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x70>  // b.hs, b.nlast
  58:	ldrb	w9, [x19]
  5c:	b	ac <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xac>
  60:	cmp	w9, w10
  64:	b.cs	94 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x94>  // b.hs, b.nlast
  68:	ldrb	w8, [x19]
  6c:	b	88 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x88>
  70:	ldrb	w8, [x19]
  74:	cmp	w9, w10
  78:	b.cs	88 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x88>  // b.hs, b.nlast
  7c:	strb	w10, [x19]
  80:	sturb	w8, [x20, #-1]
  84:	b	b4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xb4>
  88:	strb	w9, [x19]
  8c:	strb	w8, [x19, #1]
  90:	b	b4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xb4>
  94:	ldrb	w9, [x19]
  98:	cmp	w11, w10
  9c:	b.cs	ac <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xac>  // b.hs, b.nlast
  a0:	strb	w10, [x19]
  a4:	sturb	w9, [x20, #-1]
  a8:	b	b4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xb4>
  ac:	strb	w11, [x19]
  b0:	strb	w9, [x19, x8]
  b4:	mov	x8, x20
  b8:	mov	x22, x23
  bc:	ldrb	w9, [x22]
  c0:	ldrb	w10, [x19]
  c4:	cmp	w9, w10
  c8:	b.cc	e8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xe8>  // b.lo, b.ul, b.last
  cc:	b	f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xf4>
  d0:	strb	w11, [x22], #1
  d4:	strb	w9, [x8]
  d8:	ldrb	w9, [x22]
  dc:	ldrb	w10, [x19]
  e0:	cmp	w9, w10
  e4:	b.cs	f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xf4>  // b.hs, b.nlast
  e8:	ldrb	w9, [x22, #1]!
  ec:	cmp	w9, w10
  f0:	b.cc	e8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xe8>  // b.lo, b.ul, b.last
  f4:	ldrb	w11, [x8, #-1]!
  f8:	cmp	w10, w11
  fc:	b.cc	f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xf4>  // b.lo, b.ul, b.last
 100:	cmp	x8, x22
 104:	b.hi	d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd0>  // b.pmore
 108:	mov	x0, x22
 10c:	mov	x1, x20
 110:	mov	x2, x21
 114:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 118:	sub	x8, x22, x19
 11c:	cmp	x8, #0x10
 120:	mov	x20, x22
 124:	b.gt	30 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x30>
 128:	ldp	x20, x19, [sp, #48]
 12c:	ldp	x22, x21, [sp, #32]
 130:	ldr	x23, [sp, #16]
 134:	ldp	x29, x30, [sp], #64
 138:	ret
 13c:	mov	x0, x19
 140:	mov	x1, x20
 144:	mov	x2, x20
 148:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 14c:	b	160 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x160>
 150:	mov	x11, x10
 154:	cmp	x9, #0x2
 158:	strb	w8, [x19, x11]
 15c:	b.lt	128 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x128>  // b.tstop
 160:	ldrb	w8, [x20, #-1]!
 164:	ldrb	w13, [x19]
 168:	sub	x9, x20, x19
 16c:	sub	x11, x9, #0x1
 170:	cmp	x11, #0x0
 174:	csel	x10, x9, x11, lt  // lt = tstop
 178:	subs	x12, x9, #0x2
 17c:	strb	w13, [x20]
 180:	b.le	1c8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1c8>
 184:	mov	x14, xzr
 188:	asr	x13, x10, #1
 18c:	lsl	x10, x14, #1
 190:	mov	w15, #0x1                   	// #1
 194:	add	x10, x10, #0x2
 198:	bfi	x15, x14, #1, #63
 19c:	ldrb	w16, [x19, x10]
 1a0:	ldrb	w17, [x19, x15]
 1a4:	cmp	w16, w17
 1a8:	csel	x10, x15, x10, cc  // cc = lo, ul, last
 1ac:	ldrb	w15, [x19, x10]
 1b0:	cmp	x10, x13
 1b4:	strb	w15, [x19, x14]
 1b8:	mov	x14, x10
 1bc:	b.lt	18c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x18c>  // b.tstop
 1c0:	tbz	w9, #0, 1d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1d0>
 1c4:	b	1f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1f4>
 1c8:	mov	x10, xzr
 1cc:	tbnz	w9, #0, 1f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1f4>
 1d0:	cmp	x12, #0x0
 1d4:	csel	x11, x11, x12, lt  // lt = tstop
 1d8:	cmp	x10, x11, asr #1
 1dc:	b.ne	1f4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1f4>  // b.any
 1e0:	mov	w11, #0x1                   	// #1
 1e4:	bfi	x11, x10, #1, #63
 1e8:	ldrb	w12, [x19, x11]
 1ec:	strb	w12, [x19, x10]
 1f0:	mov	x10, x11
 1f4:	cmp	x10, #0x1
 1f8:	b.lt	150 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x150>  // b.tstop
 1fc:	sub	x11, x10, #0x1
 200:	cmp	x11, #0x0
 204:	csel	x11, x10, x11, lt  // lt = tstop
 208:	asr	x11, x11, #1
 20c:	ldrb	w12, [x19, x11]
 210:	cmp	w12, w8
 214:	b.cs	150 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x150>  // b.hs, b.nlast
 218:	cmp	x10, #0x2
 21c:	strb	w12, [x19, x10]
 220:	mov	x10, x11
 224:	b.gt	1fc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1fc>
 228:	b	154 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x154>

Disassembly of section .text._ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	sub	x8, x1, x0
  18:	mov	x19, x1
  1c:	mov	x20, x0
  20:	cmp	x8, #0x11
  24:	b.lt	b0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xb0>  // b.tstop
  28:	add	x21, x20, #0x1
  2c:	mov	w22, #0x1                   	// #1
  30:	mov	x23, x20
  34:	b	50 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x50>
  38:	mov	x8, x20
  3c:	add	x22, x22, #0x1
  40:	cmp	x22, #0x10
  44:	add	x21, x21, #0x1
  48:	strb	w24, [x8]
  4c:	b.eq	140 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x140>  // b.none
  50:	mov	x8, x23
  54:	add	x23, x20, x22
  58:	ldrb	w24, [x23]
  5c:	ldrb	w9, [x20]
  60:	cmp	w24, w9
  64:	b.cs	84 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x84>  // b.hs, b.nlast
  68:	subs	x2, x23, x20
  6c:	b.eq	38 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>  // b.none
  70:	sub	x8, x8, x2
  74:	add	x0, x8, #0x2
  78:	mov	x1, x20
  7c:	bl	0 <memmove>
  80:	b	38 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>
  84:	ldrb	w9, [x8]
  88:	mov	x8, x23
  8c:	cmp	w24, w9
  90:	b.cs	3c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x3c>  // b.hs, b.nlast
  94:	mov	x8, x21
  98:	strb	w9, [x8]
  9c:	ldurb	w9, [x8, #-2]
  a0:	sub	x8, x8, #0x1
  a4:	cmp	w24, w9
  a8:	b.cc	98 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x98>  // b.lo, b.ul, b.last
  ac:	b	3c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x3c>
  b0:	cmp	x20, x19
  b4:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
  b8:	add	x9, x20, #0x1
  bc:	cmp	x9, x19
  c0:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
  c4:	mov	x21, x20
  c8:	b	e0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xe0>
  cc:	mov	x8, x20
  d0:	add	x9, x21, #0x1
  d4:	cmp	x9, x19
  d8:	strb	w22, [x8]
  dc:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
  e0:	mov	x8, x21
  e4:	mov	x21, x9
  e8:	ldrb	w22, [x9]
  ec:	ldrb	w9, [x20]
  f0:	cmp	w22, w9
  f4:	b.cs	114 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x114>  // b.hs, b.nlast
  f8:	subs	x2, x21, x20
  fc:	b.eq	cc <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xcc>  // b.none
 100:	sub	x8, x8, x2
 104:	add	x0, x8, #0x2
 108:	mov	x1, x20
 10c:	bl	0 <memmove>
 110:	b	cc <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xcc>
 114:	ldrb	w9, [x8]
 118:	mov	x8, x21
 11c:	cmp	w22, w9
 120:	b.cs	d0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xd0>  // b.hs, b.nlast
 124:	mov	x8, x21
 128:	strb	w9, [x8]
 12c:	ldurb	w9, [x8, #-2]
 130:	sub	x8, x8, #0x1
 134:	cmp	w22, w9
 138:	b.cc	128 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x128>  // b.lo, b.ul, b.last
 13c:	b	d0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xd0>
 140:	add	x8, x20, #0x10
 144:	cmp	x8, x19
 148:	b.ne	170 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x170>  // b.any
 14c:	ldp	x20, x19, [sp, #48]
 150:	ldp	x22, x21, [sp, #32]
 154:	ldp	x24, x23, [sp, #16]
 158:	ldp	x29, x30, [sp], #64
 15c:	ret
 160:	add	x8, x8, #0x1
 164:	cmp	x8, x19
 168:	strb	w9, [x10]
 16c:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
 170:	ldrb	w9, [x8]
 174:	ldurb	w11, [x8, #-1]
 178:	mov	x10, x8
 17c:	cmp	w9, w11
 180:	b.cs	160 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x160>  // b.hs, b.nlast
 184:	mov	x10, x8
 188:	strb	w11, [x10]
 18c:	ldurb	w11, [x10, #-2]
 190:	sub	x10, x10, #0x1
 194:	cmp	w9, w11
 198:	b.cc	188 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x188>  // b.lo, b.ul, b.last
 19c:	b	160 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x160>

Disassembly of section .text._ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_:

0000000000000000 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	add	x2, x29, #0x18
  18:	mov	x20, x1
  1c:	mov	x21, x0
  20:	strb	w3, [x29, #24]
  24:	bl	0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_>
  28:	cmp	x20, x19
  2c:	b.cs	1a0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x1a0>  // b.hs, b.nlast
  30:	sub	x8, x20, x21
  34:	sub	x9, x8, #0x1
  38:	sub	x11, x8, #0x2
  3c:	cmp	x9, #0x0
  40:	csel	x10, x8, x9, lt  // lt = tstop
  44:	cmp	x11, #0x0
  48:	csel	x11, x9, x11, lt  // lt = tstop
  4c:	cmp	x8, #0x3
  50:	b.lt	118 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x118>  // b.tstop
  54:	asr	x9, x10, #1
  58:	asr	x10, x11, #1
  5c:	mov	w11, #0x1                   	// #1
  60:	bfi	x11, x10, #1, #63
  64:	b	7c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x7c>
  68:	mov	x14, x13
  6c:	strb	w12, [x21, x14]
  70:	add	x20, x20, #0x1
  74:	cmp	x20, x19
  78:	b.eq	1a0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x1a0>  // b.none
  7c:	ldrb	w12, [x20]
  80:	ldrb	w14, [x21]
  84:	cmp	w12, w14
  88:	b.cs	70 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x70>  // b.hs, b.nlast
  8c:	mov	x13, xzr
  90:	strb	w14, [x20]
  94:	mov	x14, x13
  98:	lsl	x13, x13, #1
  9c:	mov	w15, #0x1                   	// #1
  a0:	add	x13, x13, #0x2
  a4:	bfi	x15, x14, #1, #63
  a8:	ldrb	w16, [x21, x13]
  ac:	ldrb	w17, [x21, x15]
  b0:	cmp	w16, w17
  b4:	csel	x13, x15, x13, cc  // cc = lo, ul, last
  b8:	ldrb	w15, [x21, x13]
  bc:	cmp	x13, x9
  c0:	strb	w15, [x21, x14]
  c4:	b.lt	94 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x94>  // b.tstop
  c8:	tbnz	w8, #0, e0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xe0>
  cc:	cmp	x13, x10
  d0:	b.ne	e0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xe0>  // b.any
  d4:	ldrb	w13, [x21, x11]
  d8:	strb	w13, [x21, x10]
  dc:	mov	x13, x11
  e0:	cmp	x13, #0x1
  e4:	b.lt	68 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x68>  // b.tstop
  e8:	sub	x14, x13, #0x1
  ec:	cmp	x14, #0x0
  f0:	csel	x14, x13, x14, lt  // lt = tstop
  f4:	asr	x14, x14, #1
  f8:	ldrb	w15, [x21, x14]
  fc:	cmp	w15, w12
 100:	b.cs	68 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x68>  // b.hs, b.nlast
 104:	cmp	x13, #0x2
 108:	strb	w15, [x21, x13]
 10c:	mov	x13, x14
 110:	b.gt	e8 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xe8>
 114:	b	6c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x6c>
 118:	tbz	w8, #0, 160 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x160>
 11c:	ldrb	w8, [x21]
 120:	b	130 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x130>
 124:	add	x20, x20, #0x1
 128:	cmp	x19, x20
 12c:	b.eq	1a0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x1a0>  // b.none
 130:	ldrb	w9, [x20]
 134:	cmp	w9, w8, uxtb
 138:	b.cs	124 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x124>  // b.hs, b.nlast
 13c:	strb	w8, [x20]
 140:	mov	w8, w9
 144:	strb	w9, [x21]
 148:	b	124 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x124>
 14c:	mov	x10, xzr
 150:	strb	w8, [x21, x10]
 154:	add	x20, x20, #0x1
 158:	cmp	x19, x20
 15c:	b.eq	1a0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x1a0>  // b.none
 160:	ldrb	w8, [x20]
 164:	ldrb	w10, [x21]
 168:	cmp	w8, w10
 16c:	b.cs	154 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x154>  // b.hs, b.nlast
 170:	cmp	x9, #0x2
 174:	strb	w10, [x20]
 178:	b.hi	14c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x14c>  // b.pmore
 17c:	ldrb	w11, [x21, #1]
 180:	cmp	w11, w8
 184:	strb	w11, [x21]
 188:	b.cs	198 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x198>  // b.hs, b.nlast
 18c:	mov	x10, xzr
 190:	strb	w11, [x21, #1]
 194:	b	150 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x150>
 198:	mov	w10, #0x1                   	// #1
 19c:	b	150 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x150>
 1a0:	ldp	x20, x19, [sp, #32]
 1a4:	ldr	x21, [sp, #16]
 1a8:	ldp	x29, x30, [sp], #48
 1ac:	ret

Disassembly of section .text._ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_:

0000000000000000 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_>:
   0:	sub	x10, x1, x0
   4:	subs	x8, x10, #0x2
   8:	b.ge	10 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x10>  // b.tcont
   c:	ret
  10:	sub	x11, x10, #0x1
  14:	cmp	x8, #0x0
  18:	csel	x8, x11, x8, lt  // lt = tstop
  1c:	cmp	x11, #0x0
  20:	asr	x9, x8, #1
  24:	csel	x8, x10, x11, lt  // lt = tstop
  28:	asr	x8, x8, #1
  2c:	tbnz	w10, #0, f8 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xf8>
  30:	mov	w10, #0x1                   	// #1
  34:	bfi	x10, x9, #1, #63
  38:	mov	x12, x9
  3c:	b	50 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x50>
  40:	mov	x14, x13
  44:	strb	w12, [x0, x14]
  48:	sub	x12, x11, #0x1
  4c:	cbz	x11, c <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xc>
  50:	mov	x11, x12
  54:	ldrb	w12, [x0, x12]
  58:	cmp	x8, x11
  5c:	mov	x13, x11
  60:	b.le	9c <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x9c>
  64:	mov	x14, x11
  68:	lsl	x13, x14, #1
  6c:	mov	w15, #0x1                   	// #1
  70:	add	x13, x13, #0x2
  74:	bfi	x15, x14, #1, #63
  78:	ldrb	w16, [x0, x13]
  7c:	ldrb	w17, [x0, x15]
  80:	cmp	w16, w17
  84:	csel	x13, x15, x13, cc  // cc = lo, ul, last
  88:	ldrb	w15, [x0, x13]
  8c:	cmp	x13, x8
  90:	strb	w15, [x0, x14]
  94:	mov	x14, x13
  98:	b.lt	68 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x68>  // b.tstop
  9c:	cmp	x13, x9
  a0:	b.ne	b0 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xb0>  // b.any
  a4:	ldrb	w13, [x0, x10]
  a8:	strb	w13, [x0, x9]
  ac:	mov	x13, x10
  b0:	cmp	x13, x11
  b4:	b.le	40 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x40>
  b8:	sub	x14, x13, #0x1
  bc:	cmp	x14, #0x0
  c0:	csel	x14, x13, x14, lt  // lt = tstop
  c4:	asr	x14, x14, #1
  c8:	ldrb	w15, [x0, x14]
  cc:	cmp	w15, w12
  d0:	b.cs	40 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x40>  // b.hs, b.nlast
  d4:	cmp	x14, x11
  d8:	strb	w15, [x0, x13]
  dc:	mov	x13, x14
  e0:	b.gt	b8 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xb8>
  e4:	b	44 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x44>
  e8:	mov	x12, x11
  ec:	strb	w9, [x0, x12]
  f0:	sub	x9, x10, #0x1
  f4:	cbz	x10, c <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xc>
  f8:	mov	x10, x9
  fc:	ldrb	w9, [x0, x9]
 100:	cmp	x8, x10
 104:	mov	x12, x10
 108:	b.le	ec <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xec>
 10c:	mov	x11, x10
 110:	mov	x12, x11
 114:	lsl	x11, x11, #1
 118:	mov	w13, #0x1                   	// #1
 11c:	add	x11, x11, #0x2
 120:	bfi	x13, x12, #1, #63
 124:	ldrb	w14, [x0, x11]
 128:	ldrb	w15, [x0, x13]
 12c:	cmp	w14, w15
 130:	csel	x11, x13, x11, cc  // cc = lo, ul, last
 134:	ldrb	w13, [x0, x11]
 138:	cmp	x11, x8
 13c:	strb	w13, [x0, x12]
 140:	b.lt	110 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x110>  // b.tstop
 144:	cmp	x11, x10
 148:	b.le	e8 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xe8>
 14c:	sub	x12, x11, #0x1
 150:	cmp	x12, #0x0
 154:	csel	x12, x11, x12, lt  // lt = tstop
 158:	asr	x12, x12, #1
 15c:	ldrb	w13, [x0, x12]
 160:	cmp	w13, w9
 164:	b.cs	e8 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xe8>  // b.hs, b.nlast
 168:	cmp	x12, x10
 16c:	strb	w13, [x0, x11]
 170:	mov	x11, x12
 174:	b.gt	14c <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x14c>
 178:	b	ec <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0xec>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x26, x25, [sp, #80]
   c:	stp	x24, x23, [sp, #96]
  10:	stp	x22, x21, [sp, #112]
  14:	stp	x20, x19, [sp, #128]
  18:	add	x29, sp, #0x40
  1c:	ldr	x25, [x0]
  20:	ldrb	w21, [x0, #8]
  24:	mov	x19, x0
  28:	ldp	x8, x9, [x25]
  2c:	sub	x10, x9, x8
  30:	cmp	x10, #0x1
  34:	b.lt	60 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x60>  // b.tstop
  38:	lsr	x11, x10, #1
  3c:	add	x12, x8, x11
  40:	ldrb	w13, [x12], #1
  44:	mvn	x14, x11
  48:	add	x10, x10, x14
  4c:	cmp	w13, w21
  50:	csel	x10, x10, x11, cc  // cc = lo, ul, last
  54:	csel	x8, x12, x8, cc  // cc = lo, ul, last
  58:	cmp	x10, #0x0
  5c:	b.gt	38 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x38>
  60:	cmp	x8, x9
  64:	b.eq	74 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x74>  // b.none
  68:	ldrb	w8, [x8]
  6c:	cmp	w21, w8
  70:	b.cs	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.hs, b.nlast
  74:	ldp	x8, x9, [x25, #48]
  78:	b	80 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x80>
  7c:	add	x8, x8, #0x2
  80:	cmp	x8, x9
  84:	b.eq	a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>  // b.none
  88:	ldrb	w10, [x8]
  8c:	cmp	w10, w21
  90:	b.hi	7c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x7c>  // b.pmore
  94:	ldrb	w10, [x8, #1]
  98:	cmp	w21, w10
  9c:	b.hi	7c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x7c>  // b.pmore
  a0:	b	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>
  a4:	ldr	x0, [x25, #104]
  a8:	ldr	w22, [x25, #96]
  ac:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  b0:	ldr	x8, [x0, #48]
  b4:	ldrh	w8, [x8, x21, lsl #1]
  b8:	and	w8, w8, w22
  bc:	tst	w8, #0xffff
  c0:	b.ne	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.any
  c4:	tbz	w22, #16, 108 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x108>
  c8:	ldrb	w8, [x0, #56]
  cc:	mov	x20, x0
  d0:	cbz	w8, e4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xe4>
  d4:	ldrb	w0, [x20, #152]
  d8:	cmp	w21, w0, uxtb
  dc:	b.ne	108 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x108>  // b.any
  e0:	b	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>
  e4:	mov	x0, x20
  e8:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  ec:	ldr	x8, [x20]
  f0:	mov	w1, #0x5f                  	// #95
  f4:	mov	x0, x20
  f8:	ldr	x8, [x8, #48]
  fc:	blr	x8
 100:	cmp	w21, w0, uxtb
 104:	b.eq	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.none
 108:	ldr	x23, [x25, #104]
 10c:	ldp	x20, x21, [x25, #24]
 110:	mov	x0, x23
 114:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 118:	mov	x24, x0
 11c:	mov	w0, #0x1                   	// #1
 120:	mov	w26, #0x1                   	// #1
 124:	bl	0 <_Znwm>
 128:	ldrb	w8, [x19, #8]
 12c:	mov	x2, x0
 130:	mov	x22, x0
 134:	mov	x0, x24
 138:	strb	w8, [x2], #1
 13c:	ldr	x8, [x24]
 140:	mov	x1, x22
 144:	ldr	x8, [x8, #40]
 148:	blr	x8
 14c:	mov	x0, x23
 150:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 154:	ldrb	w9, [x22]
 158:	add	x8, sp, #0x20
 15c:	add	x23, x8, #0x10
 160:	stp	x23, x26, [sp, #32]
 164:	strb	w9, [sp, #48]
 168:	strb	wzr, [sp, #49]
 16c:	ldr	x9, [x0]
 170:	add	x2, x8, #0x11
 174:	mov	x8, sp
 178:	mov	x1, x23
 17c:	ldr	x9, [x9, #24]
 180:	mov	x24, sp
 184:	blr	x9
 188:	ldr	x0, [sp, #32]
 18c:	cmp	x0, x23
 190:	b.eq	198 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x198>  // b.none
 194:	bl	0 <_ZdlPv>
 198:	mov	x0, x22
 19c:	bl	0 <_ZdlPv>
 1a0:	mov	x2, sp
 1a4:	mov	x0, x20
 1a8:	mov	x1, x21
 1ac:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 1b0:	ldr	x8, [sp]
 1b4:	ldr	x21, [x25, #32]
 1b8:	add	x9, x24, #0x10
 1bc:	mov	x20, x0
 1c0:	cmp	x8, x9
 1c4:	b.eq	1d0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d0>  // b.none
 1c8:	mov	x0, x8
 1cc:	bl	0 <_ZdlPv>
 1d0:	cmp	x21, x20
 1d4:	b.eq	1f8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1f8>  // b.none
 1d8:	mov	w0, #0x1                   	// #1
 1dc:	ldp	x20, x19, [sp, #128]
 1e0:	ldp	x22, x21, [sp, #112]
 1e4:	ldp	x24, x23, [sp, #96]
 1e8:	ldp	x26, x25, [sp, #80]
 1ec:	ldp	x29, x30, [sp, #64]
 1f0:	add	sp, sp, #0x90
 1f4:	ret
 1f8:	ldp	x21, x22, [x25, #72]
 1fc:	cmp	x21, x22
 200:	b.ne	240 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x240>  // b.any
 204:	mov	w0, wzr
 208:	b	1dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1dc>
 20c:	mov	x0, x20
 210:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 214:	ldr	x8, [x20]
 218:	mov	w1, #0x5f                  	// #95
 21c:	mov	x0, x20
 220:	ldr	x8, [x8, #48]
 224:	blr	x8
 228:	cmp	w23, w0, uxtb
 22c:	b.ne	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.any
 230:	add	x21, x21, #0x4
 234:	cmp	x22, x21
 238:	mov	w0, wzr
 23c:	b.eq	1dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1dc>  // b.none
 240:	ldr	x0, [x25, #104]
 244:	ldrb	w23, [x19, #8]
 248:	ldr	w24, [x21]
 24c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 250:	ldr	x8, [x0, #48]
 254:	ldrh	w8, [x8, x23, lsl #1]
 258:	and	w8, w8, w24
 25c:	tst	w8, #0xffff
 260:	b.ne	230 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x230>  // b.any
 264:	tbz	w24, #16, 1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>
 268:	ldrb	w8, [x0, #56]
 26c:	mov	x20, x0
 270:	cbz	w8, 20c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x20c>
 274:	ldrb	w0, [x20, #152]
 278:	cmp	w23, w0, uxtb
 27c:	b.eq	230 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x230>  // b.none
 280:	b	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	x8, x1, x0
  1c:	mov	x19, x1
  20:	mov	x22, x0
  24:	cmp	x8, #0x80
  28:	mov	x20, x2
  2c:	b.lt	fc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xfc>  // b.tstop
  30:	ldr	x23, [x20, #8]
  34:	lsr	x8, x8, #7
  38:	add	x24, x22, #0x40
  3c:	add	x25, x8, #0x1
  40:	mov	x21, x22
  44:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
  48:	sub	x25, x25, #0x1
  4c:	add	x21, x21, #0x80
  50:	cmp	x25, #0x1
  54:	add	x24, x24, #0x80
  58:	b.le	f4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xf4>
  5c:	ldur	x8, [x24, #-56]
  60:	cmp	x8, x23
  64:	b.ne	80 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x80>  // b.any
  68:	cbz	x23, 1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
  6c:	ldr	x1, [x20]
  70:	ldur	x0, [x24, #-64]
  74:	mov	x2, x23
  78:	bl	0 <bcmp>
  7c:	cbz	w0, 1cc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1cc>
  80:	ldur	x8, [x24, #-24]
  84:	cmp	x8, x23
  88:	b.ne	a4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xa4>  // b.any
  8c:	cbz	x23, 1d4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1d4>
  90:	ldr	x1, [x20]
  94:	ldur	x0, [x24, #-32]
  98:	mov	x2, x23
  9c:	bl	0 <bcmp>
  a0:	cbz	w0, 1dc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1dc>
  a4:	ldr	x8, [x24, #8]
  a8:	cmp	x8, x23
  ac:	b.ne	c8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xc8>  // b.any
  b0:	cbz	x23, 1e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e4>
  b4:	ldr	x1, [x20]
  b8:	ldr	x0, [x24]
  bc:	mov	x2, x23
  c0:	bl	0 <bcmp>
  c4:	cbz	w0, 1ec <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ec>
  c8:	ldr	x8, [x24, #40]
  cc:	cmp	x8, x23
  d0:	b.ne	48 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x48>  // b.any
  d4:	cbz	x23, 1f4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f4>
  d8:	ldr	x1, [x20]
  dc:	ldr	x0, [x24, #32]
  e0:	mov	x2, x23
  e4:	bl	0 <bcmp>
  e8:	cbnz	w0, 48 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x48>
  ec:	add	x21, x21, #0x60
  f0:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
  f4:	sub	x22, x24, #0x40
  f8:	sub	x8, x19, x22
  fc:	asr	x8, x8, #5
 100:	cmp	x8, #0x3
 104:	b.eq	134 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x134>  // b.none
 108:	cmp	x8, #0x2
 10c:	b.eq	16c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x16c>  // b.none
 110:	cmp	x8, #0x1
 114:	mov	x21, x19
 118:	b.ne	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>  // b.any
 11c:	ldr	x23, [x20, #8]
 120:	mov	x21, x22
 124:	ldr	x8, [x21, #8]
 128:	cmp	x8, x23
 12c:	b.eq	1a4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1a4>  // b.none
 130:	b	1bc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1bc>
 134:	ldr	x2, [x22, #8]
 138:	ldr	x23, [x20, #8]
 13c:	cmp	x2, x23
 140:	b.ne	158 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x158>  // b.any
 144:	cbz	x2, 1c4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1c4>
 148:	ldr	x1, [x20]
 14c:	ldr	x0, [x22]
 150:	bl	0 <bcmp>
 154:	cbz	w0, 1c4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1c4>
 158:	add	x22, x22, #0x20
 15c:	ldr	x8, [x22, #8]
 160:	cmp	x8, x23
 164:	b.eq	17c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x17c>  // b.none
 168:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x194>
 16c:	ldr	x23, [x20, #8]
 170:	ldr	x8, [x22, #8]
 174:	cmp	x8, x23
 178:	b.ne	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x194>  // b.any
 17c:	cbz	x23, 1c4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1c4>
 180:	ldr	x1, [x20]
 184:	ldr	x0, [x22]
 188:	mov	x2, x23
 18c:	bl	0 <bcmp>
 190:	cbz	w0, 1c4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1c4>
 194:	add	x21, x22, #0x20
 198:	ldr	x8, [x21, #8]
 19c:	cmp	x8, x23
 1a0:	b.ne	1bc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1bc>  // b.any
 1a4:	cbz	x23, 1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1a8:	ldr	x1, [x20]
 1ac:	ldr	x0, [x21]
 1b0:	mov	x2, x23
 1b4:	bl	0 <bcmp>
 1b8:	cbz	w0, 1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1bc:	mov	x21, x19
 1c0:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1c4:	mov	x21, x22
 1c8:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1cc:	sub	x21, x24, #0x40
 1d0:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1d4:	add	x21, x21, #0x20
 1d8:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1dc:	sub	x21, x24, #0x20
 1e0:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1e4:	mov	x21, x24
 1e8:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1ec:	add	x21, x21, #0x40
 1f0:	b	1f8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1f8>
 1f4:	add	x21, x24, #0x20
 1f8:	mov	x0, x21
 1fc:	ldp	x20, x19, [sp, #64]
 200:	ldp	x22, x21, [sp, #48]
 204:	ldp	x24, x23, [sp, #32]
 208:	ldr	x25, [sp, #16]
 20c:	ldp	x29, x30, [sp], #80
 210:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x22, x2
  1c:	mov	x21, x1
  20:	mov	x19, x8
  24:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  28:	mov	x8, sp
  2c:	mov	x20, x0
  30:	add	x23, x8, #0x10
  34:	str	x23, [sp]
  38:	cbnz	x21, 44 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x44>
  3c:	cmp	x21, x22
  40:	b.ne	f4 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xf4>  // b.any
  44:	sub	x22, x22, x21
  48:	cmp	x22, #0x10
  4c:	str	x22, [x29, #24]
  50:	b.cc	78 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x78>  // b.lo, b.ul, b.last
  54:	mov	x0, sp
  58:	add	x1, x29, #0x18
  5c:	mov	x2, xzr
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  64:	ldr	x8, [x29, #24]
  68:	str	x0, [sp]
  6c:	str	x8, [sp, #16]
  70:	cbnz	x22, 80 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x80>
  74:	b	a0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xa0>
  78:	mov	x0, x23
  7c:	cbz	x22, a0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xa0>
  80:	cmp	x22, #0x1
  84:	b.ne	94 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x94>  // b.any
  88:	ldrb	w8, [x21]
  8c:	strb	w8, [x0]
  90:	b	a0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xa0>
  94:	mov	x1, x21
  98:	mov	x2, x22
  9c:	bl	0 <memcpy>
  a0:	ldr	x8, [x29, #24]
  a4:	ldr	x9, [sp]
  a8:	mov	x0, x20
  ac:	str	x8, [sp, #8]
  b0:	strb	wzr, [x9, x8]
  b4:	ldr	x8, [x20]
  b8:	ldp	x1, x9, [sp]
  bc:	ldr	x10, [x8, #24]
  c0:	add	x2, x1, x9
  c4:	mov	x8, x19
  c8:	blr	x10
  cc:	ldr	x0, [sp]
  d0:	cmp	x0, x23
  d4:	b.eq	dc <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xdc>  // b.none
  d8:	bl	0 <_ZdlPv>
  dc:	ldp	x20, x19, [sp, #80]
  e0:	ldp	x22, x21, [sp, #64]
  e4:	ldr	x23, [sp, #48]
  e8:	ldp	x29, x30, [sp, #32]
  ec:	add	sp, sp, #0x60
  f0:	ret
  f4:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_>
  f8:	add	x0, x0, #0x0
  fc:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #120]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #48]
  54:	cbz	x0, 5c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x5c>
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x21, [x19, #24]
  60:	cmp	x20, x21
  64:	b.ne	78 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x78>  // b.any
  68:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
  6c:	add	x20, x20, #0x10
  70:	cmp	x20, x21
  74:	b.eq	a8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa8>  // b.none
  78:	ldr	x0, [x20], #16
  7c:	cmp	x0, x20
  80:	b.eq	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  8c:	mov	w0, #0x98                  	// #152
  90:	bl	0 <_Znwm>
  94:	ldr	x1, [x20]
  98:	mov	x20, x0
  9c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a0:	str	x20, [x19]
  a4:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  a8:	ldr	x20, [x19, #24]
  ac:	cbz	x20, b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xb8>
  b0:	mov	x0, x20
  b4:	bl	0 <_ZdlPv>
  b8:	ldr	x0, [x19]
  bc:	cbz	x0, c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc4>
  c0:	bl	0 <_ZdlPv>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZdlPv>
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldr	x21, [sp, #16]
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	subs	x21, x8, x9
  24:	str	xzr, [x0, #16]
  28:	b.eq	40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x40>  // b.none
  2c:	tbnz	x21, #63, 25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x25c>
  30:	mov	x0, x21
  34:	bl	0 <_Znwm>
  38:	mov	x22, x0
  3c:	b	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x44>
  40:	mov	x22, xzr
  44:	add	x8, x22, x21
  48:	stp	x22, x22, [x19]
  4c:	str	x8, [x19, #16]
  50:	ldp	x1, x8, [x20]
  54:	subs	x21, x8, x1
  58:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x68>  // b.none
  5c:	mov	x0, x22
  60:	mov	x2, x21
  64:	bl	0 <memmove>
  68:	add	x8, x22, x21
  6c:	add	x0, x19, #0x18
  70:	add	x1, x20, #0x18
  74:	str	x8, [x19, #8]
  78:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_>
  7c:	ldp	x9, x8, [x20, #48]
  80:	stp	xzr, xzr, [x19, #48]
  84:	str	xzr, [x19, #64]
  88:	subs	x0, x8, x9
  8c:	asr	x21, x0, #1
  90:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0xa0>  // b.none
  94:	lsr	x8, x21, #62
  98:	cbnz	x8, 25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x25c>
  9c:	bl	0 <_Znwm>
  a0:	add	x8, x0, x21, lsl #1
  a4:	stp	x0, x0, [x19, #48]
  a8:	str	x8, [x19, #64]
  ac:	ldp	x10, x8, [x20, #48]
  b0:	cmp	x10, x8
  b4:	b.eq	d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0xd0>  // b.none
  b8:	sub	x9, x8, x10
  bc:	sub	x9, x9, #0x2
  c0:	cmp	x9, #0x1e
  c4:	b.cs	d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0xd8>  // b.hs, b.nlast
  c8:	mov	x9, x0
  cc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x144>
  d0:	mov	x9, x0
  d4:	b	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x154>
  d8:	and	x11, x9, #0xfffffffffffffffe
  dc:	add	x11, x11, #0x2
  e0:	add	x12, x10, x11
  e4:	cmp	x0, x12
  e8:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  ec:	add	x11, x0, x11
  f0:	cmp	x10, x11
  f4:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  f8:	mov	x9, x0
  fc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x144>
 100:	lsr	x9, x9, #1
 104:	add	x11, x9, #0x1
 108:	and	x12, x11, #0xfffffffffffffff0
 10c:	lsl	x14, x12, #1
 110:	add	x13, x10, #0x10
 114:	add	x9, x0, x14
 118:	add	x10, x10, x14
 11c:	add	x14, x0, #0x10
 120:	mov	x15, x12
 124:	ldp	q0, q1, [x13, #-16]
 128:	add	x13, x13, #0x20
 12c:	subs	x15, x15, #0x10
 130:	stp	q0, q1, [x14, #-16]
 134:	add	x14, x14, #0x20
 138:	b.ne	124 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x124>  // b.any
 13c:	cmp	x11, x12
 140:	b.eq	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x154>  // b.none
 144:	ldrh	w11, [x10], #2
 148:	cmp	x8, x10
 14c:	strh	w11, [x9], #2
 150:	b.ne	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x144>  // b.any
 154:	str	x9, [x19, #56]
 158:	ldp	x9, x8, [x20, #72]
 15c:	stp	xzr, xzr, [x19, #72]
 160:	str	xzr, [x19, #88]
 164:	subs	x0, x8, x9
 168:	asr	x21, x0, #2
 16c:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x17c>  // b.none
 170:	lsr	x8, x21, #61
 174:	cbnz	x8, 25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x25c>
 178:	bl	0 <_Znwm>
 17c:	add	x8, x0, x21, lsl #2
 180:	stp	x0, x0, [x19, #72]
 184:	str	x8, [x19, #88]
 188:	ldp	x10, x8, [x20, #72]
 18c:	cmp	x10, x8
 190:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1ac>  // b.none
 194:	sub	x9, x8, x10
 198:	sub	x9, x9, #0x4
 19c:	cmp	x9, #0x1c
 1a0:	b.cs	1b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1b4>  // b.hs, b.nlast
 1a4:	mov	x9, x0
 1a8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x220>
 1ac:	mov	x9, x0
 1b0:	b	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x230>
 1b4:	and	x11, x9, #0xfffffffffffffffc
 1b8:	add	x11, x11, #0x4
 1bc:	add	x12, x10, x11
 1c0:	cmp	x0, x12
 1c4:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1c8:	add	x11, x0, x11
 1cc:	cmp	x10, x11
 1d0:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1d4:	mov	x9, x0
 1d8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x220>
 1dc:	lsr	x9, x9, #2
 1e0:	add	x11, x9, #0x1
 1e4:	and	x12, x11, #0x7ffffffffffffff8
 1e8:	lsl	x14, x12, #2
 1ec:	add	x13, x10, #0x10
 1f0:	add	x9, x0, x14
 1f4:	add	x10, x10, x14
 1f8:	add	x14, x0, #0x10
 1fc:	mov	x15, x12
 200:	ldp	q0, q1, [x13, #-16]
 204:	add	x13, x13, #0x20
 208:	subs	x15, x15, #0x8
 20c:	stp	q0, q1, [x14, #-16]
 210:	add	x14, x14, #0x20
 214:	b.ne	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x200>  // b.any
 218:	cmp	x11, x12
 21c:	b.eq	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x230>  // b.none
 220:	ldr	w11, [x10], #4
 224:	cmp	x8, x10
 228:	str	w11, [x9], #4
 22c:	b.ne	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x220>  // b.any
 230:	str	x9, [x19, #80]
 234:	ldr	x8, [x20, #144]
 238:	ldp	q1, q0, [x20, #112]
 23c:	ldr	q2, [x20, #96]
 240:	str	x8, [x19, #144]
 244:	stp	q1, q0, [x19, #112]
 248:	str	q2, [x19, #96]
 24c:	ldp	x20, x19, [sp, #32]
 250:	ldp	x22, x21, [sp, #16]
 254:	ldp	x29, x30, [sp], #48
 258:	ret
 25c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	mov	x21, x1
  28:	subs	x0, x8, x9
  2c:	asr	x22, x0, #5
  30:	str	xzr, [x19, #16]
  34:	b.eq	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.none
  38:	lsr	x8, x22, #58
  3c:	cbnz	x8, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x110>
  40:	bl	0 <_Znwm>
  44:	mov	x20, x0
  48:	b	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x50>
  4c:	mov	x20, xzr
  50:	add	x8, x20, x22, lsl #5
  54:	stp	x20, x20, [x19]
  58:	str	x8, [x19, #16]
  5c:	ldp	x23, x24, [x21]
  60:	cmp	x23, x24
  64:	b.ne	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xb0>  // b.any
  68:	str	x20, [x19, #8]
  6c:	ldp	x20, x19, [sp, #64]
  70:	ldp	x22, x21, [sp, #48]
  74:	ldp	x24, x23, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x50
  80:	ret
  84:	mov	x1, x21
  88:	mov	x2, x22
  8c:	bl	0 <memcpy>
  90:	ldr	x8, [sp, #8]
  94:	ldr	x9, [x20]
  98:	add	x23, x23, #0x20
  9c:	cmp	x23, x24
  a0:	str	x8, [x20, #8]
  a4:	add	x20, x20, #0x20
  a8:	strb	wzr, [x9, x8]
  ac:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x68>  // b.none
  b0:	add	x0, x20, #0x10
  b4:	str	x0, [x20]
  b8:	ldp	x21, x22, [x23]
  bc:	cbnz	x21, c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xc4>
  c0:	cbnz	x22, 104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x104>
  c4:	cmp	x22, #0x10
  c8:	str	x22, [sp, #8]
  cc:	b.cc	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xec>  // b.lo, b.ul, b.last
  d0:	add	x1, sp, #0x8
  d4:	mov	x0, x20
  d8:	mov	x2, xzr
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e0:	str	x0, [x20]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x8, [x20, #16]
  ec:	cbz	x22, 90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
  f0:	cmp	x22, #0x1
  f4:	b.ne	84 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x84>  // b.any
  f8:	ldrb	w8, [x21]
  fc:	strb	w8, [x0]
 100:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
 104:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 110:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x8, x9, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	mov	w20, w2
  28:	add	x2, x8, x9
  2c:	mov	x1, x8
  30:	mov	w3, wzr
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  38:	mov	x22, x0
  3c:	tst	w22, #0xffff
  40:	b.ne	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x48>  // b.any
  44:	tbz	w22, #16, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1c8>
  48:	tbz	w20, #0, 6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x6c>
  4c:	ldp	x23, x8, [x19, #80]
  50:	cmp	x23, x8
  54:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x88>  // b.none
  58:	str	w22, [x23]
  5c:	ldr	x8, [x19, #80]
  60:	add	x8, x8, #0x4
  64:	str	x8, [x19, #80]
  68:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  6c:	ldrh	w8, [x19, #96]
  70:	ldrb	w9, [x19, #98]
  74:	orr	w8, w8, w22
  78:	orr	w9, w9, w22, lsr #16
  7c:	strh	w8, [x19, #96]
  80:	strb	w9, [x19, #98]
  84:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  88:	ldr	x20, [x19, #72]
  8c:	mov	x9, #0x7ffffffffffffffc    	// #9223372036854775804
  90:	sub	x8, x23, x20
  94:	cmp	x8, x9
  98:	b.eq	1cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1cc>  // b.none
  9c:	asr	x25, x8, #2
  a0:	cmp	x8, #0x0
  a4:	csinc	x8, x25, xzr, ne  // ne = any
  a8:	adds	x8, x8, x25
  ac:	lsr	x10, x8, #61
  b0:	cset	w9, cs  // cs = hs, nlast
  b4:	cmp	x10, #0x0
  b8:	cset	w10, ne  // ne = any
  bc:	orr	w9, w9, w10
  c0:	cmp	w9, #0x0
  c4:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  c8:	csel	x24, x9, x8, ne  // ne = any
  cc:	cbz	x24, f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0xf0>
  d0:	lsl	x0, x24, #2
  d4:	bl	0 <_Znwm>
  d8:	mov	x21, x0
  dc:	subs	x9, x23, x20
  e0:	mov	x8, x21
  e4:	str	w22, [x21, x25, lsl #2]
  e8:	b.ne	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x104>  // b.any
  ec:	b	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>
  f0:	mov	x21, xzr
  f4:	subs	x9, x23, x20
  f8:	mov	x8, x21
  fc:	str	w22, [x21, x25, lsl #2]
 100:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 104:	sub	x10, x9, #0x4
 108:	cmp	x10, #0x1c
 10c:	mov	x8, x21
 110:	mov	x9, x20
 114:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 118:	and	x8, x10, #0xfffffffffffffffc
 11c:	add	x8, x8, #0x4
 120:	add	x9, x20, x8
 124:	cmp	x21, x9
 128:	b.cs	140 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x140>  // b.hs, b.nlast
 12c:	add	x8, x21, x8
 130:	cmp	x20, x8
 134:	mov	x8, x21
 138:	mov	x9, x20
 13c:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 140:	lsr	x8, x10, #2
 144:	add	x10, x8, #0x1
 148:	and	x11, x10, #0x7ffffffffffffff8
 14c:	lsl	x9, x11, #2
 150:	add	x12, x20, #0x10
 154:	add	x8, x21, x9
 158:	add	x9, x20, x9
 15c:	add	x13, x21, #0x10
 160:	mov	x14, x11
 164:	ldp	q0, q1, [x12, #-16]
 168:	add	x12, x12, #0x20
 16c:	subs	x14, x14, #0x8
 170:	stp	q0, q1, [x13, #-16]
 174:	add	x13, x13, #0x20
 178:	b.ne	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x164>  // b.any
 17c:	cmp	x10, x11
 180:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 184:	ldr	w10, [x9], #4
 188:	cmp	x23, x9
 18c:	str	w10, [x8], #4
 190:	b.ne	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.any
 194:	add	x22, x8, #0x4
 198:	cbz	x20, 1a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1a4>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZdlPv>
 1a4:	add	x8, x21, x24, lsl #2
 1a8:	stp	x21, x22, [x19, #72]
 1ac:	str	x8, [x19, #88]
 1b0:	ldp	x20, x19, [sp, #64]
 1b4:	ldp	x22, x21, [sp, #48]
 1b8:	ldp	x24, x23, [sp, #32]
 1bc:	ldr	x25, [sp, #16]
 1c0:	ldp	x29, x30, [sp], #80
 1c4:	ret
 1c8:	bl	0 <abort>
 1cc:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
 1d0:	add	x0, x0, #0x0
 1d4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x1ac>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x198>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x114>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xfc>  // b.none
  d4:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xfc>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	sub	x9, x8, x21
  ec:	add	x9, x20, x9
  f0:	cmp	x9, x8
  f4:	b.ne	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x110>  // b.any
  f8:	b	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x114>
  fc:	mov	x8, x21
 100:	sub	x9, x8, x21
 104:	add	x9, x20, x9
 108:	cmp	x9, x8
 10c:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x114>  // b.none
 110:	str	x9, [x19, #8]
 114:	mov	x20, xzr
 118:	mov	w21, #0x1                   	// #1
 11c:	b	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x138>
 120:	ldr	x10, [x8]
 124:	bic	x9, x10, x9
 128:	add	x20, x20, #0x1
 12c:	cmp	x20, #0x100
 130:	str	x9, [x8]
 134:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x184>  // b.none
 138:	mov	x0, sp
 13c:	str	x19, [sp]
 140:	strb	w20, [sp, #8]
 144:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 148:	ldrb	w9, [x19, #120]
 14c:	lsr	x8, x20, #3
 150:	and	x8, x8, #0x1ffffffffffffff8
 154:	and	w10, w0, #0x1
 158:	add	x8, x19, x8
 15c:	add	x8, x8, #0x80
 160:	cmp	w9, w10
 164:	lsl	x9, x21, x20
 168:	b.eq	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x120>  // b.none
 16c:	ldr	x10, [x8]
 170:	orr	x9, x10, x9
 174:	add	x20, x20, #0x1
 178:	cmp	x20, #0x100
 17c:	str	x9, [x8]
 180:	b.ne	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x138>  // b.any
 184:	ldp	x20, x19, [sp, #48]
 188:	ldr	x21, [sp, #32]
 18c:	ldp	x29, x30, [sp, #16]
 190:	add	sp, sp, #0x40
 194:	ret
 198:	ldr	x21, [x19, #8]
 19c:	add	x20, x8, #0x1
 1a0:	cmp	x21, x20
 1a4:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x114>  // b.none
 1a8:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xcc>
 1ac:	mov	x21, x20
 1b0:	add	x20, x8, #0x1
 1b4:	cmp	x21, x20
 1b8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x114>  // b.none
 1bc:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xcc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #72]
  18:	cbz	x0, 20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x20>
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x20, x21, [x19, #48]
  24:	cmp	x20, x21
  28:	b.ne	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x74>  // b.any
  2c:	cbz	x20, 38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x38>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	ldp	x20, x21, [x19, #24]
  3c:	cmp	x20, x21
  40:	b.ne	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xac>  // b.any
  44:	cbz	x20, 50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x50>
  48:	mov	x0, x20
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19]
  54:	cbz	x0, d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xd8>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <_ZdlPv>
  68:	add	x20, x20, #0x40
  6c:	cmp	x21, x20
  70:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xc0>  // b.none
  74:	ldr	x0, [x20, #32]
  78:	add	x8, x20, #0x30
  7c:	cmp	x8, x0
  80:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x88>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	mov	x8, x20
  8c:	ldr	x0, [x8], #16
  90:	cmp	x8, x0
  94:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x68>  // b.none
  98:	bl	0 <_ZdlPv>
  9c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x68>
  a0:	add	x20, x20, #0x10
  a4:	cmp	x20, x21
  a8:	b.eq	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xcc>  // b.none
  ac:	ldr	x0, [x20], #16
  b0:	cmp	x0, x20
  b4:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xa0>  // b.none
  b8:	bl	0 <_ZdlPv>
  bc:	b	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xa0>
  c0:	ldr	x20, [x19, #48]
  c4:	cbnz	x20, 30 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x30>
  c8:	b	38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x38>
  cc:	ldr	x20, [x19, #24]
  d0:	cbnz	x20, 48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x48>
  d4:	b	50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x50>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x28, x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	ldr	x25, [x0]
  24:	ldrb	w1, [x0, #8]
  28:	mov	x19, x0
  2c:	ldp	x8, x9, [x25]
  30:	sub	x10, x9, x8
  34:	cmp	x10, #0x1
  38:	b.lt	64 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x64>  // b.tstop
  3c:	lsr	x11, x10, #1
  40:	add	x12, x8, x11
  44:	ldrb	w13, [x12], #1
  48:	mvn	x14, x11
  4c:	add	x10, x10, x14
  50:	cmp	w13, w1
  54:	csel	x10, x10, x11, cc  // cc = lo, ul, last
  58:	csel	x8, x12, x8, cc  // cc = lo, ul, last
  5c:	cmp	x10, #0x0
  60:	b.gt	3c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x3c>
  64:	cmp	x8, x9
  68:	b.eq	78 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x78>  // b.none
  6c:	ldrb	w8, [x8]
  70:	cmp	w1, w8
  74:	b.cs	174 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x174>  // b.hs, b.nlast
  78:	add	x0, x25, #0x68
  7c:	add	x8, sp, #0x20
  80:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  84:	ldp	x21, x22, [x25, #48]
  88:	cmp	x21, x22
  8c:	b.eq	130 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x130>  // b.none
  90:	ldp	x20, x23, [sp, #32]
  94:	mov	w24, #0x7fffffff            	// #2147483647
  98:	mov	x26, #0xffffffff80000000    	// #-2147483648
  9c:	mov	w27, #0x80000000            	// #-2147483648
  a0:	b	b8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xb8>
  a4:	cmp	w0, #0x1
  a8:	b.lt	270 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x270>  // b.tstop
  ac:	add	x21, x21, #0x40
  b0:	cmp	x22, x21
  b4:	b.eq	130 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x130>  // b.none
  b8:	ldr	x8, [x21, #8]
  bc:	subs	x28, x8, x23
  c0:	csel	x2, x23, x8, hi  // hi = pmore
  c4:	cbz	x2, e4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xe4>
  c8:	ldr	x0, [x21]
  cc:	mov	x1, x20
  d0:	bl	0 <memcmp>
  d4:	cbz	w0, e4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xe4>
  d8:	cmp	w0, #0x0
  dc:	b.gt	ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xac>
  e0:	b	fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>
  e4:	cmp	x28, x24
  e8:	b.gt	ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xac>
  ec:	cmp	x28, x26
  f0:	csel	w0, w28, w27, gt
  f4:	cmp	w0, #0x0
  f8:	b.gt	ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xac>
  fc:	ldr	x8, [x21, #40]
 100:	subs	x28, x23, x8
 104:	csel	x2, x8, x23, hi  // hi = pmore
 108:	cbz	x2, 11c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x11c>
 10c:	ldr	x1, [x21, #32]
 110:	mov	x0, x20
 114:	bl	0 <memcmp>
 118:	cbnz	w0, a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>
 11c:	cmp	x28, x24
 120:	b.gt	ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xac>
 124:	cmp	x28, x26
 128:	csel	w0, w28, w27, gt
 12c:	b	a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>
 130:	ldr	x0, [x25, #112]
 134:	ldrb	w21, [x19, #8]
 138:	ldr	w22, [x25, #96]
 13c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 140:	ldr	x8, [x0, #48]
 144:	ldrh	w8, [x8, x21, lsl #1]
 148:	and	w8, w8, w22
 14c:	tst	w8, #0xffff
 150:	b.ne	270 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x270>  // b.any
 154:	tbz	w22, #16, 1a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1a0>
 158:	ldrb	w8, [x0, #56]
 15c:	mov	x20, x0
 160:	cbz	w8, 17c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x17c>
 164:	ldrb	w0, [x20, #152]
 168:	cmp	w21, w0, uxtb
 16c:	b.ne	1a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1a0>  // b.any
 170:	b	270 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x270>
 174:	mov	w19, #0x1                   	// #1
 178:	b	28c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x28c>
 17c:	mov	x0, x20
 180:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 184:	ldr	x8, [x20]
 188:	mov	w1, #0x5f                  	// #95
 18c:	mov	x0, x20
 190:	ldr	x8, [x8, #48]
 194:	blr	x8
 198:	cmp	w21, w0, uxtb
 19c:	b.eq	270 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x270>  // b.none
 1a0:	ldr	x23, [x25, #112]
 1a4:	ldp	x20, x21, [x25, #24]
 1a8:	mov	x0, x23
 1ac:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1b0:	mov	x24, x0
 1b4:	mov	w0, #0x1                   	// #1
 1b8:	mov	w26, #0x1                   	// #1
 1bc:	bl	0 <_Znwm>
 1c0:	ldrb	w8, [x19, #8]
 1c4:	mov	x2, x0
 1c8:	mov	x22, x0
 1cc:	mov	x0, x24
 1d0:	strb	w8, [x2], #1
 1d4:	ldr	x8, [x24]
 1d8:	mov	x1, x22
 1dc:	ldr	x8, [x8, #40]
 1e0:	blr	x8
 1e4:	mov	x0, x23
 1e8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 1ec:	ldrb	w9, [x22]
 1f0:	sub	x8, x29, #0x20
 1f4:	add	x23, x8, #0x10
 1f8:	stp	x23, x26, [x29, #-32]
 1fc:	sturb	w9, [x29, #-16]
 200:	sturb	wzr, [x29, #-15]
 204:	ldr	x9, [x0]
 208:	add	x2, x8, #0x11
 20c:	mov	x8, sp
 210:	mov	x1, x23
 214:	ldr	x9, [x9, #24]
 218:	mov	x24, sp
 21c:	blr	x9
 220:	ldur	x0, [x29, #-32]
 224:	cmp	x0, x23
 228:	b.eq	230 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x230>  // b.none
 22c:	bl	0 <_ZdlPv>
 230:	mov	x0, x22
 234:	bl	0 <_ZdlPv>
 238:	mov	x2, sp
 23c:	mov	x0, x20
 240:	mov	x1, x21
 244:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 248:	ldr	x8, [sp]
 24c:	ldr	x21, [x25, #32]
 250:	add	x9, x24, #0x10
 254:	mov	x20, x0
 258:	cmp	x8, x9
 25c:	b.eq	268 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x268>  // b.none
 260:	mov	x0, x8
 264:	bl	0 <_ZdlPv>
 268:	cmp	x21, x20
 26c:	b.eq	2b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2b0>  // b.none
 270:	mov	w19, #0x1                   	// #1
 274:	ldr	x0, [sp, #32]
 278:	add	x8, sp, #0x20
 27c:	add	x8, x8, #0x10
 280:	cmp	x0, x8
 284:	b.eq	28c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x28c>  // b.none
 288:	bl	0 <_ZdlPv>
 28c:	mov	w0, w19
 290:	ldp	x20, x19, [sp, #176]
 294:	ldp	x22, x21, [sp, #160]
 298:	ldp	x24, x23, [sp, #144]
 29c:	ldp	x26, x25, [sp, #128]
 2a0:	ldp	x28, x27, [sp, #112]
 2a4:	ldp	x29, x30, [sp, #96]
 2a8:	add	sp, sp, #0xc0
 2ac:	ret
 2b0:	ldp	x21, x22, [x25, #72]
 2b4:	cmp	x21, x22
 2b8:	b.ne	2f4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2f4>  // b.any
 2bc:	mov	w19, wzr
 2c0:	b	274 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x274>
 2c4:	mov	x0, x20
 2c8:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 2cc:	ldr	x8, [x20]
 2d0:	mov	w1, #0x5f                  	// #95
 2d4:	mov	x0, x20
 2d8:	ldr	x8, [x8, #48]
 2dc:	blr	x8
 2e0:	cmp	w23, w0, uxtb
 2e4:	b.ne	270 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x270>  // b.any
 2e8:	add	x21, x21, #0x4
 2ec:	cmp	x22, x21
 2f0:	b.eq	2bc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2bc>  // b.none
 2f4:	ldr	x0, [x25, #112]
 2f8:	ldrb	w23, [x19, #8]
 2fc:	ldr	w24, [x21]
 300:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 304:	ldr	x8, [x0, #48]
 308:	ldrh	w8, [x8, x23, lsl #1]
 30c:	and	w8, w8, w24
 310:	tst	w8, #0xffff
 314:	b.ne	2e8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2e8>  // b.any
 318:	tbz	w24, #16, 270 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x270>
 31c:	ldrb	w8, [x0, #56]
 320:	mov	x20, x0
 324:	cbz	w8, 2c4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2c4>
 328:	ldrb	w0, [x20, #152]
 32c:	cmp	w23, w0, uxtb
 330:	b.eq	2e8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2e8>  // b.none
 334:	b	270 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x270>

Disassembly of section .text._ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc:

0000000000000000 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x24, x23, [sp, #96]
   c:	stp	x22, x21, [sp, #112]
  10:	stp	x20, x19, [sp, #128]
  14:	add	x29, sp, #0x50
  18:	mov	x19, x8
  1c:	add	x8, sp, #0x8
  20:	mov	w2, w1
  24:	mov	x20, x0
  28:	add	x23, x8, #0x10
  2c:	add	x0, sp, #0x8
  30:	mov	w1, #0x1                   	// #1
  34:	str	x23, [sp, #8]
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  3c:	ldr	x0, [x20]
  40:	ldp	x21, x22, [sp, #8]
  44:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  48:	add	x8, sp, #0x28
  4c:	mov	x20, x0
  50:	cmp	x22, #0xf
  54:	add	x24, x8, #0x10
  58:	str	x24, [sp, #40]
  5c:	stur	x22, [x29, #-8]
  60:	b.ls	88 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0x88>  // b.plast
  64:	add	x0, sp, #0x28
  68:	sub	x1, x29, #0x8
  6c:	mov	x2, xzr
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  74:	ldur	x8, [x29, #-8]
  78:	str	x0, [sp, #40]
  7c:	str	x8, [sp, #56]
  80:	cbnz	x22, 90 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0x90>
  84:	b	b0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0xb0>
  88:	mov	x0, x24
  8c:	cbz	x22, b0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0xb0>
  90:	cmp	x22, #0x1
  94:	b.ne	a4 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0xa4>  // b.any
  98:	ldrb	w8, [x21]
  9c:	strb	w8, [x0]
  a0:	b	b0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0xb0>
  a4:	mov	x1, x21
  a8:	mov	x2, x22
  ac:	bl	0 <memcpy>
  b0:	ldur	x8, [x29, #-8]
  b4:	ldr	x9, [sp, #40]
  b8:	mov	x0, x20
  bc:	str	x8, [sp, #48]
  c0:	strb	wzr, [x9, x8]
  c4:	ldr	x8, [x20]
  c8:	ldp	x1, x9, [sp, #40]
  cc:	ldr	x10, [x8, #24]
  d0:	add	x2, x1, x9
  d4:	mov	x8, x19
  d8:	blr	x10
  dc:	ldr	x0, [sp, #40]
  e0:	cmp	x0, x24
  e4:	b.eq	ec <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0xec>  // b.none
  e8:	bl	0 <_ZdlPv>
  ec:	ldr	x0, [sp, #8]
  f0:	cmp	x0, x23
  f4:	b.eq	fc <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0xfc>  // b.none
  f8:	bl	0 <_ZdlPv>
  fc:	ldp	x20, x19, [sp, #128]
 100:	ldp	x22, x21, [sp, #112]
 104:	ldp	x24, x23, [sp, #96]
 108:	ldp	x29, x30, [sp, #80]
 10c:	add	sp, sp, #0x90
 110:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	w2, #0x3
  10:	mov	x19, x0
  14:	b.eq	44 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x44>  // b.none
  18:	mov	x20, x1
  1c:	cmp	w2, #0x2
  20:	b.eq	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>  // b.any
  2c:	ldr	x8, [x20]
  30:	str	x8, [x19]
  34:	ldp	x20, x19, [sp, #16]
  38:	mov	w0, wzr
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	ldr	x19, [x19]
  48:	cbz	x19, 34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  54:	mov	x0, x19
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #16]
  60:	mov	w0, wzr
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	mov	w0, #0xa0                  	// #160
  70:	bl	0 <_Znwm>
  74:	ldr	x1, [x20]
  78:	mov	x20, x0
  7c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  80:	str	x20, [x19]
  84:	ldp	x20, x19, [sp, #16]
  88:	mov	w0, wzr
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x9, x8, [x1]
  18:	mov	x20, x1
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	subs	x21, x8, x9
  28:	str	xzr, [x0, #16]
  2c:	b.eq	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x44>  // b.none
  30:	tbnz	x21, #63, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1e8>
  34:	mov	x0, x21
  38:	bl	0 <_Znwm>
  3c:	mov	x22, x0
  40:	b	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x48>
  44:	mov	x22, xzr
  48:	add	x8, x22, x21
  4c:	stp	x22, x22, [x19]
  50:	str	x8, [x19, #16]
  54:	ldp	x1, x8, [x20]
  58:	subs	x21, x8, x1
  5c:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x6c>  // b.none
  60:	mov	x0, x22
  64:	mov	x2, x21
  68:	bl	0 <memmove>
  6c:	add	x8, x22, x21
  70:	add	x0, x19, #0x18
  74:	add	x1, x20, #0x18
  78:	str	x8, [x19, #8]
  7c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_>
  80:	ldp	x9, x8, [x20, #48]
  84:	stp	xzr, xzr, [x19, #48]
  88:	str	xzr, [x19, #64]
  8c:	subs	x0, x8, x9
  90:	asr	x22, x0, #6
  94:	b.eq	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xac>  // b.none
  98:	lsr	x8, x22, #57
  9c:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1e8>
  a0:	bl	0 <_Znwm>
  a4:	mov	x21, x0
  a8:	b	b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xb0>
  ac:	mov	x21, xzr
  b0:	add	x8, x21, x22, lsl #6
  b4:	stp	x21, x21, [x19, #48]
  b8:	str	x8, [x19, #64]
  bc:	ldp	x22, x23, [x20, #48]
  c0:	cmp	x22, x23
  c4:	b.eq	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xe4>  // b.none
  c8:	mov	x0, x21
  cc:	mov	x1, x22
  d0:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_>
  d4:	add	x22, x22, #0x40
  d8:	cmp	x23, x22
  dc:	add	x21, x21, #0x40
  e0:	b.ne	c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xc8>  // b.any
  e4:	str	x21, [x19, #56]
  e8:	ldp	x9, x8, [x20, #72]
  ec:	stp	xzr, xzr, [x19, #72]
  f0:	str	xzr, [x19, #88]
  f4:	subs	x0, x8, x9
  f8:	asr	x21, x0, #2
  fc:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x10c>  // b.none
 100:	lsr	x8, x21, #61
 104:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1e8>
 108:	bl	0 <_Znwm>
 10c:	add	x8, x0, x21, lsl #2
 110:	stp	x0, x0, [x19, #72]
 114:	str	x8, [x19, #88]
 118:	ldp	x10, x8, [x20, #72]
 11c:	cmp	x10, x8
 120:	b.eq	13c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x13c>  // b.none
 124:	sub	x9, x8, x10
 128:	sub	x9, x9, #0x4
 12c:	cmp	x9, #0x1c
 130:	b.cs	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x144>  // b.hs, b.nlast
 134:	mov	x9, x0
 138:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1b0>
 13c:	mov	x9, x0
 140:	b	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1c0>
 144:	and	x11, x9, #0xfffffffffffffffc
 148:	add	x11, x11, #0x4
 14c:	add	x12, x10, x11
 150:	cmp	x0, x12
 154:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 158:	add	x11, x0, x11
 15c:	cmp	x10, x11
 160:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 164:	mov	x9, x0
 168:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1b0>
 16c:	lsr	x9, x9, #2
 170:	add	x11, x9, #0x1
 174:	and	x12, x11, #0x7ffffffffffffff8
 178:	lsl	x14, x12, #2
 17c:	add	x13, x10, #0x10
 180:	add	x9, x0, x14
 184:	add	x10, x10, x14
 188:	add	x14, x0, #0x10
 18c:	mov	x15, x12
 190:	ldp	q0, q1, [x13, #-16]
 194:	add	x13, x13, #0x20
 198:	subs	x15, x15, #0x8
 19c:	stp	q0, q1, [x14, #-16]
 1a0:	add	x14, x14, #0x20
 1a4:	b.ne	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x190>  // b.any
 1a8:	cmp	x11, x12
 1ac:	b.eq	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1c0>  // b.none
 1b0:	ldr	w11, [x10], #4
 1b4:	cmp	x8, x10
 1b8:	str	w11, [x9], #4
 1bc:	b.ne	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1b0>  // b.any
 1c0:	str	x9, [x19, #80]
 1c4:	ldp	q1, q0, [x20, #128]
 1c8:	ldp	q3, q2, [x20, #96]
 1cc:	stp	q1, q0, [x19, #128]
 1d0:	stp	q3, q2, [x19, #96]
 1d4:	ldp	x20, x19, [sp, #48]
 1d8:	ldp	x22, x21, [sp, #32]
 1dc:	ldr	x23, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #64
 1e4:	ret
 1e8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_:

0000000000000000 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldp	x21, x22, [x1]
  24:	mov	x20, x1
  28:	cbnz	x21, 30 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x30>
  2c:	cbnz	x22, 114 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x114>
  30:	cmp	x22, #0x10
  34:	str	x22, [sp, #8]
  38:	b.cc	58 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x58>  // b.lo, b.ul, b.last
  3c:	add	x1, sp, #0x8
  40:	mov	x0, x19
  44:	mov	x2, xzr
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  4c:	str	x0, [x19]
  50:	ldr	x8, [sp, #8]
  54:	str	x8, [x19, #16]
  58:	cbz	x22, 7c <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x7c>
  5c:	cmp	x22, #0x1
  60:	b.ne	70 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x70>  // b.any
  64:	ldrb	w8, [x21]
  68:	strb	w8, [x0]
  6c:	b	7c <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x7c>
  70:	mov	x1, x21
  74:	mov	x2, x22
  78:	bl	0 <memcpy>
  7c:	ldr	x9, [sp, #8]
  80:	ldr	x10, [x19]
  84:	add	x0, x19, #0x30
  88:	mov	x8, x19
  8c:	str	x9, [x19, #8]
  90:	strb	wzr, [x10, x9]
  94:	str	x0, [x8, #32]!
  98:	ldp	x21, x20, [x20, #32]
  9c:	cbnz	x21, a4 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xa4>
  a0:	cbnz	x20, 114 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x114>
  a4:	cmp	x20, #0x10
  a8:	str	x20, [sp, #8]
  ac:	b.cc	cc <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xcc>  // b.lo, b.ul, b.last
  b0:	add	x1, sp, #0x8
  b4:	mov	x0, x8
  b8:	mov	x2, xzr
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c0:	str	x0, [x19, #32]
  c4:	ldr	x8, [sp, #8]
  c8:	str	x8, [x19, #48]
  cc:	cbz	x20, f0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xf0>
  d0:	cmp	x20, #0x1
  d4:	b.ne	e4 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xe4>  // b.any
  d8:	ldrb	w8, [x21]
  dc:	strb	w8, [x0]
  e0:	b	f0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xf0>
  e4:	mov	x1, x21
  e8:	mov	x2, x20
  ec:	bl	0 <memcpy>
  f0:	ldr	x8, [sp, #8]
  f4:	ldr	x9, [x19, #32]
  f8:	str	x8, [x19, #40]
  fc:	strb	wzr, [x9, x8]
 100:	ldp	x20, x19, [sp, #48]
 104:	ldp	x22, x21, [sp, #32]
 108:	ldp	x29, x30, [sp, #16]
 10c:	add	sp, sp, #0x40
 110:	ret
 114:	adrp	x0, 0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x8, x9, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	mov	w20, w2
  28:	add	x2, x8, x9
  2c:	mov	w3, #0x1                   	// #1
  30:	mov	x1, x8
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  38:	mov	x22, x0
  3c:	tst	w22, #0xffff
  40:	b.ne	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x48>  // b.any
  44:	tbz	w22, #16, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1c8>
  48:	tbz	w20, #0, 6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x6c>
  4c:	ldp	x23, x8, [x19, #80]
  50:	cmp	x23, x8
  54:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x88>  // b.none
  58:	str	w22, [x23]
  5c:	ldr	x8, [x19, #80]
  60:	add	x8, x8, #0x4
  64:	str	x8, [x19, #80]
  68:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  6c:	ldrh	w8, [x19, #96]
  70:	ldrb	w9, [x19, #98]
  74:	orr	w8, w8, w22
  78:	orr	w9, w9, w22, lsr #16
  7c:	strh	w8, [x19, #96]
  80:	strb	w9, [x19, #98]
  84:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  88:	ldr	x20, [x19, #72]
  8c:	mov	x9, #0x7ffffffffffffffc    	// #9223372036854775804
  90:	sub	x8, x23, x20
  94:	cmp	x8, x9
  98:	b.eq	1cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1cc>  // b.none
  9c:	asr	x25, x8, #2
  a0:	cmp	x8, #0x0
  a4:	csinc	x8, x25, xzr, ne  // ne = any
  a8:	adds	x8, x8, x25
  ac:	lsr	x10, x8, #61
  b0:	cset	w9, cs  // cs = hs, nlast
  b4:	cmp	x10, #0x0
  b8:	cset	w10, ne  // ne = any
  bc:	orr	w9, w9, w10
  c0:	cmp	w9, #0x0
  c4:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  c8:	csel	x24, x9, x8, ne  // ne = any
  cc:	cbz	x24, f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0xf0>
  d0:	lsl	x0, x24, #2
  d4:	bl	0 <_Znwm>
  d8:	mov	x21, x0
  dc:	subs	x9, x23, x20
  e0:	mov	x8, x21
  e4:	str	w22, [x21, x25, lsl #2]
  e8:	b.ne	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x104>  // b.any
  ec:	b	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>
  f0:	mov	x21, xzr
  f4:	subs	x9, x23, x20
  f8:	mov	x8, x21
  fc:	str	w22, [x21, x25, lsl #2]
 100:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 104:	sub	x10, x9, #0x4
 108:	cmp	x10, #0x1c
 10c:	mov	x8, x21
 110:	mov	x9, x20
 114:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 118:	and	x8, x10, #0xfffffffffffffffc
 11c:	add	x8, x8, #0x4
 120:	add	x9, x20, x8
 124:	cmp	x21, x9
 128:	b.cs	140 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x140>  // b.hs, b.nlast
 12c:	add	x8, x21, x8
 130:	cmp	x20, x8
 134:	mov	x8, x21
 138:	mov	x9, x20
 13c:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 140:	lsr	x8, x10, #2
 144:	add	x10, x8, #0x1
 148:	and	x11, x10, #0x7ffffffffffffff8
 14c:	lsl	x9, x11, #2
 150:	add	x12, x20, #0x10
 154:	add	x8, x21, x9
 158:	add	x9, x20, x9
 15c:	add	x13, x21, #0x10
 160:	mov	x14, x11
 164:	ldp	q0, q1, [x12, #-16]
 168:	add	x12, x12, #0x20
 16c:	subs	x14, x14, #0x8
 170:	stp	q0, q1, [x13, #-16]
 174:	add	x13, x13, #0x20
 178:	b.ne	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x164>  // b.any
 17c:	cmp	x10, x11
 180:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 184:	ldr	w10, [x9], #4
 188:	cmp	x23, x9
 18c:	str	w10, [x8], #4
 190:	b.ne	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.any
 194:	add	x22, x8, #0x4
 198:	cbz	x20, 1a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1a4>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZdlPv>
 1a4:	add	x8, x21, x24, lsl #2
 1a8:	stp	x21, x22, [x19, #72]
 1ac:	str	x8, [x19, #88]
 1b0:	ldp	x20, x19, [sp, #64]
 1b4:	ldp	x22, x21, [sp, #48]
 1b8:	ldp	x24, x23, [sp, #32]
 1bc:	ldr	x25, [sp, #16]
 1c0:	ldp	x29, x30, [sp], #80
 1c4:	ret
 1c8:	bl	0 <abort>
 1cc:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
 1d0:	add	x0, x0, #0x0
 1d4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x1ac>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x198>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x114>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xfc>  // b.none
  d4:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xfc>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	sub	x9, x8, x21
  ec:	add	x9, x20, x9
  f0:	cmp	x9, x8
  f4:	b.ne	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x110>  // b.any
  f8:	b	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x114>
  fc:	mov	x8, x21
 100:	sub	x9, x8, x21
 104:	add	x9, x20, x9
 108:	cmp	x9, x8
 10c:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x114>  // b.none
 110:	str	x9, [x19, #8]
 114:	mov	x20, xzr
 118:	mov	w21, #0x1                   	// #1
 11c:	b	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x138>
 120:	ldr	x10, [x8]
 124:	bic	x9, x10, x9
 128:	add	x20, x20, #0x1
 12c:	cmp	x20, #0x100
 130:	str	x9, [x8]
 134:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x184>  // b.none
 138:	mov	x0, sp
 13c:	str	x19, [sp]
 140:	strb	w20, [sp, #8]
 144:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 148:	ldrb	w9, [x19, #120]
 14c:	lsr	x8, x20, #3
 150:	and	x8, x8, #0x1ffffffffffffff8
 154:	and	w10, w0, #0x1
 158:	add	x8, x19, x8
 15c:	add	x8, x8, #0x80
 160:	cmp	w9, w10
 164:	lsl	x9, x21, x20
 168:	b.eq	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x120>  // b.none
 16c:	ldr	x10, [x8]
 170:	orr	x9, x10, x9
 174:	add	x20, x20, #0x1
 178:	cmp	x20, #0x100
 17c:	str	x9, [x8]
 180:	b.ne	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x138>  // b.any
 184:	ldp	x20, x19, [sp, #48]
 188:	ldr	x21, [sp, #32]
 18c:	ldp	x29, x30, [sp, #16]
 190:	add	sp, sp, #0x40
 194:	ret
 198:	ldr	x21, [x19, #8]
 19c:	add	x20, x8, #0x1
 1a0:	cmp	x21, x20
 1a4:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x114>  // b.none
 1a8:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xcc>
 1ac:	mov	x21, x20
 1b0:	add	x20, x8, #0x1
 1b4:	cmp	x21, x20
 1b8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x114>  // b.none
 1bc:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xcc>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #64]
   8:	str	x27, [sp, #80]
   c:	stp	x26, x25, [sp, #96]
  10:	stp	x24, x23, [sp, #112]
  14:	stp	x22, x21, [sp, #128]
  18:	stp	x20, x19, [sp, #144]
  1c:	add	x29, sp, #0x40
  20:	ldr	x25, [x0]
  24:	mov	x19, x0
  28:	ldrb	w20, [x19, #8]
  2c:	ldr	x0, [x25, #104]
  30:	ldp	x21, x22, [x25]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x8, [x0]
  3c:	mov	w1, w20
  40:	ldr	x8, [x8, #32]
  44:	blr	x8
  48:	sub	x8, x22, x21
  4c:	cmp	x8, #0x1
  50:	b.lt	7c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x7c>  // b.tstop
  54:	lsr	x9, x8, #1
  58:	add	x10, x21, x9
  5c:	ldrb	w11, [x10], #1
  60:	mvn	x12, x9
  64:	add	x8, x8, x12
  68:	cmp	w11, w0, uxtb
  6c:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  70:	csel	x21, x10, x21, cc  // cc = lo, ul, last
  74:	cmp	x8, #0x0
  78:	b.gt	54 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x54>
  7c:	cmp	x21, x22
  80:	b.eq	90 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x90>  // b.none
  84:	ldrb	w8, [x21]
  88:	cmp	w8, w0, uxtb
  8c:	b.ls	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.plast
  90:	ldp	x23, x24, [x25, #48]
  94:	ldrb	w20, [x19, #8]
  98:	cmp	x23, x24
  9c:	b.ne	b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xb0>  // b.any
  a0:	b	12c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x12c>
  a4:	add	x23, x23, #0x2
  a8:	cmp	x23, x24
  ac:	b.eq	128 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x128>  // b.none
  b0:	ldr	x1, [x25, #104]
  b4:	ldrb	w26, [x23]
  b8:	ldrb	w27, [x23, #1]
  bc:	add	x0, sp, #0x20
  c0:	bl	0 <_ZNSt6localeC1ERKS_>
  c4:	add	x0, sp, #0x20
  c8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  cc:	mov	x22, x0
  d0:	add	x0, sp, #0x20
  d4:	bl	0 <_ZNSt6localeD1Ev>
  d8:	ldr	x8, [x22]
  dc:	mov	x0, x22
  e0:	mov	w1, w20
  e4:	ldr	x8, [x8, #32]
  e8:	blr	x8
  ec:	ldr	x8, [x22]
  f0:	mov	w21, w0
  f4:	mov	x0, x22
  f8:	mov	w1, w20
  fc:	ldr	x8, [x8, #16]
 100:	blr	x8
 104:	cmp	w26, w21, uxtb
 108:	b.hi	114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>  // b.pmore
 10c:	cmp	w27, w21, uxtb
 110:	b.cs	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.hs, b.nlast
 114:	cmp	w27, w0, uxtb
 118:	b.cc	a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>  // b.lo, b.ul, b.last
 11c:	cmp	w26, w0, uxtb
 120:	b.hi	a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>  // b.pmore
 124:	b	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>
 128:	ldrb	w20, [x19, #8]
 12c:	ldr	x0, [x25, #112]
 130:	ldr	w22, [x25, #96]
 134:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 138:	ldr	x8, [x0, #48]
 13c:	ldrh	w8, [x8, w20, uxtw #1]
 140:	and	w8, w8, w22
 144:	tst	w8, #0xffff
 148:	b.ne	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.any
 14c:	tbz	w22, #16, 190 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x190>
 150:	ldrb	w8, [x0, #56]
 154:	mov	x21, x0
 158:	cbz	w8, 16c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x16c>
 15c:	ldrb	w0, [x21, #152]
 160:	cmp	w20, w0, uxtb
 164:	b.ne	190 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x190>  // b.any
 168:	b	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>
 16c:	mov	x0, x21
 170:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 174:	ldr	x8, [x21]
 178:	mov	w1, #0x5f                  	// #95
 17c:	mov	x0, x21
 180:	ldr	x8, [x8, #48]
 184:	blr	x8
 188:	cmp	w20, w0, uxtb
 18c:	b.eq	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.none
 190:	ldr	x23, [x25, #112]
 194:	ldp	x20, x21, [x25, #24]
 198:	mov	x0, x23
 19c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1a0:	mov	x24, x0
 1a4:	mov	w0, #0x1                   	// #1
 1a8:	mov	w26, #0x1                   	// #1
 1ac:	bl	0 <_Znwm>
 1b0:	ldrb	w8, [x19, #8]
 1b4:	mov	x2, x0
 1b8:	mov	x22, x0
 1bc:	mov	x0, x24
 1c0:	strb	w8, [x2], #1
 1c4:	ldr	x8, [x24]
 1c8:	mov	x1, x22
 1cc:	ldr	x8, [x8, #40]
 1d0:	blr	x8
 1d4:	mov	x0, x23
 1d8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 1dc:	ldrb	w9, [x22]
 1e0:	add	x8, sp, #0x20
 1e4:	add	x23, x8, #0x10
 1e8:	stp	x23, x26, [sp, #32]
 1ec:	strb	w9, [sp, #48]
 1f0:	strb	wzr, [sp, #49]
 1f4:	ldr	x9, [x0]
 1f8:	add	x2, x8, #0x11
 1fc:	mov	x8, sp
 200:	mov	x1, x23
 204:	ldr	x9, [x9, #24]
 208:	mov	x24, sp
 20c:	blr	x9
 210:	ldr	x0, [sp, #32]
 214:	cmp	x0, x23
 218:	b.eq	220 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x220>  // b.none
 21c:	bl	0 <_ZdlPv>
 220:	mov	x0, x22
 224:	bl	0 <_ZdlPv>
 228:	mov	x2, sp
 22c:	mov	x0, x20
 230:	mov	x1, x21
 234:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 238:	ldr	x8, [sp]
 23c:	ldr	x21, [x25, #32]
 240:	add	x9, x24, #0x10
 244:	mov	x20, x0
 248:	cmp	x8, x9
 24c:	b.eq	258 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x258>  // b.none
 250:	mov	x0, x8
 254:	bl	0 <_ZdlPv>
 258:	cmp	x21, x20
 25c:	b.eq	284 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x284>  // b.none
 260:	mov	w0, #0x1                   	// #1
 264:	ldp	x20, x19, [sp, #144]
 268:	ldp	x22, x21, [sp, #128]
 26c:	ldp	x24, x23, [sp, #112]
 270:	ldp	x26, x25, [sp, #96]
 274:	ldr	x27, [sp, #80]
 278:	ldp	x29, x30, [sp, #64]
 27c:	add	sp, sp, #0xa0
 280:	ret
 284:	ldp	x21, x22, [x25, #72]
 288:	cmp	x21, x22
 28c:	b.ne	2cc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2cc>  // b.any
 290:	mov	w0, wzr
 294:	b	264 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x264>
 298:	mov	x0, x20
 29c:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 2a0:	ldr	x8, [x20]
 2a4:	mov	w1, #0x5f                  	// #95
 2a8:	mov	x0, x20
 2ac:	ldr	x8, [x8, #48]
 2b0:	blr	x8
 2b4:	cmp	w23, w0, uxtb
 2b8:	b.ne	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.any
 2bc:	add	x21, x21, #0x4
 2c0:	cmp	x22, x21
 2c4:	mov	w0, wzr
 2c8:	b.eq	264 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x264>  // b.none
 2cc:	ldr	x0, [x25, #112]
 2d0:	ldrb	w23, [x19, #8]
 2d4:	ldr	w24, [x21]
 2d8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2dc:	ldr	x8, [x0, #48]
 2e0:	ldrh	w8, [x8, x23, lsl #1]
 2e4:	and	w8, w8, w24
 2e8:	tst	w8, #0xffff
 2ec:	b.ne	2bc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2bc>  // b.any
 2f0:	tbz	w24, #16, 260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>
 2f4:	ldrb	w8, [x0, #56]
 2f8:	mov	x20, x0
 2fc:	cbz	w8, 298 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x298>
 300:	ldrb	w0, [x20, #152]
 304:	cmp	w23, w0, uxtb
 308:	b.eq	2bc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2bc>  // b.none
 30c:	b	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #48]
  54:	cbz	x0, 5c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x5c>
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x21, [x19, #24]
  60:	cmp	x20, x21
  64:	b.ne	78 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x78>  // b.any
  68:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
  6c:	add	x20, x20, #0x10
  70:	cmp	x20, x21
  74:	b.eq	a8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa8>  // b.none
  78:	ldr	x0, [x20], #16
  7c:	cmp	x0, x20
  80:	b.eq	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  8c:	mov	w0, #0xa0                  	// #160
  90:	bl	0 <_Znwm>
  94:	ldr	x1, [x20]
  98:	mov	x20, x0
  9c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a0:	str	x20, [x19]
  a4:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  a8:	ldr	x20, [x19, #24]
  ac:	cbz	x20, b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xb8>
  b0:	mov	x0, x20
  b4:	bl	0 <_ZdlPv>
  b8:	ldr	x0, [x19]
  bc:	cbz	x0, c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc4>
  c0:	bl	0 <_ZdlPv>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZdlPv>
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldr	x21, [sp, #16]
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	subs	x21, x8, x9
  24:	str	xzr, [x0, #16]
  28:	b.eq	40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x40>  // b.none
  2c:	tbnz	x21, #63, 254 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x254>
  30:	mov	x0, x21
  34:	bl	0 <_Znwm>
  38:	mov	x22, x0
  3c:	b	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x44>
  40:	mov	x22, xzr
  44:	add	x8, x22, x21
  48:	stp	x22, x22, [x19]
  4c:	str	x8, [x19, #16]
  50:	ldp	x1, x8, [x20]
  54:	subs	x21, x8, x1
  58:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x68>  // b.none
  5c:	mov	x0, x22
  60:	mov	x2, x21
  64:	bl	0 <memmove>
  68:	add	x8, x22, x21
  6c:	add	x0, x19, #0x18
  70:	add	x1, x20, #0x18
  74:	str	x8, [x19, #8]
  78:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_>
  7c:	ldp	x9, x8, [x20, #48]
  80:	stp	xzr, xzr, [x19, #48]
  84:	str	xzr, [x19, #64]
  88:	subs	x0, x8, x9
  8c:	asr	x21, x0, #1
  90:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0xa0>  // b.none
  94:	lsr	x8, x21, #62
  98:	cbnz	x8, 254 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x254>
  9c:	bl	0 <_Znwm>
  a0:	add	x8, x0, x21, lsl #1
  a4:	stp	x0, x0, [x19, #48]
  a8:	str	x8, [x19, #64]
  ac:	ldp	x10, x8, [x20, #48]
  b0:	cmp	x10, x8
  b4:	b.eq	d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0xd0>  // b.none
  b8:	sub	x9, x8, x10
  bc:	sub	x9, x9, #0x2
  c0:	cmp	x9, #0x1e
  c4:	b.cs	d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0xd8>  // b.hs, b.nlast
  c8:	mov	x9, x0
  cc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x144>
  d0:	mov	x9, x0
  d4:	b	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x154>
  d8:	and	x11, x9, #0xfffffffffffffffe
  dc:	add	x11, x11, #0x2
  e0:	add	x12, x10, x11
  e4:	cmp	x0, x12
  e8:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  ec:	add	x11, x0, x11
  f0:	cmp	x10, x11
  f4:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  f8:	mov	x9, x0
  fc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x144>
 100:	lsr	x9, x9, #1
 104:	add	x11, x9, #0x1
 108:	and	x12, x11, #0xfffffffffffffff0
 10c:	lsl	x14, x12, #1
 110:	add	x13, x10, #0x10
 114:	add	x9, x0, x14
 118:	add	x10, x10, x14
 11c:	add	x14, x0, #0x10
 120:	mov	x15, x12
 124:	ldp	q0, q1, [x13, #-16]
 128:	add	x13, x13, #0x20
 12c:	subs	x15, x15, #0x10
 130:	stp	q0, q1, [x14, #-16]
 134:	add	x14, x14, #0x20
 138:	b.ne	124 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x124>  // b.any
 13c:	cmp	x11, x12
 140:	b.eq	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x154>  // b.none
 144:	ldrh	w11, [x10], #2
 148:	cmp	x8, x10
 14c:	strh	w11, [x9], #2
 150:	b.ne	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x144>  // b.any
 154:	str	x9, [x19, #56]
 158:	ldp	x9, x8, [x20, #72]
 15c:	stp	xzr, xzr, [x19, #72]
 160:	str	xzr, [x19, #88]
 164:	subs	x0, x8, x9
 168:	asr	x21, x0, #2
 16c:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x17c>  // b.none
 170:	lsr	x8, x21, #61
 174:	cbnz	x8, 254 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x254>
 178:	bl	0 <_Znwm>
 17c:	add	x8, x0, x21, lsl #2
 180:	stp	x0, x0, [x19, #72]
 184:	str	x8, [x19, #88]
 188:	ldp	x10, x8, [x20, #72]
 18c:	cmp	x10, x8
 190:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1ac>  // b.none
 194:	sub	x9, x8, x10
 198:	sub	x9, x9, #0x4
 19c:	cmp	x9, #0x1c
 1a0:	b.cs	1b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1b4>  // b.hs, b.nlast
 1a4:	mov	x9, x0
 1a8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x220>
 1ac:	mov	x9, x0
 1b0:	b	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x230>
 1b4:	and	x11, x9, #0xfffffffffffffffc
 1b8:	add	x11, x11, #0x4
 1bc:	add	x12, x10, x11
 1c0:	cmp	x0, x12
 1c4:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1c8:	add	x11, x0, x11
 1cc:	cmp	x10, x11
 1d0:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1d4:	mov	x9, x0
 1d8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x220>
 1dc:	lsr	x9, x9, #2
 1e0:	add	x11, x9, #0x1
 1e4:	and	x12, x11, #0x7ffffffffffffff8
 1e8:	lsl	x14, x12, #2
 1ec:	add	x13, x10, #0x10
 1f0:	add	x9, x0, x14
 1f4:	add	x10, x10, x14
 1f8:	add	x14, x0, #0x10
 1fc:	mov	x15, x12
 200:	ldp	q0, q1, [x13, #-16]
 204:	add	x13, x13, #0x20
 208:	subs	x15, x15, #0x8
 20c:	stp	q0, q1, [x14, #-16]
 210:	add	x14, x14, #0x20
 214:	b.ne	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x200>  // b.any
 218:	cmp	x11, x12
 21c:	b.eq	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x230>  // b.none
 220:	ldr	w11, [x10], #4
 224:	cmp	x8, x10
 228:	str	w11, [x9], #4
 22c:	b.ne	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x220>  // b.any
 230:	str	x9, [x19, #80]
 234:	ldp	q1, q0, [x20, #128]
 238:	ldp	q3, q2, [x20, #96]
 23c:	stp	q1, q0, [x19, #128]
 240:	stp	q3, q2, [x19, #96]
 244:	ldp	x20, x19, [sp, #32]
 248:	ldp	x22, x21, [sp, #16]
 24c:	ldp	x29, x30, [sp], #48
 250:	ret
 254:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x8, x9, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	mov	w20, w2
  28:	add	x2, x8, x9
  2c:	mov	w3, #0x1                   	// #1
  30:	mov	x1, x8
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  38:	mov	x22, x0
  3c:	tst	w22, #0xffff
  40:	b.ne	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x48>  // b.any
  44:	tbz	w22, #16, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1c8>
  48:	tbz	w20, #0, 6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x6c>
  4c:	ldp	x23, x8, [x19, #80]
  50:	cmp	x23, x8
  54:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x88>  // b.none
  58:	str	w22, [x23]
  5c:	ldr	x8, [x19, #80]
  60:	add	x8, x8, #0x4
  64:	str	x8, [x19, #80]
  68:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  6c:	ldrh	w8, [x19, #96]
  70:	ldrb	w9, [x19, #98]
  74:	orr	w8, w8, w22
  78:	orr	w9, w9, w22, lsr #16
  7c:	strh	w8, [x19, #96]
  80:	strb	w9, [x19, #98]
  84:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1b0>
  88:	ldr	x20, [x19, #72]
  8c:	mov	x9, #0x7ffffffffffffffc    	// #9223372036854775804
  90:	sub	x8, x23, x20
  94:	cmp	x8, x9
  98:	b.eq	1cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1cc>  // b.none
  9c:	asr	x25, x8, #2
  a0:	cmp	x8, #0x0
  a4:	csinc	x8, x25, xzr, ne  // ne = any
  a8:	adds	x8, x8, x25
  ac:	lsr	x10, x8, #61
  b0:	cset	w9, cs  // cs = hs, nlast
  b4:	cmp	x10, #0x0
  b8:	cset	w10, ne  // ne = any
  bc:	orr	w9, w9, w10
  c0:	cmp	w9, #0x0
  c4:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
  c8:	csel	x24, x9, x8, ne  // ne = any
  cc:	cbz	x24, f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0xf0>
  d0:	lsl	x0, x24, #2
  d4:	bl	0 <_Znwm>
  d8:	mov	x21, x0
  dc:	subs	x9, x23, x20
  e0:	mov	x8, x21
  e4:	str	w22, [x21, x25, lsl #2]
  e8:	b.ne	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x104>  // b.any
  ec:	b	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>
  f0:	mov	x21, xzr
  f4:	subs	x9, x23, x20
  f8:	mov	x8, x21
  fc:	str	w22, [x21, x25, lsl #2]
 100:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 104:	sub	x10, x9, #0x4
 108:	cmp	x10, #0x1c
 10c:	mov	x8, x21
 110:	mov	x9, x20
 114:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 118:	and	x8, x10, #0xfffffffffffffffc
 11c:	add	x8, x8, #0x4
 120:	add	x9, x20, x8
 124:	cmp	x21, x9
 128:	b.cs	140 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x140>  // b.hs, b.nlast
 12c:	add	x8, x21, x8
 130:	cmp	x20, x8
 134:	mov	x8, x21
 138:	mov	x9, x20
 13c:	b.cc	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.lo, b.ul, b.last
 140:	lsr	x8, x10, #2
 144:	add	x10, x8, #0x1
 148:	and	x11, x10, #0x7ffffffffffffff8
 14c:	lsl	x9, x11, #2
 150:	add	x12, x20, #0x10
 154:	add	x8, x21, x9
 158:	add	x9, x20, x9
 15c:	add	x13, x21, #0x10
 160:	mov	x14, x11
 164:	ldp	q0, q1, [x12, #-16]
 168:	add	x12, x12, #0x20
 16c:	subs	x14, x14, #0x8
 170:	stp	q0, q1, [x13, #-16]
 174:	add	x13, x13, #0x20
 178:	b.ne	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x164>  // b.any
 17c:	cmp	x10, x11
 180:	b.eq	194 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x194>  // b.none
 184:	ldr	w10, [x9], #4
 188:	cmp	x23, x9
 18c:	str	w10, [x8], #4
 190:	b.ne	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x184>  // b.any
 194:	add	x22, x8, #0x4
 198:	cbz	x20, 1a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x1a4>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZdlPv>
 1a4:	add	x8, x21, x24, lsl #2
 1a8:	stp	x21, x22, [x19, #72]
 1ac:	str	x8, [x19, #88]
 1b0:	ldp	x20, x19, [sp, #64]
 1b4:	ldp	x22, x21, [sp, #48]
 1b8:	ldp	x24, x23, [sp, #32]
 1bc:	ldr	x25, [sp, #16]
 1c0:	ldp	x29, x30, [sp], #80
 1c4:	ret
 1c8:	bl	0 <abort>
 1cc:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
 1d0:	add	x0, x0, #0x0
 1d4:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x1ac>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x198>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x114>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xfc>  // b.none
  d4:	b.eq	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xfc>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	sub	x9, x8, x21
  ec:	add	x9, x20, x9
  f0:	cmp	x9, x8
  f4:	b.ne	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x110>  // b.any
  f8:	b	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x114>
  fc:	mov	x8, x21
 100:	sub	x9, x8, x21
 104:	add	x9, x20, x9
 108:	cmp	x9, x8
 10c:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x114>  // b.none
 110:	str	x9, [x19, #8]
 114:	mov	x20, xzr
 118:	mov	w21, #0x1                   	// #1
 11c:	b	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x138>
 120:	ldr	x10, [x8]
 124:	bic	x9, x10, x9
 128:	add	x20, x20, #0x1
 12c:	cmp	x20, #0x100
 130:	str	x9, [x8]
 134:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x184>  // b.none
 138:	mov	x0, sp
 13c:	str	x19, [sp]
 140:	strb	w20, [sp, #8]
 144:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 148:	ldrb	w9, [x19, #120]
 14c:	lsr	x8, x20, #3
 150:	and	x8, x8, #0x1ffffffffffffff8
 154:	and	w10, w0, #0x1
 158:	add	x8, x19, x8
 15c:	add	x8, x8, #0x80
 160:	cmp	w9, w10
 164:	lsl	x9, x21, x20
 168:	b.eq	120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x120>  // b.none
 16c:	ldr	x10, [x8]
 170:	orr	x9, x10, x9
 174:	add	x20, x20, #0x1
 178:	cmp	x20, #0x100
 17c:	str	x9, [x8]
 180:	b.ne	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x138>  // b.any
 184:	ldp	x20, x19, [sp, #48]
 188:	ldr	x21, [sp, #32]
 18c:	ldp	x29, x30, [sp, #16]
 190:	add	sp, sp, #0x40
 194:	ret
 198:	ldr	x21, [x19, #8]
 19c:	add	x20, x8, #0x1
 1a0:	cmp	x21, x20
 1a4:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x114>  // b.none
 1a8:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xcc>
 1ac:	mov	x21, x20
 1b0:	add	x20, x8, #0x1
 1b4:	cmp	x21, x20
 1b8:	b.eq	114 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x114>  // b.none
 1bc:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xcc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #72]
  18:	cbz	x0, 20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x20>
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x20, x21, [x19, #48]
  24:	cmp	x20, x21
  28:	b.ne	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x74>  // b.any
  2c:	cbz	x20, 38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x38>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	ldp	x20, x21, [x19, #24]
  3c:	cmp	x20, x21
  40:	b.ne	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xac>  // b.any
  44:	cbz	x20, 50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x50>
  48:	mov	x0, x20
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19]
  54:	cbz	x0, d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xd8>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <_ZdlPv>
  68:	add	x20, x20, #0x40
  6c:	cmp	x21, x20
  70:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xc0>  // b.none
  74:	ldr	x0, [x20, #32]
  78:	add	x8, x20, #0x30
  7c:	cmp	x8, x0
  80:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x88>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	mov	x8, x20
  8c:	ldr	x0, [x8], #16
  90:	cmp	x8, x0
  94:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x68>  // b.none
  98:	bl	0 <_ZdlPv>
  9c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x68>
  a0:	add	x20, x20, #0x10
  a4:	cmp	x20, x21
  a8:	b.eq	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xcc>  // b.none
  ac:	ldr	x0, [x20], #16
  b0:	cmp	x0, x20
  b4:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xa0>  // b.none
  b8:	bl	0 <_ZdlPv>
  bc:	b	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xa0>
  c0:	ldr	x20, [x19, #48]
  c4:	cbnz	x20, 30 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x30>
  c8:	b	38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x38>
  cc:	ldr	x20, [x19, #24]
  d0:	cbnz	x20, 48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x48>
  d4:	b	50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x50>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x28, x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	ldr	x25, [x0]
  24:	mov	x19, x0
  28:	mov	x20, x25
  2c:	ldp	x22, x23, [x25]
  30:	ldr	x0, [x20, #104]!
  34:	ldrb	w21, [x19, #8]
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x8, [x0]
  40:	mov	w1, w21
  44:	ldr	x8, [x8, #32]
  48:	blr	x8
  4c:	sub	x8, x23, x22
  50:	cmp	x8, #0x1
  54:	b.lt	80 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x80>  // b.tstop
  58:	lsr	x9, x8, #1
  5c:	add	x10, x22, x9
  60:	ldrb	w11, [x10], #1
  64:	mvn	x12, x9
  68:	add	x8, x8, x12
  6c:	cmp	w11, w0, uxtb
  70:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  74:	csel	x22, x10, x22, cc  // cc = lo, ul, last
  78:	cmp	x8, #0x0
  7c:	b.gt	58 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x58>
  80:	cmp	x22, x23
  84:	b.eq	94 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x94>  // b.none
  88:	ldrb	w8, [x22]
  8c:	cmp	w8, w0, uxtb
  90:	b.ls	184 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x184>  // b.plast
  94:	ldrb	w1, [x19, #8]
  98:	add	x8, sp, #0x20
  9c:	mov	x0, x20
  a0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a4:	ldp	x24, x26, [x25, #48]
  a8:	b	b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xb0>
  ac:	add	x24, x24, #0x40
  b0:	cmp	x24, x26
  b4:	b.eq	140 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x140>  // b.none
  b8:	ldr	x8, [x24]
  bc:	ldr	x9, [x24, #32]
  c0:	ldr	x10, [sp, #32]
  c4:	ldr	x1, [x20]
  c8:	ldrb	w27, [x8]
  cc:	ldrb	w28, [x9]
  d0:	ldrb	w22, [x10]
  d4:	sub	x0, x29, #0x20
  d8:	bl	0 <_ZNSt6localeC1ERKS_>
  dc:	sub	x0, x29, #0x20
  e0:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  e4:	mov	x23, x0
  e8:	sub	x0, x29, #0x20
  ec:	bl	0 <_ZNSt6localeD1Ev>
  f0:	ldr	x8, [x23]
  f4:	mov	x0, x23
  f8:	mov	w1, w22
  fc:	ldr	x8, [x8, #32]
 100:	blr	x8
 104:	ldr	x8, [x23]
 108:	mov	w21, w0
 10c:	mov	x0, x23
 110:	mov	w1, w22
 114:	ldr	x8, [x8, #16]
 118:	blr	x8
 11c:	cmp	w27, w21, uxtb
 120:	b.hi	12c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x12c>  // b.pmore
 124:	cmp	w28, w21, uxtb
 128:	b.cs	280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>  // b.hs, b.nlast
 12c:	cmp	w28, w0, uxtb
 130:	b.cc	ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xac>  // b.lo, b.ul, b.last
 134:	cmp	w27, w0, uxtb
 138:	b.hi	ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xac>  // b.pmore
 13c:	b	280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>
 140:	ldr	x0, [x25, #112]
 144:	ldrb	w21, [x19, #8]
 148:	ldr	w22, [x25, #96]
 14c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 150:	ldr	x8, [x0, #48]
 154:	ldrh	w8, [x8, x21, lsl #1]
 158:	and	w8, w8, w22
 15c:	tst	w8, #0xffff
 160:	b.ne	280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>  // b.any
 164:	tbz	w22, #16, 1b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1b0>
 168:	ldrb	w8, [x0, #56]
 16c:	mov	x20, x0
 170:	cbz	w8, 18c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x18c>
 174:	ldrb	w0, [x20, #152]
 178:	cmp	w21, w0, uxtb
 17c:	b.ne	1b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1b0>  // b.any
 180:	b	280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>
 184:	mov	w20, #0x1                   	// #1
 188:	b	29c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x29c>
 18c:	mov	x0, x20
 190:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 194:	ldr	x8, [x20]
 198:	mov	w1, #0x5f                  	// #95
 19c:	mov	x0, x20
 1a0:	ldr	x8, [x8, #48]
 1a4:	blr	x8
 1a8:	cmp	w21, w0, uxtb
 1ac:	b.eq	280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>  // b.none
 1b0:	ldr	x23, [x25, #112]
 1b4:	ldp	x20, x21, [x25, #24]
 1b8:	mov	x0, x23
 1bc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1c0:	mov	x24, x0
 1c4:	mov	w0, #0x1                   	// #1
 1c8:	mov	w26, #0x1                   	// #1
 1cc:	bl	0 <_Znwm>
 1d0:	ldrb	w8, [x19, #8]
 1d4:	mov	x2, x0
 1d8:	mov	x22, x0
 1dc:	mov	x0, x24
 1e0:	strb	w8, [x2], #1
 1e4:	ldr	x8, [x24]
 1e8:	mov	x1, x22
 1ec:	ldr	x8, [x8, #40]
 1f0:	blr	x8
 1f4:	mov	x0, x23
 1f8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 1fc:	ldrb	w9, [x22]
 200:	sub	x8, x29, #0x20
 204:	add	x23, x8, #0x10
 208:	stp	x23, x26, [x29, #-32]
 20c:	sturb	w9, [x29, #-16]
 210:	sturb	wzr, [x29, #-15]
 214:	ldr	x9, [x0]
 218:	add	x2, x8, #0x11
 21c:	mov	x8, sp
 220:	mov	x1, x23
 224:	ldr	x9, [x9, #24]
 228:	mov	x24, sp
 22c:	blr	x9
 230:	ldur	x0, [x29, #-32]
 234:	cmp	x0, x23
 238:	b.eq	240 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x240>  // b.none
 23c:	bl	0 <_ZdlPv>
 240:	mov	x0, x22
 244:	bl	0 <_ZdlPv>
 248:	mov	x2, sp
 24c:	mov	x0, x20
 250:	mov	x1, x21
 254:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 258:	ldr	x8, [sp]
 25c:	ldr	x21, [x25, #32]
 260:	add	x9, x24, #0x10
 264:	mov	x20, x0
 268:	cmp	x8, x9
 26c:	b.eq	278 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x278>  // b.none
 270:	mov	x0, x8
 274:	bl	0 <_ZdlPv>
 278:	cmp	x21, x20
 27c:	b.eq	2c0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2c0>  // b.none
 280:	mov	w20, #0x1                   	// #1
 284:	ldr	x0, [sp, #32]
 288:	add	x8, sp, #0x20
 28c:	add	x8, x8, #0x10
 290:	cmp	x0, x8
 294:	b.eq	29c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x29c>  // b.none
 298:	bl	0 <_ZdlPv>
 29c:	mov	w0, w20
 2a0:	ldp	x20, x19, [sp, #176]
 2a4:	ldp	x22, x21, [sp, #160]
 2a8:	ldp	x24, x23, [sp, #144]
 2ac:	ldp	x26, x25, [sp, #128]
 2b0:	ldp	x28, x27, [sp, #112]
 2b4:	ldp	x29, x30, [sp, #96]
 2b8:	add	sp, sp, #0xc0
 2bc:	ret
 2c0:	ldp	x21, x22, [x25, #72]
 2c4:	cmp	x21, x22
 2c8:	b.ne	308 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x308>  // b.any
 2cc:	mov	w20, wzr
 2d0:	b	284 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x284>
 2d4:	mov	x0, x20
 2d8:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 2dc:	ldr	x8, [x20]
 2e0:	mov	w1, #0x5f                  	// #95
 2e4:	mov	x0, x20
 2e8:	ldr	x8, [x8, #48]
 2ec:	blr	x8
 2f0:	cmp	w23, w0, uxtb
 2f4:	b.ne	280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>  // b.any
 2f8:	add	x21, x21, #0x4
 2fc:	cmp	x22, x21
 300:	mov	w20, wzr
 304:	b.eq	284 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x284>  // b.none
 308:	ldr	x0, [x25, #112]
 30c:	ldrb	w23, [x19, #8]
 310:	ldr	w24, [x21]
 314:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 318:	ldr	x8, [x0, #48]
 31c:	ldrh	w8, [x8, x23, lsl #1]
 320:	and	w8, w8, w24
 324:	tst	w8, #0xffff
 328:	b.ne	2f8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2f8>  // b.any
 32c:	tbz	w24, #16, 280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>
 330:	ldrb	w8, [x0, #56]
 334:	mov	x20, x0
 338:	cbz	w8, 2d4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2d4>
 33c:	ldrb	w0, [x20, #152]
 340:	cmp	w23, w0, uxtb
 344:	b.eq	2f8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2f8>  // b.none
 348:	b	280 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x280>

Disassembly of section .text._ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc:

0000000000000000 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x24, x23, [sp, #96]
   c:	stp	x22, x21, [sp, #112]
  10:	stp	x20, x19, [sp, #128]
  14:	add	x29, sp, #0x50
  18:	mov	x19, x8
  1c:	add	x8, sp, #0x8
  20:	mov	w2, w1
  24:	mov	x20, x0
  28:	add	x23, x8, #0x10
  2c:	add	x0, sp, #0x8
  30:	mov	w1, #0x1                   	// #1
  34:	str	x23, [sp, #8]
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  3c:	ldr	x0, [x20]
  40:	ldp	x21, x22, [sp, #8]
  44:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  48:	add	x8, sp, #0x28
  4c:	mov	x20, x0
  50:	cmp	x22, #0xf
  54:	add	x24, x8, #0x10
  58:	str	x24, [sp, #40]
  5c:	stur	x22, [x29, #-8]
  60:	b.ls	88 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0x88>  // b.plast
  64:	add	x0, sp, #0x28
  68:	sub	x1, x29, #0x8
  6c:	mov	x2, xzr
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  74:	ldur	x8, [x29, #-8]
  78:	str	x0, [sp, #40]
  7c:	str	x8, [sp, #56]
  80:	cbnz	x22, 90 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0x90>
  84:	b	b0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0xb0>
  88:	mov	x0, x24
  8c:	cbz	x22, b0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0xb0>
  90:	cmp	x22, #0x1
  94:	b.ne	a4 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0xa4>  // b.any
  98:	ldrb	w8, [x21]
  9c:	strb	w8, [x0]
  a0:	b	b0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0xb0>
  a4:	mov	x1, x21
  a8:	mov	x2, x22
  ac:	bl	0 <memcpy>
  b0:	ldur	x8, [x29, #-8]
  b4:	ldr	x9, [sp, #40]
  b8:	mov	x0, x20
  bc:	str	x8, [sp, #48]
  c0:	strb	wzr, [x9, x8]
  c4:	ldr	x8, [x20]
  c8:	ldp	x1, x9, [sp, #40]
  cc:	ldr	x10, [x8, #24]
  d0:	add	x2, x1, x9
  d4:	mov	x8, x19
  d8:	blr	x10
  dc:	ldr	x0, [sp, #40]
  e0:	cmp	x0, x24
  e4:	b.eq	ec <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0xec>  // b.none
  e8:	bl	0 <_ZdlPv>
  ec:	ldr	x0, [sp, #8]
  f0:	cmp	x0, x23
  f4:	b.eq	fc <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0xfc>  // b.none
  f8:	bl	0 <_ZdlPv>
  fc:	ldp	x20, x19, [sp, #128]
 100:	ldp	x22, x21, [sp, #112]
 104:	ldp	x24, x23, [sp, #96]
 108:	ldp	x29, x30, [sp, #80]
 10c:	add	sp, sp, #0x90
 110:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	w2, #0x3
  10:	mov	x19, x0
  14:	b.eq	44 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x44>  // b.none
  18:	mov	x20, x1
  1c:	cmp	w2, #0x2
  20:	b.eq	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>  // b.any
  2c:	ldr	x8, [x20]
  30:	str	x8, [x19]
  34:	ldp	x20, x19, [sp, #16]
  38:	mov	w0, wzr
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	ldr	x19, [x19]
  48:	cbz	x19, 34 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x34>
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  54:	mov	x0, x19
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #16]
  60:	mov	w0, wzr
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	mov	w0, #0xa0                  	// #160
  70:	bl	0 <_Znwm>
  74:	ldr	x1, [x20]
  78:	mov	x20, x0
  7c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  80:	str	x20, [x19]
  84:	ldp	x20, x19, [sp, #16]
  88:	mov	w0, wzr
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x9, x8, [x1]
  18:	mov	x20, x1
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	subs	x21, x8, x9
  28:	str	xzr, [x0, #16]
  2c:	b.eq	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x44>  // b.none
  30:	tbnz	x21, #63, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1e8>
  34:	mov	x0, x21
  38:	bl	0 <_Znwm>
  3c:	mov	x22, x0
  40:	b	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x48>
  44:	mov	x22, xzr
  48:	add	x8, x22, x21
  4c:	stp	x22, x22, [x19]
  50:	str	x8, [x19, #16]
  54:	ldp	x1, x8, [x20]
  58:	subs	x21, x8, x1
  5c:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x6c>  // b.none
  60:	mov	x0, x22
  64:	mov	x2, x21
  68:	bl	0 <memmove>
  6c:	add	x8, x22, x21
  70:	add	x0, x19, #0x18
  74:	add	x1, x20, #0x18
  78:	str	x8, [x19, #8]
  7c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_>
  80:	ldp	x9, x8, [x20, #48]
  84:	stp	xzr, xzr, [x19, #48]
  88:	str	xzr, [x19, #64]
  8c:	subs	x0, x8, x9
  90:	asr	x22, x0, #6
  94:	b.eq	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xac>  // b.none
  98:	lsr	x8, x22, #57
  9c:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1e8>
  a0:	bl	0 <_Znwm>
  a4:	mov	x21, x0
  a8:	b	b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xb0>
  ac:	mov	x21, xzr
  b0:	add	x8, x21, x22, lsl #6
  b4:	stp	x21, x21, [x19, #48]
  b8:	str	x8, [x19, #64]
  bc:	ldp	x22, x23, [x20, #48]
  c0:	cmp	x22, x23
  c4:	b.eq	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xe4>  // b.none
  c8:	mov	x0, x21
  cc:	mov	x1, x22
  d0:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_>
  d4:	add	x22, x22, #0x40
  d8:	cmp	x23, x22
  dc:	add	x21, x21, #0x40
  e0:	b.ne	c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xc8>  // b.any
  e4:	str	x21, [x19, #56]
  e8:	ldp	x9, x8, [x20, #72]
  ec:	stp	xzr, xzr, [x19, #72]
  f0:	str	xzr, [x19, #88]
  f4:	subs	x0, x8, x9
  f8:	asr	x21, x0, #2
  fc:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x10c>  // b.none
 100:	lsr	x8, x21, #61
 104:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1e8>
 108:	bl	0 <_Znwm>
 10c:	add	x8, x0, x21, lsl #2
 110:	stp	x0, x0, [x19, #72]
 114:	str	x8, [x19, #88]
 118:	ldp	x10, x8, [x20, #72]
 11c:	cmp	x10, x8
 120:	b.eq	13c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x13c>  // b.none
 124:	sub	x9, x8, x10
 128:	sub	x9, x9, #0x4
 12c:	cmp	x9, #0x1c
 130:	b.cs	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x144>  // b.hs, b.nlast
 134:	mov	x9, x0
 138:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1b0>
 13c:	mov	x9, x0
 140:	b	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1c0>
 144:	and	x11, x9, #0xfffffffffffffffc
 148:	add	x11, x11, #0x4
 14c:	add	x12, x10, x11
 150:	cmp	x0, x12
 154:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 158:	add	x11, x0, x11
 15c:	cmp	x10, x11
 160:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 164:	mov	x9, x0
 168:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1b0>
 16c:	lsr	x9, x9, #2
 170:	add	x11, x9, #0x1
 174:	and	x12, x11, #0x7ffffffffffffff8
 178:	lsl	x14, x12, #2
 17c:	add	x13, x10, #0x10
 180:	add	x9, x0, x14
 184:	add	x10, x10, x14
 188:	add	x14, x0, #0x10
 18c:	mov	x15, x12
 190:	ldp	q0, q1, [x13, #-16]
 194:	add	x13, x13, #0x20
 198:	subs	x15, x15, #0x8
 19c:	stp	q0, q1, [x14, #-16]
 1a0:	add	x14, x14, #0x20
 1a4:	b.ne	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x190>  // b.any
 1a8:	cmp	x11, x12
 1ac:	b.eq	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1c0>  // b.none
 1b0:	ldr	w11, [x10], #4
 1b4:	cmp	x8, x10
 1b8:	str	w11, [x9], #4
 1bc:	b.ne	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1b0>  // b.any
 1c0:	str	x9, [x19, #80]
 1c4:	ldp	q1, q0, [x20, #128]
 1c8:	ldp	q3, q2, [x20, #96]
 1cc:	stp	q1, q0, [x19, #128]
 1d0:	stp	q3, q2, [x19, #96]
 1d4:	ldp	x20, x19, [sp, #48]
 1d8:	ldp	x22, x21, [sp, #32]
 1dc:	ldr	x23, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #64
 1e4:	ret
 1e8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	ldr	x9, [x0, #384]
  24:	add	x8, sp, #0x70
  28:	and	w10, w1, #0x1
  2c:	movi	v0.2d, #0x0
  30:	stur	wzr, [x8, #95]
  34:	stp	q0, q0, [sp, #176]
  38:	stp	q0, q0, [sp, #144]
  3c:	stp	q0, q0, [sp, #112]
  40:	strb	w10, [sp, #224]
  44:	str	x9, [sp, #216]
  48:	stur	q0, [x8, #120]
  4c:	stur	q0, [x8, #136]
  50:	strh	wzr, [sp, #108]
  54:	ldrb	w8, [x0]
  58:	mov	x19, x0
  5c:	tbnz	w8, #4, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  68:	tbz	w0, #0, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x84>
  6c:	mov	w8, #0x1                   	// #1
  70:	strb	w8, [sp, #108]
  74:	ldr	x8, [x19, #272]
  78:	ldrb	w8, [x8]
  7c:	strb	w8, [sp, #109]
  80:	b	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>
  84:	ldr	w8, [x19, #152]
  88:	cmp	w8, #0x1c
  8c:	b.ne	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>  // b.any
  90:	add	x1, x19, #0xd0
  94:	add	x0, x19, #0x110
  98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  9c:	ldp	x8, x9, [x19, #184]
  a0:	cmp	x8, x9
  a4:	b.eq	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xcc>  // b.none
  a8:	ldr	w8, [x19, #144]
  ac:	add	x0, x19, #0x8
  b0:	cmp	w8, #0x2
  b4:	b.eq	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe0>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xd8>  // b.none
  c0:	cbnz	w8, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  c8:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  cc:	mov	w8, #0x1b                  	// #27
  d0:	str	w8, [x19, #152]
  d4:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  dc:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  e4:	mov	w8, #0x2d01                	// #11521
  e8:	strh	w8, [sp, #108]
  ec:	add	x1, sp, #0x6c
  f0:	add	x2, sp, #0x70
  f4:	mov	x0, x19
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  fc:	tbnz	w0, #0, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>
 100:	ldrb	w8, [sp, #108]
 104:	cbz	w8, 1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1b8>
 108:	ldp	x8, x9, [sp, #120]
 10c:	ldrb	w25, [sp, #109]
 110:	add	x24, sp, #0x70
 114:	cmp	x8, x9
 118:	b.eq	130 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x130>  // b.none
 11c:	strb	w25, [x8]
 120:	ldr	x8, [sp, #120]
 124:	orr	x22, x24, #0x8
 128:	add	x8, x8, #0x1
 12c:	b	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1b4>
 130:	ldr	x20, [sp, #112]
 134:	sub	x22, x8, x20
 138:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 13c:	cmp	x22, x8
 140:	b.eq	374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x374>  // b.none
 144:	cmp	x22, #0x0
 148:	csinc	x9, x22, xzr, ne  // ne = any
 14c:	adds	x9, x9, x22
 150:	cset	w10, cs  // cs = hs, nlast
 154:	cmp	x9, #0x0
 158:	cset	w11, lt  // lt = tstop
 15c:	orr	w10, w10, w11
 160:	cmp	w10, #0x0
 164:	csel	x21, x8, x9, ne  // ne = any
 168:	cbz	x21, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x35c>
 16c:	mov	x0, x21
 170:	bl	0 <_Znwm>
 174:	mov	x23, x0
 178:	add	x26, x23, x22
 17c:	cmp	x22, #0x1
 180:	strb	w25, [x26]
 184:	b.lt	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x198>  // b.tstop
 188:	mov	x0, x23
 18c:	mov	x1, x20
 190:	mov	x2, x22
 194:	bl	0 <memmove>
 198:	add	x22, x24, #0x10
 19c:	add	x24, x26, #0x1
 1a0:	cbz	x20, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1ac>
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZdlPv>
 1ac:	add	x8, x23, x21
 1b0:	stp	x23, x24, [sp, #112]
 1b4:	str	x8, [x22]
 1b8:	add	x0, sp, #0x70
 1bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 1c0:	ldr	q0, [sp, #112]
 1c4:	ldr	x20, [x19, #256]
 1c8:	ldp	x21, x22, [sp, #144]
 1cc:	ldp	x23, x24, [sp, #176]
 1d0:	str	q0, [sp, #32]
 1d4:	ldr	q0, [sp, #128]
 1d8:	ldp	x25, x26, [sp, #192]
 1dc:	mov	w0, #0x98                  	// #152
 1e0:	stp	xzr, xzr, [sp, #128]
 1e4:	str	q0, [sp, #16]
 1e8:	ldr	q0, [sp, #160]
 1ec:	stp	xzr, xzr, [sp, #112]
 1f0:	stp	xzr, xzr, [sp, #144]
 1f4:	stp	xzr, xzr, [sp, #168]
 1f8:	str	q0, [sp]
 1fc:	str	xzr, [sp, #160]
 200:	stp	xzr, xzr, [sp, #184]
 204:	str	xzr, [sp, #200]
 208:	bl	0 <_Znwm>
 20c:	ldr	q0, [sp, #32]
 210:	ldr	x8, [sp, #256]
 214:	ldr	q2, [sp, #208]
 218:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 21c:	str	q0, [x0]
 220:	ldr	q0, [sp, #16]
 224:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 228:	stp	x21, x22, [x0, #32]
 22c:	stp	x23, x24, [x0, #64]
 230:	str	q0, [x0, #16]
 234:	ldr	q0, [sp]
 238:	stp	x25, x26, [x0, #80]
 23c:	add	x9, x9, #0x0
 240:	add	x10, x10, #0x0
 244:	str	q0, [x0, #48]
 248:	ldp	q1, q0, [sp, #224]
 24c:	str	x8, [x0, #144]
 250:	str	x0, [sp, #48]
 254:	add	x1, sp, #0x30
 258:	stp	q2, q1, [x0, #96]
 25c:	str	q0, [x0, #128]
 260:	mov	x0, x20
 264:	stp	x10, x9, [sp, #64]
 268:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 26c:	stp	x20, x0, [sp, #80]
 270:	str	x0, [sp, #96]
 274:	ldr	x9, [x19, #368]
 278:	ldr	x8, [x19, #352]
 27c:	sub	x9, x9, #0x18
 280:	cmp	x8, x9
 284:	b.eq	344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x344>  // b.none
 288:	ldr	x9, [sp, #96]
 28c:	ldr	q0, [sp, #80]
 290:	str	x9, [x8, #16]
 294:	str	q0, [x8]
 298:	ldr	x8, [x19, #352]
 29c:	add	x8, x8, #0x18
 2a0:	str	x8, [x19, #352]
 2a4:	ldr	x8, [sp, #64]
 2a8:	cbz	x8, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2bc>
 2ac:	add	x0, sp, #0x30
 2b0:	add	x1, sp, #0x30
 2b4:	mov	w2, #0x3                   	// #3
 2b8:	blr	x8
 2bc:	ldr	x0, [sp, #184]
 2c0:	cbz	x0, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2c8>
 2c4:	bl	0 <_ZdlPv>
 2c8:	ldr	x0, [sp, #160]
 2cc:	cbz	x0, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2d4>
 2d0:	bl	0 <_ZdlPv>
 2d4:	ldp	x19, x20, [sp, #136]
 2d8:	cmp	x19, x20
 2dc:	b.ne	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x324>  // b.any
 2e0:	cbz	x19, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2ec>
 2e4:	mov	x0, x19
 2e8:	bl	0 <_ZdlPv>
 2ec:	ldr	x0, [sp, #112]
 2f0:	cbz	x0, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2f8>
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldp	x20, x19, [sp, #352]
 2fc:	ldp	x22, x21, [sp, #336]
 300:	ldp	x24, x23, [sp, #320]
 304:	ldp	x26, x25, [sp, #304]
 308:	ldr	x28, [sp, #288]
 30c:	ldp	x29, x30, [sp, #272]
 310:	add	sp, sp, #0x170
 314:	ret
 318:	add	x19, x19, #0x10
 31c:	cmp	x19, x20
 320:	b.eq	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x338>  // b.none
 324:	ldr	x0, [x19], #16
 328:	cmp	x0, x19
 32c:	b.eq	318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x318>  // b.none
 330:	bl	0 <_ZdlPv>
 334:	b	318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x318>
 338:	ldr	x19, [sp, #136]
 33c:	cbnz	x19, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2e4>
 340:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2ec>
 344:	add	x0, x19, #0x130
 348:	add	x1, sp, #0x50
 34c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 350:	ldr	x8, [sp, #64]
 354:	cbnz	x8, 2ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2ac>
 358:	b	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2bc>
 35c:	mov	x23, xzr
 360:	add	x26, x23, x22
 364:	cmp	x22, #0x1
 368:	strb	w25, [x26]
 36c:	b.ge	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x188>  // b.tcont
 370:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x198>
 374:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 378:	add	x0, x0, #0x0
 37c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	sub	sp, sp, #0x1c0
  20:	ldr	x8, [x0, #384]
  24:	sub	x24, x29, #0xa0
  28:	and	w9, w1, #0x1
  2c:	movi	v0.2d, #0x0
  30:	stur	wzr, [x24, #95]
  34:	stp	q0, q0, [x29, #-96]
  38:	stp	q0, q0, [x29, #-128]
  3c:	stp	q0, q0, [x29, #-160]
  40:	sturb	w9, [x29, #-40]
  44:	stp	q0, q0, [x29, #-32]
  48:	stp	x8, x8, [x29, #-56]
  4c:	sturh	wzr, [x29, #-164]
  50:	ldrb	w8, [x0]
  54:	mov	x19, x0
  58:	tbnz	w8, #4, e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  64:	tbz	w0, #0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x80>
  68:	mov	w8, #0x1                   	// #1
  6c:	sturb	w8, [x29, #-164]
  70:	ldr	x8, [x19, #272]
  74:	ldrb	w8, [x8]
  78:	sturb	w8, [x29, #-163]
  7c:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>
  80:	ldr	w8, [x19, #152]
  84:	cmp	w8, #0x1c
  88:	b.ne	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>  // b.any
  8c:	add	x1, x19, #0xd0
  90:	add	x0, x19, #0x110
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  98:	ldp	x8, x9, [x19, #184]
  9c:	cmp	x8, x9
  a0:	b.eq	c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xc8>  // b.none
  a4:	ldr	w8, [x19, #144]
  a8:	add	x0, x19, #0x8
  ac:	cmp	w8, #0x2
  b0:	b.eq	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xdc>  // b.none
  b4:	cmp	w8, #0x1
  b8:	b.eq	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xd4>  // b.none
  bc:	cbnz	w8, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  c4:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  c8:	mov	w8, #0x1b                  	// #27
  cc:	str	w8, [x19, #152]
  d0:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  d8:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  e0:	mov	w8, #0x2d01                	// #11521
  e4:	sturh	w8, [x29, #-164]
  e8:	sub	x1, x29, #0xa4
  ec:	sub	x2, x29, #0xa0
  f0:	mov	x0, x19
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  f8:	tbnz	w0, #0, e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>
  fc:	ldurb	w8, [x29, #-164]
 100:	cbz	w8, 1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1b4>
 104:	ldp	x8, x9, [x29, #-152]
 108:	ldurb	w26, [x29, #-163]
 10c:	sub	x25, x29, #0xa0
 110:	cmp	x8, x9
 114:	b.eq	12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x12c>  // b.none
 118:	strb	w26, [x8]
 11c:	ldur	x8, [x29, #-152]
 120:	orr	x22, x25, #0x8
 124:	add	x8, x8, #0x1
 128:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1b0>
 12c:	ldur	x20, [x29, #-160]
 130:	sub	x22, x8, x20
 134:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 138:	cmp	x22, x8
 13c:	b.eq	34c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x34c>  // b.none
 140:	cmp	x22, #0x0
 144:	csinc	x9, x22, xzr, ne  // ne = any
 148:	adds	x9, x9, x22
 14c:	cset	w10, cs  // cs = hs, nlast
 150:	cmp	x9, #0x0
 154:	cset	w11, lt  // lt = tstop
 158:	orr	w10, w10, w11
 15c:	cmp	w10, #0x0
 160:	csel	x21, x8, x9, ne  // ne = any
 164:	cbz	x21, 334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x334>
 168:	mov	x0, x21
 16c:	bl	0 <_Znwm>
 170:	mov	x23, x0
 174:	add	x27, x23, x22
 178:	cmp	x22, #0x1
 17c:	strb	w26, [x27]
 180:	b.lt	194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x194>  // b.tstop
 184:	mov	x0, x23
 188:	mov	x1, x20
 18c:	mov	x2, x22
 190:	bl	0 <memmove>
 194:	add	x22, x25, #0x10
 198:	add	x25, x27, #0x1
 19c:	cbz	x20, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1a8>
 1a0:	mov	x0, x20
 1a4:	bl	0 <_ZdlPv>
 1a8:	add	x8, x23, x21
 1ac:	stp	x23, x25, [x29, #-160]
 1b0:	str	x8, [x22]
 1b4:	sub	x0, x29, #0xa0
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1bc:	ldur	q0, [x29, #-160]
 1c0:	ldr	x20, [x19, #256]
 1c4:	stp	xzr, xzr, [x29, #-160]
 1c8:	ldur	x21, [x29, #-144]
 1cc:	str	q0, [sp, #48]
 1d0:	ldur	q0, [x29, #-112]
 1d4:	ldur	x22, [x29, #-120]
 1d8:	ldp	q2, q3, [x29, #-32]
 1dc:	ldur	x23, [x29, #-96]
 1e0:	str	q0, [sp, #32]
 1e4:	ldur	q0, [x24, #24]
 1e8:	stp	xzr, xzr, [x29, #-128]
 1ec:	stp	xzr, xzr, [x29, #-144]
 1f0:	stp	xzr, xzr, [x29, #-112]
 1f4:	str	q0, [sp]
 1f8:	ldur	q0, [x24, #72]
 1fc:	ldur	x25, [x29, #-72]
 200:	mov	w0, #0xa0                  	// #160
 204:	stp	xzr, xzr, [x29, #-80]
 208:	str	q0, [sp, #16]
 20c:	ldp	q0, q1, [x29, #-64]
 210:	stp	xzr, xzr, [x29, #-96]
 214:	stp	q2, q3, [sp, #192]
 218:	stp	q0, q1, [sp, #160]
 21c:	bl	0 <_Znwm>
 220:	ldr	q0, [sp, #48]
 224:	ldp	q3, q2, [x29, #-64]
 228:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 22c:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 230:	str	q0, [x0]
 234:	ldr	q0, [sp]
 238:	str	x21, [x0, #16]
 23c:	str	x22, [x0, #40]
 240:	str	x23, [x0, #64]
 244:	stur	q0, [x0, #24]
 248:	ldr	q0, [sp, #32]
 24c:	str	x25, [x0, #88]
 250:	add	x8, x8, #0x0
 254:	add	x9, x9, #0x0
 258:	str	q0, [x0, #48]
 25c:	ldr	q0, [sp, #16]
 260:	stp	q3, q2, [x0, #96]
 264:	str	x0, [sp, #224]
 268:	add	x1, sp, #0xe0
 26c:	stur	q0, [x0, #72]
 270:	ldp	q1, q0, [x29, #-32]
 274:	stp	xzr, xzr, [sp, #64]
 278:	stp	xzr, xzr, [sp, #80]
 27c:	stp	xzr, xzr, [sp, #96]
 280:	stp	q1, q0, [x0, #128]
 284:	mov	x0, x20
 288:	stp	xzr, xzr, [sp, #112]
 28c:	stp	xzr, xzr, [sp, #128]
 290:	stp	xzr, xzr, [sp, #144]
 294:	stp	x9, x8, [sp, #240]
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 29c:	stp	x20, x0, [x29, #-192]
 2a0:	stur	x0, [x29, #-176]
 2a4:	ldr	x9, [x19, #368]
 2a8:	ldr	x8, [x19, #352]
 2ac:	sub	x9, x9, #0x18
 2b0:	cmp	x8, x9
 2b4:	b.eq	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x31c>  // b.none
 2b8:	ldur	x9, [x29, #-176]
 2bc:	ldur	q0, [x29, #-192]
 2c0:	str	x9, [x8, #16]
 2c4:	str	q0, [x8]
 2c8:	ldr	x8, [x19, #352]
 2cc:	add	x8, x8, #0x18
 2d0:	str	x8, [x19, #352]
 2d4:	ldr	x8, [sp, #240]
 2d8:	cbz	x8, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2ec>
 2dc:	add	x0, sp, #0xe0
 2e0:	add	x1, sp, #0xe0
 2e4:	mov	w2, #0x3                   	// #3
 2e8:	blr	x8
 2ec:	add	x0, sp, #0x40
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2f4:	sub	x0, x29, #0xa0
 2f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2fc:	add	sp, sp, #0x1c0
 300:	ldp	x20, x19, [sp, #80]
 304:	ldp	x22, x21, [sp, #64]
 308:	ldp	x24, x23, [sp, #48]
 30c:	ldp	x26, x25, [sp, #32]
 310:	ldp	x28, x27, [sp, #16]
 314:	ldp	x29, x30, [sp], #96
 318:	ret
 31c:	add	x0, x19, #0x130
 320:	sub	x1, x29, #0xc0
 324:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 328:	ldr	x8, [sp, #240]
 32c:	cbnz	x8, 2dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2dc>
 330:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2ec>
 334:	mov	x23, xzr
 338:	add	x27, x23, x22
 33c:	cmp	x22, #0x1
 340:	strb	w26, [x27]
 344:	b.ge	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x184>  // b.tcont
 348:	b	194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x194>
 34c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 350:	add	x0, x0, #0x0
 354:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	ldr	x8, [x0, #384]
  24:	and	w9, w1, #0x1
  28:	movi	v0.2d, #0x0
  2c:	stur	wzr, [sp, #207]
  30:	stp	q0, q0, [sp, #176]
  34:	stp	q0, q0, [sp, #144]
  38:	stp	q0, q0, [sp, #112]
  3c:	strb	w9, [sp, #232]
  40:	stp	q0, q0, [sp, #240]
  44:	stp	x8, x8, [sp, #216]
  48:	strh	wzr, [x29, #28]
  4c:	ldrb	w8, [x0]
  50:	mov	x19, x0
  54:	tbnz	w8, #4, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  60:	tbz	w0, #0, 7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x7c>
  64:	mov	w8, #0x1                   	// #1
  68:	strb	w8, [x29, #28]
  6c:	ldr	x8, [x19, #272]
  70:	ldrb	w8, [x8]
  74:	strb	w8, [x29, #29]
  78:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>
  7c:	ldr	w8, [x19, #152]
  80:	cmp	w8, #0x1c
  84:	b.ne	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>  // b.any
  88:	add	x1, x19, #0xd0
  8c:	add	x0, x19, #0x110
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  94:	ldp	x8, x9, [x19, #184]
  98:	cmp	x8, x9
  9c:	b.eq	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xc4>  // b.none
  a0:	ldr	w8, [x19, #144]
  a4:	add	x0, x19, #0x8
  a8:	cmp	w8, #0x2
  ac:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xd8>  // b.none
  b0:	cmp	w8, #0x1
  b4:	b.eq	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xd0>  // b.none
  b8:	cbnz	w8, dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  c0:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  c4:	mov	w8, #0x1b                  	// #27
  c8:	str	w8, [x19, #152]
  cc:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  d4:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  dc:	mov	w8, #0x2d01                	// #11521
  e0:	strh	w8, [x29, #28]
  e4:	add	x1, x29, #0x1c
  e8:	add	x2, sp, #0x70
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  f4:	tbnz	w0, #0, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>
  f8:	ldrb	w8, [x29, #28]
  fc:	cbz	w8, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1cc>
 100:	ldr	x0, [sp, #216]
 104:	ldrb	w20, [x29, #29]
 108:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 10c:	ldr	x8, [x0]
 110:	mov	w1, w20
 114:	ldr	x8, [x8, #32]
 118:	blr	x8
 11c:	ldp	x8, x9, [sp, #120]
 120:	mov	w21, w0
 124:	add	x25, sp, #0x70
 128:	cmp	x8, x9
 12c:	b.eq	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x144>  // b.none
 130:	strb	w21, [x8]
 134:	ldr	x8, [sp, #120]
 138:	orr	x21, x25, #0x8
 13c:	add	x8, x8, #0x1
 140:	b	1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1c8>
 144:	ldr	x20, [sp, #112]
 148:	sub	x23, x8, x20
 14c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 150:	cmp	x23, x8
 154:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x380>  // b.none
 158:	cmp	x23, #0x0
 15c:	csinc	x9, x23, xzr, ne  // ne = any
 160:	adds	x9, x9, x23
 164:	cset	w10, cs  // cs = hs, nlast
 168:	cmp	x9, #0x0
 16c:	cset	w11, lt  // lt = tstop
 170:	orr	w10, w10, w11
 174:	cmp	w10, #0x0
 178:	csel	x22, x8, x9, ne  // ne = any
 17c:	cbz	x22, 368 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x368>
 180:	mov	x0, x22
 184:	bl	0 <_Znwm>
 188:	mov	x24, x0
 18c:	add	x26, x24, x23
 190:	cmp	x23, #0x1
 194:	strb	w21, [x26]
 198:	b.lt	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1ac>  // b.tstop
 19c:	mov	x0, x24
 1a0:	mov	x1, x20
 1a4:	mov	x2, x23
 1a8:	bl	0 <memmove>
 1ac:	add	x21, x25, #0x10
 1b0:	add	x23, x26, #0x1
 1b4:	cbz	x20, 1c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1c0>
 1b8:	mov	x0, x20
 1bc:	bl	0 <_ZdlPv>
 1c0:	add	x8, x24, x22
 1c4:	stp	x24, x23, [sp, #112]
 1c8:	str	x8, [x21]
 1cc:	add	x0, sp, #0x70
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1d4:	ldr	q0, [sp, #112]
 1d8:	ldr	x20, [x19, #256]
 1dc:	ldp	x21, x22, [sp, #144]
 1e0:	ldp	x23, x24, [sp, #176]
 1e4:	str	q0, [sp, #32]
 1e8:	ldr	q0, [sp, #128]
 1ec:	ldp	x25, x26, [sp, #192]
 1f0:	mov	w0, #0xa0                  	// #160
 1f4:	stp	xzr, xzr, [sp, #128]
 1f8:	str	q0, [sp, #16]
 1fc:	ldr	q0, [sp, #160]
 200:	stp	xzr, xzr, [sp, #112]
 204:	stp	xzr, xzr, [sp, #144]
 208:	stp	xzr, xzr, [sp, #168]
 20c:	str	q0, [sp]
 210:	str	xzr, [sp, #160]
 214:	stp	xzr, xzr, [sp, #184]
 218:	str	xzr, [sp, #200]
 21c:	bl	0 <_Znwm>
 220:	ldr	q0, [sp, #32]
 224:	ldp	q3, q2, [sp, #208]
 228:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 22c:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 230:	str	q0, [x0]
 234:	ldr	q0, [sp, #16]
 238:	stp	x21, x22, [x0, #32]
 23c:	stp	x23, x24, [x0, #64]
 240:	stp	x25, x26, [x0, #80]
 244:	str	q0, [x0, #16]
 248:	ldr	q0, [sp]
 24c:	add	x8, x8, #0x0
 250:	add	x9, x9, #0x0
 254:	stp	q3, q2, [x0, #96]
 258:	str	q0, [x0, #48]
 25c:	ldp	q0, q1, [sp, #240]
 260:	str	x0, [sp, #56]
 264:	add	x1, sp, #0x38
 268:	stp	x9, x8, [sp, #72]
 26c:	stp	q0, q1, [x0, #128]
 270:	mov	x0, x20
 274:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 278:	stp	x20, x0, [sp, #88]
 27c:	str	x0, [sp, #104]
 280:	ldr	x9, [x19, #368]
 284:	ldr	x8, [x19, #352]
 288:	sub	x9, x9, #0x18
 28c:	cmp	x8, x9
 290:	b.eq	350 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x350>  // b.none
 294:	ldr	x9, [sp, #104]
 298:	ldur	q0, [sp, #88]
 29c:	str	x9, [x8, #16]
 2a0:	str	q0, [x8]
 2a4:	ldr	x8, [x19, #352]
 2a8:	add	x8, x8, #0x18
 2ac:	str	x8, [x19, #352]
 2b0:	ldr	x8, [sp, #72]
 2b4:	cbz	x8, 2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2c8>
 2b8:	add	x0, sp, #0x38
 2bc:	add	x1, sp, #0x38
 2c0:	mov	w2, #0x3                   	// #3
 2c4:	blr	x8
 2c8:	ldr	x0, [sp, #184]
 2cc:	cbz	x0, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2d4>
 2d0:	bl	0 <_ZdlPv>
 2d4:	ldr	x0, [sp, #160]
 2d8:	cbz	x0, 2e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2e0>
 2dc:	bl	0 <_ZdlPv>
 2e0:	ldp	x19, x20, [sp, #136]
 2e4:	cmp	x19, x20
 2e8:	b.ne	330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x330>  // b.any
 2ec:	cbz	x19, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2f8>
 2f0:	mov	x0, x19
 2f4:	bl	0 <_ZdlPv>
 2f8:	ldr	x0, [sp, #112]
 2fc:	cbz	x0, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x304>
 300:	bl	0 <_ZdlPv>
 304:	ldp	x20, x19, [sp, #352]
 308:	ldp	x22, x21, [sp, #336]
 30c:	ldp	x24, x23, [sp, #320]
 310:	ldp	x26, x25, [sp, #304]
 314:	ldr	x28, [sp, #288]
 318:	ldp	x29, x30, [sp, #272]
 31c:	add	sp, sp, #0x170
 320:	ret
 324:	add	x19, x19, #0x10
 328:	cmp	x19, x20
 32c:	b.eq	344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x344>  // b.none
 330:	ldr	x0, [x19], #16
 334:	cmp	x0, x19
 338:	b.eq	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x324>  // b.none
 33c:	bl	0 <_ZdlPv>
 340:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x324>
 344:	ldr	x19, [sp, #136]
 348:	cbnz	x19, 2f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2f0>
 34c:	b	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2f8>
 350:	add	x0, x19, #0x130
 354:	add	x1, sp, #0x58
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 35c:	ldr	x8, [sp, #72]
 360:	cbnz	x8, 2b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2b8>
 364:	b	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x2c8>
 368:	mov	x24, xzr
 36c:	add	x26, x24, x23
 370:	cmp	x23, #0x1
 374:	strb	w21, [x26]
 378:	b.ge	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x19c>  // b.tcont
 37c:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1ac>
 380:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 384:	add	x0, x0, #0x0
 388:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	sub	sp, sp, #0x1c0
  20:	ldr	x8, [x0, #384]
  24:	sub	x25, x29, #0xa0
  28:	and	w9, w1, #0x1
  2c:	movi	v0.2d, #0x0
  30:	stur	wzr, [x25, #95]
  34:	stp	q0, q0, [x29, #-96]
  38:	stp	q0, q0, [x29, #-128]
  3c:	stp	q0, q0, [x29, #-160]
  40:	sturb	w9, [x29, #-40]
  44:	stp	q0, q0, [x29, #-32]
  48:	stp	x8, x8, [x29, #-56]
  4c:	sturh	wzr, [x29, #-164]
  50:	ldrb	w8, [x0]
  54:	mov	x19, x0
  58:	tbnz	w8, #4, e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe8>
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  64:	tbz	w0, #0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x80>
  68:	mov	w8, #0x1                   	// #1
  6c:	sturb	w8, [x29, #-164]
  70:	ldr	x8, [x19, #272]
  74:	ldrb	w8, [x8]
  78:	sturb	w8, [x29, #-163]
  7c:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe8>
  80:	ldr	w8, [x19, #152]
  84:	cmp	w8, #0x1c
  88:	b.ne	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe8>  // b.any
  8c:	add	x1, x19, #0xd0
  90:	add	x0, x19, #0x110
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  98:	ldp	x8, x9, [x19, #184]
  9c:	cmp	x8, x9
  a0:	b.eq	c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xc8>  // b.none
  a4:	ldr	w8, [x19, #144]
  a8:	add	x0, x19, #0x8
  ac:	cmp	w8, #0x2
  b0:	b.eq	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xdc>  // b.none
  b4:	cmp	w8, #0x1
  b8:	b.eq	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xd4>  // b.none
  bc:	cbnz	w8, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe0>
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  c4:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe0>
  c8:	mov	w8, #0x1b                  	// #27
  cc:	str	w8, [x19, #152]
  d0:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe0>
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  d8:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe0>
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  e0:	mov	w8, #0x2d01                	// #11521
  e4:	sturh	w8, [x29, #-164]
  e8:	sub	x1, x29, #0xa4
  ec:	sub	x2, x29, #0xa0
  f0:	mov	x0, x19
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  f8:	tbnz	w0, #0, e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe8>
  fc:	ldurb	w8, [x29, #-164]
 100:	cbz	w8, 1d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1d0>
 104:	ldur	x0, [x29, #-56]
 108:	ldurb	w20, [x29, #-163]
 10c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 110:	ldr	x8, [x0]
 114:	mov	w1, w20
 118:	ldr	x8, [x8, #32]
 11c:	blr	x8
 120:	ldp	x8, x9, [x29, #-152]
 124:	mov	w21, w0
 128:	sub	x26, x29, #0xa0
 12c:	cmp	x8, x9
 130:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x148>  // b.none
 134:	strb	w21, [x8]
 138:	ldur	x8, [x29, #-152]
 13c:	orr	x21, x26, #0x8
 140:	add	x8, x8, #0x1
 144:	b	1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1cc>
 148:	ldur	x20, [x29, #-160]
 14c:	sub	x23, x8, x20
 150:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 154:	cmp	x23, x8
 158:	b.eq	368 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x368>  // b.none
 15c:	cmp	x23, #0x0
 160:	csinc	x9, x23, xzr, ne  // ne = any
 164:	adds	x9, x9, x23
 168:	cset	w10, cs  // cs = hs, nlast
 16c:	cmp	x9, #0x0
 170:	cset	w11, lt  // lt = tstop
 174:	orr	w10, w10, w11
 178:	cmp	w10, #0x0
 17c:	csel	x22, x8, x9, ne  // ne = any
 180:	cbz	x22, 350 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x350>
 184:	mov	x0, x22
 188:	bl	0 <_Znwm>
 18c:	mov	x24, x0
 190:	add	x27, x24, x23
 194:	cmp	x23, #0x1
 198:	strb	w21, [x27]
 19c:	b.lt	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1b0>  // b.tstop
 1a0:	mov	x0, x24
 1a4:	mov	x1, x20
 1a8:	mov	x2, x23
 1ac:	bl	0 <memmove>
 1b0:	add	x21, x26, #0x10
 1b4:	add	x23, x27, #0x1
 1b8:	cbz	x20, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1c4>
 1bc:	mov	x0, x20
 1c0:	bl	0 <_ZdlPv>
 1c4:	add	x8, x24, x22
 1c8:	stp	x24, x23, [x29, #-160]
 1cc:	str	x8, [x21]
 1d0:	sub	x0, x29, #0xa0
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1d8:	ldur	q0, [x29, #-160]
 1dc:	ldr	x20, [x19, #256]
 1e0:	stp	xzr, xzr, [x29, #-160]
 1e4:	ldur	x21, [x29, #-144]
 1e8:	str	q0, [sp, #48]
 1ec:	ldur	q0, [x29, #-112]
 1f0:	ldur	x22, [x29, #-120]
 1f4:	ldp	q2, q3, [x29, #-32]
 1f8:	ldur	x23, [x29, #-96]
 1fc:	str	q0, [sp, #32]
 200:	ldur	q0, [x25, #24]
 204:	stp	xzr, xzr, [x29, #-128]
 208:	stp	xzr, xzr, [x29, #-144]
 20c:	stp	xzr, xzr, [x29, #-112]
 210:	str	q0, [sp]
 214:	ldur	q0, [x25, #72]
 218:	ldur	x24, [x29, #-72]
 21c:	mov	w0, #0xa0                  	// #160
 220:	stp	xzr, xzr, [x29, #-80]
 224:	str	q0, [sp, #16]
 228:	ldp	q0, q1, [x29, #-64]
 22c:	stp	xzr, xzr, [x29, #-96]
 230:	stp	q2, q3, [sp, #192]
 234:	stp	q0, q1, [sp, #160]
 238:	bl	0 <_Znwm>
 23c:	ldr	q0, [sp, #48]
 240:	ldp	q3, q2, [x29, #-64]
 244:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 248:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 24c:	str	q0, [x0]
 250:	ldr	q0, [sp]
 254:	str	x21, [x0, #16]
 258:	str	x22, [x0, #40]
 25c:	str	x23, [x0, #64]
 260:	stur	q0, [x0, #24]
 264:	ldr	q0, [sp, #32]
 268:	str	x24, [x0, #88]
 26c:	add	x8, x8, #0x0
 270:	add	x9, x9, #0x0
 274:	str	q0, [x0, #48]
 278:	ldr	q0, [sp, #16]
 27c:	stp	q3, q2, [x0, #96]
 280:	str	x0, [sp, #224]
 284:	add	x1, sp, #0xe0
 288:	stur	q0, [x0, #72]
 28c:	ldp	q1, q0, [x29, #-32]
 290:	stp	xzr, xzr, [sp, #64]
 294:	stp	xzr, xzr, [sp, #80]
 298:	stp	xzr, xzr, [sp, #96]
 29c:	stp	q1, q0, [x0, #128]
 2a0:	mov	x0, x20
 2a4:	stp	xzr, xzr, [sp, #112]
 2a8:	stp	xzr, xzr, [sp, #128]
 2ac:	stp	xzr, xzr, [sp, #144]
 2b0:	stp	x9, x8, [sp, #240]
 2b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 2b8:	stp	x20, x0, [x29, #-192]
 2bc:	stur	x0, [x29, #-176]
 2c0:	ldr	x9, [x19, #368]
 2c4:	ldr	x8, [x19, #352]
 2c8:	sub	x9, x9, #0x18
 2cc:	cmp	x8, x9
 2d0:	b.eq	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x338>  // b.none
 2d4:	ldur	x9, [x29, #-176]
 2d8:	ldur	q0, [x29, #-192]
 2dc:	str	x9, [x8, #16]
 2e0:	str	q0, [x8]
 2e4:	ldr	x8, [x19, #352]
 2e8:	add	x8, x8, #0x18
 2ec:	str	x8, [x19, #352]
 2f0:	ldr	x8, [sp, #240]
 2f4:	cbz	x8, 308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x308>
 2f8:	add	x0, sp, #0xe0
 2fc:	add	x1, sp, #0xe0
 300:	mov	w2, #0x3                   	// #3
 304:	blr	x8
 308:	add	x0, sp, #0x40
 30c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 310:	sub	x0, x29, #0xa0
 314:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 318:	add	sp, sp, #0x1c0
 31c:	ldp	x20, x19, [sp, #80]
 320:	ldp	x22, x21, [sp, #64]
 324:	ldp	x24, x23, [sp, #48]
 328:	ldp	x26, x25, [sp, #32]
 32c:	ldp	x28, x27, [sp, #16]
 330:	ldp	x29, x30, [sp], #96
 334:	ret
 338:	add	x0, x19, #0x130
 33c:	sub	x1, x29, #0xc0
 340:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 344:	ldr	x8, [sp, #240]
 348:	cbnz	x8, 2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x2f8>
 34c:	b	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x308>
 350:	mov	x24, xzr
 354:	add	x27, x24, x23
 358:	cmp	x23, #0x1
 35c:	strb	w21, [x27]
 360:	b.ge	1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1a0>  // b.tcont
 364:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1b0>
 368:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 36c:	add	x0, x0, #0x0
 370:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x28, x27, [sp, #64]
   c:	stp	x26, x25, [sp, #80]
  10:	stp	x24, x23, [sp, #96]
  14:	stp	x22, x21, [sp, #112]
  18:	stp	x20, x19, [sp, #128]
  1c:	add	x29, sp, #0x30
  20:	ldr	w8, [x0, #152]
  24:	mov	x20, x2
  28:	mov	x19, x1
  2c:	mov	x21, x0
  30:	sub	w8, w8, #0xb
  34:	cmp	w8, #0x6
  38:	add	x22, x0, #0x8
  3c:	b.hi	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>  // b.pmore
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	add	x9, x9, #0x0
  48:	adr	x10, 58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x58>
  4c:	ldrb	w11, [x9, x8]
  50:	add	x10, x10, x11, lsl #2
  54:	br	x10
  58:	add	x1, x21, #0xd0
  5c:	add	x0, x21, #0x110
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  64:	ldp	x8, x9, [x21, #184]
  68:	cmp	x8, x9
  6c:	b.eq	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x20c>  // b.none
  70:	ldr	w8, [x21, #144]
  74:	cmp	w8, #0x2
  78:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>  // b.none
  7c:	cmp	w8, #0x1
  80:	b.eq	344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x344>  // b.none
  84:	cbnz	w8, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x90>
  88:	mov	x0, x22
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	mov	w0, wzr
  94:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
  98:	add	x23, x21, #0x110
  9c:	add	x1, x21, #0xd0
  a0:	mov	x0, x23
  a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a8:	ldp	x8, x9, [x21, #184]
  ac:	cmp	x8, x9
  b0:	b.eq	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>  // b.none
  b4:	ldr	w8, [x21, #144]
  b8:	cmp	w8, #0x2
  bc:	b.eq	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a0>  // b.none
  c0:	cmp	w8, #0x1
  c4:	b.eq	294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x294>  // b.none
  c8:	cbnz	w8, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
  cc:	mov	x0, x22
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  d4:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
  d8:	add	x1, x21, #0xd0
  dc:	add	x0, x21, #0x110
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  e4:	ldp	x8, x9, [x21, #184]
  e8:	cmp	x8, x9
  ec:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>  // b.none
  f0:	ldr	w8, [x21, #144]
  f4:	cmp	w8, #0x2
  f8:	b.eq	3f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f0>  // b.none
  fc:	cmp	w8, #0x1
 100:	b.eq	354 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x354>  // b.none
 104:	cbnz	w8, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>
 108:	mov	x0, x22
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 110:	ldrb	w8, [x19]
 114:	cbnz	w8, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 118:	b	5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 11c:	add	x23, x21, #0x110
 120:	add	x1, x21, #0xd0
 124:	mov	x0, x23
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 12c:	ldp	x8, x9, [x21, #184]
 130:	cmp	x8, x9
 134:	b.eq	230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x230>  // b.none
 138:	ldr	w8, [x21, #144]
 13c:	cmp	w8, #0x2
 140:	b.eq	490 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x490>  // b.none
 144:	cmp	w8, #0x1
 148:	b.eq	404 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x404>  // b.none
 14c:	cbnz	w8, 40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x40c>
 150:	mov	x0, x22
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 158:	ldrb	w8, [x19]
 15c:	cbnz	w8, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 160:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 164:	mov	x0, x21
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	tbz	w0, #0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1a8>
 170:	ldr	x8, [x21, #272]
 174:	ldrb	w9, [x19]
 178:	ldrb	w25, [x8]
 17c:	cbz	w9, 284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x284>
 180:	ldp	x8, x9, [x20, #8]
 184:	ldrb	w26, [x19, #1]
 188:	cmp	x8, x9
 18c:	b.eq	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>  // b.none
 190:	strb	w26, [x8]
 194:	ldr	x8, [x20, #8]
 198:	add	x8, x8, #0x1
 19c:	str	x8, [x20, #8]
 1a0:	strb	w25, [x19, #1]
 1a4:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 1a8:	ldr	w8, [x21, #152]
 1ac:	cmp	w8, #0xe
 1b0:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
 1b4:	cmp	w8, #0x1c
 1b8:	b.ne	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>  // b.any
 1bc:	add	x23, x21, #0xd0
 1c0:	add	x24, x21, #0x110
 1c4:	mov	x0, x24
 1c8:	mov	x1, x23
 1cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1d0:	ldp	x8, x9, [x21, #184]
 1d4:	cmp	x8, x9
 1d8:	b.eq	588 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x588>  // b.none
 1dc:	ldr	w8, [x21, #144]
 1e0:	cmp	w8, #0x2
 1e4:	b.eq	770 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x770>  // b.none
 1e8:	cmp	w8, #0x1
 1ec:	b.eq	764 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x764>  // b.none
 1f0:	cbnz	w8, 778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 1f4:	mov	x0, x22
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1fc:	b	778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 200:	mov	w8, #0x1b                  	// #27
 204:	str	w8, [x21, #152]
 208:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 20c:	mov	w8, #0x1b                  	// #27
 210:	mov	w0, wzr
 214:	str	w8, [x21, #152]
 218:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 21c:	mov	w8, #0x1b                  	// #27
 220:	str	w8, [x21, #152]
 224:	ldrb	w8, [x19]
 228:	cbnz	w8, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 22c:	b	5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 230:	mov	w8, #0x1b                  	// #27
 234:	str	w8, [x21, #152]
 238:	ldrb	w8, [x19]
 23c:	cbnz	w8, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 240:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 244:	add	x23, x21, #0x110
 248:	add	x1, x21, #0xd0
 24c:	mov	x0, x23
 250:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 254:	ldp	x8, x9, [x21, #184]
 258:	cmp	x8, x9
 25c:	b.eq	594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>  // b.none
 260:	ldr	w8, [x21, #144]
 264:	cmp	w8, #0x2
 268:	b.eq	854 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x854>  // b.none
 26c:	cmp	w8, #0x1
 270:	b.eq	848 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x848>  // b.none
 274:	cbnz	w8, 85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 278:	mov	x0, x22
 27c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 280:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 284:	mov	w8, #0x1                   	// #1
 288:	strb	w8, [x19]
 28c:	strb	w25, [x19, #1]
 290:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 294:	mov	x0, x22
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 29c:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 2a0:	mov	x0, x22
 2a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a8:	add	x8, sp, #0x10
 2ac:	mov	x0, x20
 2b0:	mov	x1, x23
 2b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2b8:	ldr	x8, [sp, #24]
 2bc:	cmp	x8, #0x1
 2c0:	b.ne	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2fc>  // b.any
 2c4:	ldr	x8, [sp, #16]
 2c8:	ldrb	w9, [x19]
 2cc:	ldrb	w25, [x8]
 2d0:	cbz	w9, 334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x334>
 2d4:	ldp	x8, x9, [x20, #8]
 2d8:	ldrb	w26, [x19, #1]
 2dc:	cmp	x8, x9
 2e0:	b.eq	4a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4a4>  // b.none
 2e4:	strb	w26, [x8]
 2e8:	ldr	x8, [x20, #8]
 2ec:	add	x8, x8, #0x1
 2f0:	str	x8, [x20, #8]
 2f4:	strb	w25, [x19, #1]
 2f8:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 2fc:	ldrb	w8, [x19]
 300:	cbz	w8, 700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 304:	mov	x8, x20
 308:	ldrb	w26, [x19, #1]
 30c:	ldr	x9, [x8, #8]!
 310:	mov	x25, x8
 314:	ldr	x10, [x25, #8]!
 318:	cmp	x9, x10
 31c:	b.eq	4f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f0>  // b.none
 320:	strb	w26, [x9]
 324:	ldr	x9, [x8]
 328:	mov	x25, x8
 32c:	add	x9, x9, #0x1
 330:	b	6f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f8>
 334:	mov	w8, #0x1                   	// #1
 338:	strb	w8, [x19]
 33c:	strb	w25, [x19, #1]
 340:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 344:	mov	x0, x22
 348:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 34c:	mov	w0, wzr
 350:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 354:	mov	x0, x22
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 35c:	ldrb	w8, [x19]
 360:	cbz	w8, 5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 364:	mov	x8, x20
 368:	ldrb	w27, [x19, #1]
 36c:	ldr	x9, [x8, #8]!
 370:	mov	x26, x8
 374:	ldr	x10, [x26, #8]!
 378:	cmp	x9, x10
 37c:	b.eq	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x394>  // b.none
 380:	strb	w27, [x9]
 384:	ldr	x9, [x8]
 388:	mov	x26, x8
 38c:	add	x9, x9, #0x1
 390:	b	5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5dc>
 394:	ldr	x22, [x20]
 398:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 39c:	sub	x24, x9, x22
 3a0:	cmp	x24, x8
 3a4:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 3a8:	cmp	x24, #0x0
 3ac:	csinc	x9, x24, xzr, ne  // ne = any
 3b0:	adds	x9, x9, x24
 3b4:	cset	w10, cs  // cs = hs, nlast
 3b8:	cmp	x9, #0x0
 3bc:	cset	w11, lt  // lt = tstop
 3c0:	orr	w10, w10, w11
 3c4:	cmp	w10, #0x0
 3c8:	csel	x23, x8, x9, ne  // ne = any
 3cc:	cbz	x23, 5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>
 3d0:	mov	x0, x23
 3d4:	bl	0 <_Znwm>
 3d8:	mov	x25, x0
 3dc:	b	5a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a4>
 3e0:	mov	x0, x22
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	mov	w0, wzr
 3ec:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 3f0:	mov	x0, x22
 3f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f8:	ldrb	w8, [x19]
 3fc:	cbnz	w8, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 400:	b	5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 404:	mov	x0, x22
 408:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 40c:	ldrb	w8, [x19]
 410:	cbz	w8, 664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 414:	mov	x8, x20
 418:	ldrb	w27, [x19, #1]
 41c:	ldr	x9, [x8, #8]!
 420:	mov	x26, x8
 424:	ldr	x10, [x26, #8]!
 428:	cmp	x9, x10
 42c:	b.eq	444 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x444>  // b.none
 430:	strb	w27, [x9]
 434:	ldr	x9, [x8]
 438:	mov	x26, x8
 43c:	add	x9, x9, #0x1
 440:	b	65c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x65c>
 444:	ldr	x21, [x20]
 448:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 44c:	sub	x24, x9, x21
 450:	cmp	x24, x8
 454:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 458:	cmp	x24, #0x0
 45c:	csinc	x9, x24, xzr, ne  // ne = any
 460:	adds	x9, x9, x24
 464:	cset	w10, cs  // cs = hs, nlast
 468:	cmp	x9, #0x0
 46c:	cset	w11, lt  // lt = tstop
 470:	orr	w10, w10, w11
 474:	cmp	w10, #0x0
 478:	csel	x22, x8, x9, ne  // ne = any
 47c:	cbz	x22, 620 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x620>
 480:	mov	x0, x22
 484:	bl	0 <_Znwm>
 488:	mov	x25, x0
 48c:	b	624 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x624>
 490:	mov	x0, x22
 494:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 498:	ldrb	w8, [x19]
 49c:	cbnz	w8, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 4a0:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 4a4:	ldr	x21, [x20]
 4a8:	sub	x23, x8, x21
 4ac:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4b0:	cmp	x23, x8
 4b4:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 4b8:	cmp	x23, #0x0
 4bc:	csinc	x9, x23, xzr, ne  // ne = any
 4c0:	adds	x9, x9, x23
 4c4:	cset	w10, cs  // cs = hs, nlast
 4c8:	cmp	x9, #0x0
 4cc:	cset	w11, lt  // lt = tstop
 4d0:	orr	w10, w10, w11
 4d4:	cmp	w10, #0x0
 4d8:	csel	x22, x8, x9, ne  // ne = any
 4dc:	cbz	x22, 674 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x674>
 4e0:	mov	x0, x22
 4e4:	bl	0 <_Znwm>
 4e8:	mov	x24, x0
 4ec:	b	678 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x678>
 4f0:	ldr	x21, [x20]
 4f4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4f8:	sub	x23, x9, x21
 4fc:	cmp	x23, x8
 500:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 504:	cmp	x23, #0x0
 508:	csinc	x9, x23, xzr, ne  // ne = any
 50c:	adds	x9, x9, x23
 510:	cset	w10, cs  // cs = hs, nlast
 514:	cmp	x9, #0x0
 518:	cset	w11, lt  // lt = tstop
 51c:	orr	w10, w10, w11
 520:	cmp	w10, #0x0
 524:	csel	x22, x8, x9, ne  // ne = any
 528:	cbz	x22, 6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6bc>
 52c:	mov	x0, x22
 530:	bl	0 <_Znwm>
 534:	mov	x24, x0
 538:	b	6c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c0>
 53c:	ldr	x21, [x20]
 540:	sub	x23, x8, x21
 544:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 548:	cmp	x23, x8
 54c:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 550:	cmp	x23, #0x0
 554:	csinc	x9, x23, xzr, ne  // ne = any
 558:	adds	x9, x9, x23
 55c:	cset	w10, cs  // cs = hs, nlast
 560:	cmp	x9, #0x0
 564:	cset	w11, lt  // lt = tstop
 568:	orr	w10, w10, w11
 56c:	cmp	w10, #0x0
 570:	csel	x22, x8, x9, ne  // ne = any
 574:	cbz	x22, 71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 578:	mov	x0, x22
 57c:	bl	0 <_Znwm>
 580:	mov	x24, x0
 584:	b	720 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x720>
 588:	mov	w8, #0x1b                  	// #27
 58c:	str	w8, [x21, #152]
 590:	b	778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 594:	mov	w8, #0x1b                  	// #27
 598:	str	w8, [x21, #152]
 59c:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 5a0:	mov	x25, xzr
 5a4:	add	x28, x25, x24
 5a8:	cmp	x24, #0x1
 5ac:	strb	w27, [x28]
 5b0:	b.lt	5c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c4>  // b.tstop
 5b4:	mov	x0, x25
 5b8:	mov	x1, x22
 5bc:	mov	x2, x24
 5c0:	bl	0 <memmove>
 5c4:	add	x24, x28, #0x1
 5c8:	cbz	x22, 5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d4>
 5cc:	mov	x0, x22
 5d0:	bl	0 <_ZdlPv>
 5d4:	add	x9, x25, x23
 5d8:	stp	x25, x24, [x20]
 5dc:	str	x9, [x26]
 5e0:	strb	wzr, [x19]
 5e4:	ldp	x1, x8, [x21, #272]
 5e8:	ldr	x0, [x20, #104]
 5ec:	mov	w3, wzr
 5f0:	add	x2, x1, x8
 5f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f8:	tst	w0, #0xffff
 5fc:	b.ne	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>  // b.any
 600:	tbz	w0, #16, b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>
 604:	ldrh	w8, [x20, #96]
 608:	ldrb	w9, [x20, #98]
 60c:	orr	w8, w8, w0
 610:	orr	w9, w9, w0, lsr #16
 614:	strh	w8, [x20, #96]
 618:	strb	w9, [x20, #98]
 61c:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 620:	mov	x25, xzr
 624:	add	x28, x25, x24
 628:	cmp	x24, #0x1
 62c:	strb	w27, [x28]
 630:	b.lt	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x644>  // b.tstop
 634:	mov	x0, x25
 638:	mov	x1, x21
 63c:	mov	x2, x24
 640:	bl	0 <memmove>
 644:	add	x24, x28, #0x1
 648:	cbz	x21, 654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>
 64c:	mov	x0, x21
 650:	bl	0 <_ZdlPv>
 654:	add	x9, x25, x22
 658:	stp	x25, x24, [x20]
 65c:	str	x9, [x26]
 660:	strb	wzr, [x19]
 664:	mov	x0, x20
 668:	mov	x1, x23
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 670:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 674:	mov	x24, xzr
 678:	add	x27, x24, x23
 67c:	cmp	x23, #0x1
 680:	strb	w26, [x27]
 684:	b.lt	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x698>  // b.tstop
 688:	mov	x0, x24
 68c:	mov	x1, x21
 690:	mov	x2, x23
 694:	bl	0 <memmove>
 698:	add	x23, x27, #0x1
 69c:	cbz	x21, 6a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6a8>
 6a0:	mov	x0, x21
 6a4:	bl	0 <_ZdlPv>
 6a8:	add	x8, x24, x22
 6ac:	stp	x24, x23, [x20]
 6b0:	str	x8, [x20, #16]
 6b4:	strb	w25, [x19, #1]
 6b8:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 6bc:	mov	x24, xzr
 6c0:	add	x27, x24, x23
 6c4:	cmp	x23, #0x1
 6c8:	strb	w26, [x27]
 6cc:	b.lt	6e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e0>  // b.tstop
 6d0:	mov	x0, x24
 6d4:	mov	x1, x21
 6d8:	mov	x2, x23
 6dc:	bl	0 <memmove>
 6e0:	add	x23, x27, #0x1
 6e4:	cbz	x21, 6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>
 6e8:	mov	x0, x21
 6ec:	bl	0 <_ZdlPv>
 6f0:	add	x9, x24, x22
 6f4:	stp	x24, x23, [x20]
 6f8:	str	x9, [x25]
 6fc:	strb	wzr, [x19]
 700:	ldr	x0, [sp, #16]
 704:	add	x8, sp, #0x10
 708:	add	x8, x8, #0x10
 70c:	cmp	x0, x8
 710:	b.eq	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>  // b.none
 714:	bl	0 <_ZdlPv>
 718:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 71c:	mov	x24, xzr
 720:	add	x27, x24, x23
 724:	cmp	x23, #0x1
 728:	strb	w26, [x27]
 72c:	b.lt	740 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x740>  // b.tstop
 730:	mov	x0, x24
 734:	mov	x1, x21
 738:	mov	x2, x23
 73c:	bl	0 <memmove>
 740:	add	x23, x27, #0x1
 744:	cbz	x21, 750 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x750>
 748:	mov	x0, x21
 74c:	bl	0 <_ZdlPv>
 750:	add	x8, x24, x22
 754:	stp	x24, x23, [x20]
 758:	str	x8, [x20, #16]
 75c:	strb	w25, [x19, #1]
 760:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 764:	mov	x0, x22
 768:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 76c:	b	778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 770:	mov	x0, x22
 774:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 778:	ldrb	w8, [x19]
 77c:	cbz	w8, 79c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x79c>
 780:	mov	x0, x21
 784:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 788:	tbz	w0, #0, 7ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x7ec>
 78c:	ldr	x8, [x21, #272]
 790:	ldrb	w1, [x19, #1]
 794:	ldrb	w2, [x8]
 798:	b	aa0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaa0>
 79c:	ldrb	w8, [x21]
 7a0:	tbnz	w8, #4, 83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x83c>
 7a4:	ldr	w8, [x21, #152]
 7a8:	cmp	w8, #0xb
 7ac:	b.ne	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>  // b.any
 7b0:	mov	x0, x24
 7b4:	mov	x1, x23
 7b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 7bc:	ldp	x8, x9, [x21, #184]
 7c0:	cmp	x8, x9
 7c4:	b.eq	97c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x97c>  // b.none
 7c8:	ldr	w8, [x21, #144]
 7cc:	cmp	w8, #0x2
 7d0:	b.eq	9ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9ec>  // b.none
 7d4:	cmp	w8, #0x1
 7d8:	b.eq	9f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9f8>  // b.none
 7dc:	cbnz	w8, a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 7e0:	mov	x0, x22
 7e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 7e8:	b	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 7ec:	ldr	w8, [x21, #152]
 7f0:	cmp	w8, #0xb
 7f4:	b.eq	8e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x8e0>  // b.none
 7f8:	cmp	w8, #0x1c
 7fc:	b.ne	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>  // b.any
 800:	mov	x0, x24
 804:	mov	x1, x23
 808:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 80c:	ldp	x8, x9, [x21, #184]
 810:	cmp	x8, x9
 814:	b.eq	988 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x988>  // b.none
 818:	ldr	w8, [x21, #144]
 81c:	cmp	w8, #0x2
 820:	b.eq	a84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa84>  // b.none
 824:	cmp	w8, #0x1
 828:	b.eq	a90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa90>  // b.none
 82c:	cbnz	w8, a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 830:	mov	x0, x22
 834:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 838:	b	a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 83c:	mov	w8, #0x2d01                	// #11521
 840:	strh	w8, [x19]
 844:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 848:	mov	x0, x22
 84c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 850:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 854:	mov	x0, x22
 858:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 85c:	ldrb	w8, [x19]
 860:	cbz	w8, 954 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x954>
 864:	mov	x8, x20
 868:	ldrb	w28, [x19, #1]
 86c:	ldr	x9, [x8, #8]!
 870:	mov	x27, x8
 874:	ldr	x10, [x27, #8]!
 878:	cmp	x9, x10
 87c:	b.eq	894 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x894>  // b.none
 880:	strb	w28, [x9]
 884:	ldr	x9, [x8]
 888:	mov	x27, x8
 88c:	add	x9, x9, #0x1
 890:	b	94c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x94c>
 894:	ldr	x22, [x20]
 898:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 89c:	sub	x25, x9, x22
 8a0:	cmp	x25, x8
 8a4:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 8a8:	cmp	x25, #0x0
 8ac:	csinc	x9, x25, xzr, ne  // ne = any
 8b0:	adds	x9, x9, x25
 8b4:	cset	w10, cs  // cs = hs, nlast
 8b8:	cmp	x9, #0x0
 8bc:	cset	w11, lt  // lt = tstop
 8c0:	orr	w10, w10, w11
 8c4:	cmp	w10, #0x0
 8c8:	csel	x0, x8, x9, ne  // ne = any
 8cc:	str	x0, [sp, #8]
 8d0:	cbz	x0, 90c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x90c>
 8d4:	bl	0 <_Znwm>
 8d8:	mov	x26, x0
 8dc:	b	910 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x910>
 8e0:	ldrb	w8, [x19]
 8e4:	cbz	w8, 994 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x994>
 8e8:	ldp	x8, x9, [x20, #8]
 8ec:	ldrb	w25, [x19, #1]
 8f0:	cmp	x8, x9
 8f4:	b.eq	9a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9a0>  // b.none
 8f8:	strb	w25, [x8]
 8fc:	ldr	x8, [x20, #8]
 900:	add	x8, x8, #0x1
 904:	str	x8, [x20, #8]
 908:	b	b40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb40>
 90c:	mov	x26, xzr
 910:	add	x24, x26, x25
 914:	cmp	x25, #0x1
 918:	strb	w28, [x24]
 91c:	b.lt	930 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x930>  // b.tstop
 920:	mov	x0, x26
 924:	mov	x1, x22
 928:	mov	x2, x25
 92c:	bl	0 <memmove>
 930:	add	x24, x24, #0x1
 934:	cbz	x22, 940 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x940>
 938:	mov	x0, x22
 93c:	bl	0 <_ZdlPv>
 940:	stp	x26, x24, [x20]
 944:	ldr	x8, [sp, #8]
 948:	add	x9, x26, x8
 94c:	str	x9, [x27]
 950:	strb	wzr, [x19]
 954:	ldr	x8, [x21, #272]
 958:	ldr	x9, [x21, #392]
 95c:	mov	x0, x20
 960:	mov	x1, x23
 964:	ldrb	w8, [x8]
 968:	ldr	x9, [x9, #48]
 96c:	ldrh	w8, [x9, x8, lsl #1]
 970:	ubfx	w2, w8, #8, #1
 974:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 978:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 97c:	mov	w8, #0x1b                  	// #27
 980:	str	w8, [x21, #152]
 984:	b	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 988:	mov	w8, #0x1b                  	// #27
 98c:	str	w8, [x21, #152]
 990:	b	a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 994:	mov	w8, #0x1                   	// #1
 998:	strb	w8, [x19]
 99c:	b	b40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb40>
 9a0:	ldr	x21, [x20]
 9a4:	sub	x23, x8, x21
 9a8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 9ac:	cmp	x23, x8
 9b0:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 9b4:	cmp	x23, #0x0
 9b8:	csinc	x9, x23, xzr, ne  // ne = any
 9bc:	adds	x9, x9, x23
 9c0:	cset	w10, cs  // cs = hs, nlast
 9c4:	cmp	x9, #0x0
 9c8:	cset	w11, lt  // lt = tstop
 9cc:	orr	w10, w10, w11
 9d0:	cmp	w10, #0x0
 9d4:	csel	x22, x8, x9, ne  // ne = any
 9d8:	cbz	x22, b00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb00>
 9dc:	mov	x0, x22
 9e0:	bl	0 <_Znwm>
 9e4:	mov	x24, x0
 9e8:	b	b04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb04>
 9ec:	mov	x0, x22
 9f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 9f4:	b	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 9f8:	mov	x0, x22
 9fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a00:	ldrb	w8, [x19]
 a04:	cbz	w8, a2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa2c>
 a08:	ldp	x8, x9, [x20, #8]
 a0c:	ldrb	w25, [x19, #1]
 a10:	cmp	x8, x9
 a14:	b.eq	a38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa38>  // b.none
 a18:	strb	w25, [x8]
 a1c:	ldr	x8, [x20, #8]
 a20:	add	x8, x8, #0x1
 a24:	str	x8, [x20, #8]
 a28:	b	af0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf0>
 a2c:	mov	w8, #0x1                   	// #1
 a30:	strb	w8, [x19]
 a34:	b	af0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf0>
 a38:	ldr	x21, [x20]
 a3c:	sub	x23, x8, x21
 a40:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 a44:	cmp	x23, x8
 a48:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 a4c:	cmp	x23, #0x0
 a50:	csinc	x9, x23, xzr, ne  // ne = any
 a54:	adds	x9, x9, x23
 a58:	cset	w10, cs  // cs = hs, nlast
 a5c:	cmp	x9, #0x0
 a60:	cset	w11, lt  // lt = tstop
 a64:	orr	w10, w10, w11
 a68:	cmp	w10, #0x0
 a6c:	csel	x22, x8, x9, ne  // ne = any
 a70:	cbz	x22, ab0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xab0>
 a74:	mov	x0, x22
 a78:	bl	0 <_Znwm>
 a7c:	mov	x24, x0
 a80:	b	ab4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xab4>
 a84:	mov	x0, x22
 a88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a8c:	b	a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 a90:	mov	x0, x22
 a94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a98:	ldrb	w1, [x19, #1]
 a9c:	mov	w2, #0x2d                  	// #45
 aa0:	mov	x0, x20
 aa4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 aa8:	strb	wzr, [x19]
 aac:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 ab0:	mov	x24, xzr
 ab4:	add	x26, x24, x23
 ab8:	cmp	x23, #0x1
 abc:	strb	w25, [x26]
 ac0:	b.lt	ad4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xad4>  // b.tstop
 ac4:	mov	x0, x24
 ac8:	mov	x1, x21
 acc:	mov	x2, x23
 ad0:	bl	0 <memmove>
 ad4:	add	x23, x26, #0x1
 ad8:	cbz	x21, ae4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xae4>
 adc:	mov	x0, x21
 ae0:	bl	0 <_ZdlPv>
 ae4:	add	x8, x24, x22
 ae8:	stp	x24, x23, [x20]
 aec:	str	x8, [x20, #16]
 af0:	mov	w8, #0x2d                  	// #45
 af4:	mov	w0, wzr
 af8:	strb	w8, [x19, #1]
 afc:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 b00:	mov	x24, xzr
 b04:	add	x26, x24, x23
 b08:	cmp	x23, #0x1
 b0c:	strb	w25, [x26]
 b10:	b.lt	b24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb24>  // b.tstop
 b14:	mov	x0, x24
 b18:	mov	x1, x21
 b1c:	mov	x2, x23
 b20:	bl	0 <memmove>
 b24:	add	x23, x26, #0x1
 b28:	cbz	x21, b34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb34>
 b2c:	mov	x0, x21
 b30:	bl	0 <_ZdlPv>
 b34:	add	x8, x24, x22
 b38:	stp	x24, x23, [x20]
 b3c:	str	x8, [x20, #16]
 b40:	mov	w8, #0x2d                  	// #45
 b44:	strb	w8, [x19, #1]
 b48:	mov	w0, #0x1                   	// #1
 b4c:	ldp	x20, x19, [sp, #128]
 b50:	ldp	x22, x21, [sp, #112]
 b54:	ldp	x24, x23, [sp, #96]
 b58:	ldp	x26, x25, [sp, #80]
 b5c:	ldp	x28, x27, [sp, #64]
 b60:	ldp	x29, x30, [sp, #48]
 b64:	add	sp, sp, #0x90
 b68:	ret
 b6c:	bl	0 <abort>
 b70:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 b74:	add	x0, x0, #0x0
 b78:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #104]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x128>
  40:	ldr	x9, [x20]
  44:	mov	x8, x19
  48:	ldrb	w25, [x9]
  4c:	ldr	x9, [x8, #8]!
  50:	mov	x24, x8
  54:	ldr	x10, [x24, #8]!
  58:	cmp	x9, x10
  5c:	b.eq	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x74>  // b.none
  60:	strb	w25, [x9]
  64:	ldr	x9, [x8]
  68:	mov	x24, x8
  6c:	add	x9, x9, #0x1
  70:	b	f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>
  74:	ldr	x20, [x19]
  78:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  7c:	sub	x22, x9, x20
  80:	cmp	x22, x8
  84:	b.eq	12c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x12c>  // b.none
  88:	cmp	x22, #0x0
  8c:	csinc	x9, x22, xzr, ne  // ne = any
  90:	adds	x9, x9, x22
  94:	cset	w10, cs  // cs = hs, nlast
  98:	cmp	x9, #0x0
  9c:	cset	w11, lt  // lt = tstop
  a0:	orr	w10, w10, w11
  a4:	cmp	w10, #0x0
  a8:	csel	x21, x8, x9, ne  // ne = any
  ac:	cbz	x21, 110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>
  b0:	mov	x0, x21
  b4:	bl	0 <_Znwm>
  b8:	mov	x23, x0
  bc:	add	x26, x23, x22
  c0:	cmp	x22, #0x1
  c4:	strb	w25, [x26]
  c8:	b.lt	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>  // b.tstop
  cc:	mov	x0, x23
  d0:	mov	x1, x20
  d4:	mov	x2, x22
  d8:	bl	0 <memmove>
  dc:	add	x22, x26, #0x1
  e0:	cbz	x20, ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>
  e4:	mov	x0, x20
  e8:	bl	0 <_ZdlPv>
  ec:	add	x9, x23, x21
  f0:	stp	x23, x22, [x19]
  f4:	str	x9, [x24]
  f8:	ldp	x20, x19, [sp, #64]
  fc:	ldp	x22, x21, [sp, #48]
 100:	ldp	x24, x23, [sp, #32]
 104:	ldp	x26, x25, [sp, #16]
 108:	ldp	x29, x30, [sp], #80
 10c:	ret
 110:	mov	x23, xzr
 114:	add	x26, x23, x22
 118:	cmp	x22, #0x1
 11c:	strb	w25, [x26]
 120:	b.ge	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xcc>  // b.tcont
 124:	b	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>
 128:	bl	0 <abort>
 12c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 130:	add	x0, x0, #0x0
 134:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #104]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x214>
  3c:	ldr	x20, [x19, #104]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x218>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	ldp	x20, x8, [x19, #32]
 14c:	cmp	x20, x8
 150:	b.eq	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1a8>  // b.none
 154:	add	x0, x20, #0x10
 158:	str	x0, [x20]
 15c:	ldp	x21, x22, [sp, #32]
 160:	cbnz	x21, 168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x168>
 164:	cbnz	x22, 224 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x224>
 168:	cmp	x22, #0x10
 16c:	str	x22, [sp]
 170:	b.cc	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x190>  // b.lo, b.ul, b.last
 174:	mov	x1, sp
 178:	mov	x0, x20
 17c:	mov	x2, xzr
 180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 184:	str	x0, [x20]
 188:	ldr	x8, [sp]
 18c:	str	x8, [x20, #16]
 190:	cbz	x22, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 194:	cmp	x22, #0x1
 198:	b.ne	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1bc>  // b.any
 19c:	ldrb	w8, [x21]
 1a0:	strb	w8, [x0]
 1a4:	b	1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 1a8:	add	x0, x19, #0x18
 1ac:	add	x2, sp, #0x20
 1b0:	mov	x1, x20
 1b4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 1b8:	b	1e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1e4>
 1bc:	mov	x1, x21
 1c0:	mov	x2, x22
 1c4:	bl	0 <memcpy>
 1c8:	ldr	x8, [sp]
 1cc:	ldr	x9, [x20]
 1d0:	str	x8, [x20, #8]
 1d4:	strb	wzr, [x9, x8]
 1d8:	ldr	x8, [x19, #32]
 1dc:	add	x8, x8, #0x20
 1e0:	str	x8, [x19, #32]
 1e4:	ldr	x0, [sp, #32]
 1e8:	add	x8, sp, #0x20
 1ec:	add	x8, x8, #0x10
 1f0:	cmp	x0, x8
 1f4:	b.eq	1fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1fc>  // b.none
 1f8:	bl	0 <_ZdlPv>
 1fc:	ldp	x20, x19, [sp, #112]
 200:	ldp	x22, x21, [sp, #96]
 204:	ldp	x24, x23, [sp, #80]
 208:	ldp	x29, x30, [sp, #64]
 20c:	add	sp, sp, #0x80
 210:	ret
 214:	bl	0 <abort>
 218:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 21c:	add	x0, x0, #0x0
 220:	bl	0 <_ZSt20__throw_length_errorPKc>
 224:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 228:	add	x0, x0, #0x0
 22c:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	and	w8, w1, #0xff
  1c:	cmp	w8, w2, uxtb
  20:	b.hi	19c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x19c>  // b.pmore
  24:	mov	x23, x0
  28:	ldr	x9, [x23, #64]!
  2c:	mov	w22, w1
  30:	mov	x19, x0
  34:	bfi	w22, w2, #8, #24
  38:	mov	x8, x23
  3c:	ldr	x24, [x8, #-8]!
  40:	cmp	x24, x9
  44:	b.eq	58 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x58>  // b.none
  48:	strh	w22, [x24]
  4c:	ldr	x9, [x8]
  50:	add	x9, x9, #0x2
  54:	b	180 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x180>
  58:	ldr	x20, [x19, #48]
  5c:	mov	x9, #0x7ffffffffffffffe    	// #9223372036854775806
  60:	sub	x8, x24, x20
  64:	cmp	x8, x9
  68:	b.eq	1a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x1a0>  // b.none
  6c:	asr	x26, x8, #1
  70:	cmp	x8, #0x0
  74:	csinc	x8, x26, xzr, ne  // ne = any
  78:	adds	x8, x8, x26
  7c:	lsr	x10, x8, #62
  80:	cset	w9, cs  // cs = hs, nlast
  84:	cmp	x10, #0x0
  88:	cset	w10, ne  // ne = any
  8c:	orr	w9, w9, w10
  90:	cmp	w9, #0x0
  94:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  98:	csel	x25, x9, x8, ne  // ne = any
  9c:	cbz	x25, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0xc0>
  a0:	lsl	x0, x25, #1
  a4:	bl	0 <_Znwm>
  a8:	mov	x21, x0
  ac:	subs	x9, x24, x20
  b0:	mov	x8, x21
  b4:	strh	w22, [x21, x26, lsl #1]
  b8:	b.ne	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0xd4>  // b.any
  bc:	b	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x164>
  c0:	mov	x21, xzr
  c4:	subs	x9, x24, x20
  c8:	mov	x8, x21
  cc:	strh	w22, [x21, x26, lsl #1]
  d0:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x164>  // b.none
  d4:	sub	x10, x9, #0x2
  d8:	cmp	x10, #0x1e
  dc:	mov	x8, x21
  e0:	mov	x9, x20
  e4:	b.cc	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x154>  // b.lo, b.ul, b.last
  e8:	and	x8, x10, #0xfffffffffffffffe
  ec:	add	x8, x8, #0x2
  f0:	add	x9, x20, x8
  f4:	cmp	x21, x9
  f8:	b.cs	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x110>  // b.hs, b.nlast
  fc:	add	x8, x21, x8
 100:	cmp	x20, x8
 104:	mov	x8, x21
 108:	mov	x9, x20
 10c:	b.cc	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x154>  // b.lo, b.ul, b.last
 110:	lsr	x8, x10, #1
 114:	add	x10, x8, #0x1
 118:	and	x11, x10, #0xfffffffffffffff0
 11c:	lsl	x9, x11, #1
 120:	add	x12, x20, #0x10
 124:	add	x8, x21, x9
 128:	add	x9, x20, x9
 12c:	add	x13, x21, #0x10
 130:	mov	x14, x11
 134:	ldp	q0, q1, [x12, #-16]
 138:	add	x12, x12, #0x20
 13c:	subs	x14, x14, #0x10
 140:	stp	q0, q1, [x13, #-16]
 144:	add	x13, x13, #0x20
 148:	b.ne	134 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x134>  // b.any
 14c:	cmp	x10, x11
 150:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x164>  // b.none
 154:	ldrh	w10, [x9], #2
 158:	cmp	x24, x9
 15c:	strh	w10, [x8], #2
 160:	b.ne	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x154>  // b.any
 164:	add	x22, x8, #0x2
 168:	cbz	x20, 174 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x174>
 16c:	mov	x0, x20
 170:	bl	0 <_ZdlPv>
 174:	add	x9, x21, x25, lsl #1
 178:	mov	x8, x23
 17c:	stp	x21, x22, [x19, #48]
 180:	str	x9, [x8]
 184:	ldp	x20, x19, [sp, #64]
 188:	ldp	x22, x21, [sp, #48]
 18c:	ldp	x24, x23, [sp, #32]
 190:	ldp	x26, x25, [sp, #16]
 194:	ldp	x29, x30, [sp], #80
 198:	ret
 19c:	bl	0 <abort>
 1a0:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc>
 1a4:	add	x0, x0, #0x0
 1a8:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	x21, x2
  24:	mov	x22, x1
  28:	mov	x19, x8
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	mov	x8, sp
  34:	mov	x20, x0
  38:	cmp	x22, x21
  3c:	add	x25, x8, #0x10
  40:	stp	x25, xzr, [sp]
  44:	strb	wzr, [sp, #16]
  48:	b.eq	ec <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xec>  // b.none
  4c:	mov	w26, #0xf                   	// #15
  50:	b	70 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x70>
  54:	strb	w23, [x8, x24]
  58:	ldr	x8, [sp]
  5c:	add	x22, x22, #0x1
  60:	cmp	x21, x22
  64:	str	x27, [sp, #8]
  68:	strb	wzr, [x8, x27]
  6c:	b.eq	ec <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xec>  // b.none
  70:	ldrb	w1, [x22]
  74:	add	x24, x20, x1
  78:	ldrb	w23, [x24, #313]
  7c:	cbnz	w23, b0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb0>
  80:	ldr	x8, [x20]
  84:	mov	x0, x20
  88:	mov	w2, wzr
  8c:	ldr	x8, [x8, #64]
  90:	blr	x8
  94:	tst	w0, #0xff
  98:	b.eq	ac <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xac>  // b.none
  9c:	mov	w23, w0
  a0:	add	x8, x24, #0x139
  a4:	strb	w0, [x8]
  a8:	b	b0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb0>
  ac:	mov	w23, wzr
  b0:	ldp	x8, x24, [sp]
  b4:	ldr	x9, [sp, #16]
  b8:	cmp	x8, x25
  bc:	add	x27, x24, #0x1
  c0:	csel	x9, x26, x9, eq  // eq = none
  c4:	cmp	x27, x9
  c8:	b.ls	54 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x54>  // b.plast
  cc:	mov	x0, sp
  d0:	mov	w4, #0x1                   	// #1
  d4:	mov	x1, x24
  d8:	mov	x2, xzr
  dc:	mov	x3, xzr
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  e4:	ldr	x8, [sp]
  e8:	b	54 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x54>
  ec:	adrp	x22, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  f0:	ldr	x22, [x22]
  f4:	mov	x21, xzr
  f8:	ldr	x1, [x22, x21]
  fc:	mov	x0, sp
 100:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 104:	cbz	w0, 130 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x130>
 108:	add	x21, x21, #0x8
 10c:	cmp	x21, #0x400
 110:	b.ne	f8 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf8>  // b.any
 114:	mov	x8, x19
 118:	strb	wzr, [x8, #16]!
 11c:	stp	x8, xzr, [x19]
 120:	ldr	x0, [sp]
 124:	cmp	x0, x25
 128:	b.ne	18c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x18c>  // b.any
 12c:	b	190 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x190>
 130:	ldrb	w8, [x20, #56]
 134:	cbz	w8, 148 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x148>
 138:	lsr	x8, x21, #3
 13c:	add	x8, x20, w8, uxtb
 140:	ldrb	w2, [x8, #57]
 144:	b	16c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x16c>
 148:	mov	x0, x20
 14c:	lsr	x21, x21, #3
 150:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 154:	ldr	x8, [x20]
 158:	mov	x0, x20
 15c:	mov	w1, w21
 160:	ldr	x8, [x8, #48]
 164:	blr	x8
 168:	mov	w2, w0
 16c:	add	x8, x19, #0x10
 170:	mov	w1, #0x1                   	// #1
 174:	mov	x0, x19
 178:	str	x8, [x19]
 17c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 180:	ldr	x0, [sp]
 184:	cmp	x0, x25
 188:	b.eq	190 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x190>  // b.none
 18c:	bl	0 <_ZdlPv>
 190:	ldp	x20, x19, [sp, #112]
 194:	ldp	x22, x21, [sp, #96]
 198:	ldp	x24, x23, [sp, #80]
 19c:	ldp	x26, x25, [sp, #64]
 1a0:	ldr	x27, [sp, #48]
 1a4:	ldp	x29, x30, [sp, #32]
 1a8:	add	sp, sp, #0x80
 1ac:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	ldp	x20, x26, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x26, x20
  2c:	cmp	x8, x9
  30:	b.eq	21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>  // b.none
  34:	asr	x9, x8, #5
  38:	cmp	x8, #0x0
  3c:	csinc	x10, x9, xzr, ne  // ne = any
  40:	adds	x9, x10, x9
  44:	lsr	x11, x9, #58
  48:	cset	w10, cs  // cs = hs, nlast
  4c:	cmp	x11, #0x0
  50:	cset	w11, ne  // ne = any
  54:	orr	w10, w10, w11
  58:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	w10, #0x0
  60:	csel	x27, x8, x9, ne  // ne = any
  64:	sub	x8, x1, x20
  68:	mov	x25, x2
  6c:	mov	x19, x0
  70:	mov	x21, x1
  74:	asr	x28, x8, #5
  78:	cbz	x27, 8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  7c:	lsl	x0, x27, #5
  80:	bl	0 <_Znwm>
  84:	mov	x22, x0
  88:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  8c:	mov	x22, xzr
  90:	add	x23, x22, x28, lsl #5
  94:	add	x0, x23, #0x10
  98:	str	x0, [x23]
  9c:	ldp	x24, x25, [x25]
  a0:	cbnz	x24, a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  a4:	cbnz	x25, 228 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x228>
  a8:	cmp	x25, #0x10
  ac:	str	x25, [sp, #8]
  b0:	b.cc	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.lo, b.ul, b.last
  b4:	add	x1, sp, #0x8
  b8:	mov	x0, x23
  bc:	mov	x2, xzr
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c4:	str	x0, [x23]
  c8:	ldr	x8, [sp, #8]
  cc:	add	x9, x22, x28, lsl #5
  d0:	str	x8, [x9, #16]
  d4:	cbz	x25, f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  d8:	cmp	x25, #0x1
  dc:	b.ne	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xec>  // b.any
  e0:	ldrb	w8, [x24]
  e4:	strb	w8, [x0]
  e8:	b	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  ec:	mov	x1, x24
  f0:	mov	x2, x25
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #8]
  fc:	add	x9, x22, x28, lsl #5
 100:	cmp	x20, x21
 104:	str	x8, [x9, #8]
 108:	ldr	x9, [x23]
 10c:	strb	wzr, [x9, x8]
 110:	mov	x8, x22
 114:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 118:	add	x8, x22, #0x10
 11c:	add	x9, x20, #0x10
 120:	b	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>
 124:	stur	x10, [x8, #-16]
 128:	ldr	x10, [x9]
 12c:	str	x10, [x8]
 130:	ldur	x10, [x9, #-8]
 134:	add	x11, x9, #0x10
 138:	cmp	x11, x21
 13c:	stur	x10, [x8, #-8]
 140:	stp	x9, xzr, [x9, #-16]
 144:	strb	wzr, [x9], #32
 148:	add	x8, x8, #0x20
 14c:	b.eq	16c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x16c>  // b.none
 150:	stur	x8, [x8, #-16]
 154:	ldur	x10, [x9, #-16]
 158:	cmp	x10, x9
 15c:	b.ne	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.any
 160:	ldr	q0, [x10]
 164:	str	q0, [x8]
 168:	b	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>
 16c:	sub	x8, x8, #0x10
 170:	cmp	x26, x21
 174:	b.eq	1e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e0>  // b.none
 178:	mov	x9, xzr
 17c:	b	1b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b0>
 180:	str	x13, [x11, #32]
 184:	ldr	x12, [x12, #16]
 188:	str	x12, [x11, #48]
 18c:	ldur	x11, [x10, #-8]
 190:	add	x13, x10, #0x10
 194:	add	x12, x8, x9
 198:	cmp	x13, x26
 19c:	add	x9, x9, #0x20
 1a0:	str	x11, [x12, #40]
 1a4:	stp	x10, xzr, [x10, #-16]
 1a8:	strb	wzr, [x10]
 1ac:	b.eq	1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>  // b.none
 1b0:	add	x11, x8, x9
 1b4:	add	x10, x11, #0x30
 1b8:	add	x12, x21, x9
 1bc:	str	x10, [x11, #32]
 1c0:	mov	x10, x12
 1c4:	ldr	x13, [x10], #16
 1c8:	cmp	x13, x10
 1cc:	b.ne	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.any
 1d0:	ldr	q0, [x13]
 1d4:	str	q0, [x11, #48]
 1d8:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
 1dc:	add	x8, x8, x9
 1e0:	add	x21, x8, #0x20
 1e4:	cbz	x20, 1f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f0>
 1e8:	mov	x0, x20
 1ec:	bl	0 <_ZdlPv>
 1f0:	add	x8, x22, x27, lsl #5
 1f4:	stp	x22, x21, [x19]
 1f8:	str	x8, [x19, #16]
 1fc:	ldp	x20, x19, [sp, #96]
 200:	ldp	x22, x21, [sp, #80]
 204:	ldp	x24, x23, [sp, #64]
 208:	ldp	x26, x25, [sp, #48]
 20c:	ldp	x28, x27, [sp, #32]
 210:	ldp	x29, x30, [sp, #16]
 214:	add	sp, sp, #0x70
 218:	ret
 21c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZSt20__throw_length_errorPKc>
 228:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x28, x27, [sp, #64]
   c:	stp	x26, x25, [sp, #80]
  10:	stp	x24, x23, [sp, #96]
  14:	stp	x22, x21, [sp, #112]
  18:	stp	x20, x19, [sp, #128]
  1c:	add	x29, sp, #0x30
  20:	ldr	w8, [x0, #152]
  24:	mov	x20, x2
  28:	mov	x19, x1
  2c:	mov	x21, x0
  30:	sub	w8, w8, #0xb
  34:	cmp	w8, #0x6
  38:	add	x22, x0, #0x8
  3c:	b.hi	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>  // b.pmore
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	add	x9, x9, #0x0
  48:	adr	x10, 58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x58>
  4c:	ldrb	w11, [x9, x8]
  50:	add	x10, x10, x11, lsl #2
  54:	br	x10
  58:	add	x1, x21, #0xd0
  5c:	add	x0, x21, #0x110
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  64:	ldp	x8, x9, [x21, #184]
  68:	cmp	x8, x9
  6c:	b.eq	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x20c>  // b.none
  70:	ldr	w8, [x21, #144]
  74:	cmp	w8, #0x2
  78:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>  // b.none
  7c:	cmp	w8, #0x1
  80:	b.eq	344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x344>  // b.none
  84:	cbnz	w8, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x90>
  88:	mov	x0, x22
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	mov	w0, wzr
  94:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
  98:	add	x23, x21, #0x110
  9c:	add	x1, x21, #0xd0
  a0:	mov	x0, x23
  a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a8:	ldp	x8, x9, [x21, #184]
  ac:	cmp	x8, x9
  b0:	b.eq	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>  // b.none
  b4:	ldr	w8, [x21, #144]
  b8:	cmp	w8, #0x2
  bc:	b.eq	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a0>  // b.none
  c0:	cmp	w8, #0x1
  c4:	b.eq	294 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x294>  // b.none
  c8:	cbnz	w8, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
  cc:	mov	x0, x22
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  d4:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
  d8:	add	x1, x21, #0xd0
  dc:	add	x0, x21, #0x110
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  e4:	ldp	x8, x9, [x21, #184]
  e8:	cmp	x8, x9
  ec:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>  // b.none
  f0:	ldr	w8, [x21, #144]
  f4:	cmp	w8, #0x2
  f8:	b.eq	3f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f0>  // b.none
  fc:	cmp	w8, #0x1
 100:	b.eq	354 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x354>  // b.none
 104:	cbnz	w8, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x35c>
 108:	mov	x0, x22
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 110:	ldrb	w8, [x19]
 114:	cbnz	w8, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 118:	b	5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 11c:	add	x23, x21, #0x110
 120:	add	x1, x21, #0xd0
 124:	mov	x0, x23
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 12c:	ldp	x8, x9, [x21, #184]
 130:	cmp	x8, x9
 134:	b.eq	230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x230>  // b.none
 138:	ldr	w8, [x21, #144]
 13c:	cmp	w8, #0x2
 140:	b.eq	490 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x490>  // b.none
 144:	cmp	w8, #0x1
 148:	b.eq	404 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x404>  // b.none
 14c:	cbnz	w8, 40c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x40c>
 150:	mov	x0, x22
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 158:	ldrb	w8, [x19]
 15c:	cbnz	w8, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 160:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 164:	mov	x0, x21
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	tbz	w0, #0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1a8>
 170:	ldr	x8, [x21, #272]
 174:	ldrb	w9, [x19]
 178:	ldrb	w25, [x8]
 17c:	cbz	w9, 284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x284>
 180:	ldp	x8, x9, [x20, #8]
 184:	ldrb	w26, [x19, #1]
 188:	cmp	x8, x9
 18c:	b.eq	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>  // b.none
 190:	strb	w26, [x8]
 194:	ldr	x8, [x20, #8]
 198:	add	x8, x8, #0x1
 19c:	str	x8, [x20, #8]
 1a0:	strb	w25, [x19, #1]
 1a4:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 1a8:	ldr	w8, [x21, #152]
 1ac:	cmp	w8, #0xe
 1b0:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
 1b4:	cmp	w8, #0x1c
 1b8:	b.ne	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>  // b.any
 1bc:	add	x23, x21, #0xd0
 1c0:	add	x24, x21, #0x110
 1c4:	mov	x0, x24
 1c8:	mov	x1, x23
 1cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1d0:	ldp	x8, x9, [x21, #184]
 1d4:	cmp	x8, x9
 1d8:	b.eq	588 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x588>  // b.none
 1dc:	ldr	w8, [x21, #144]
 1e0:	cmp	w8, #0x2
 1e4:	b.eq	770 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x770>  // b.none
 1e8:	cmp	w8, #0x1
 1ec:	b.eq	764 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x764>  // b.none
 1f0:	cbnz	w8, 778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 1f4:	mov	x0, x22
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1fc:	b	778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 200:	mov	w8, #0x1b                  	// #27
 204:	str	w8, [x21, #152]
 208:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 20c:	mov	w8, #0x1b                  	// #27
 210:	mov	w0, wzr
 214:	str	w8, [x21, #152]
 218:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 21c:	mov	w8, #0x1b                  	// #27
 220:	str	w8, [x21, #152]
 224:	ldrb	w8, [x19]
 228:	cbnz	w8, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 22c:	b	5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 230:	mov	w8, #0x1b                  	// #27
 234:	str	w8, [x21, #152]
 238:	ldrb	w8, [x19]
 23c:	cbnz	w8, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 240:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 244:	add	x23, x21, #0x110
 248:	add	x1, x21, #0xd0
 24c:	mov	x0, x23
 250:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 254:	ldp	x8, x9, [x21, #184]
 258:	cmp	x8, x9
 25c:	b.eq	594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>  // b.none
 260:	ldr	w8, [x21, #144]
 264:	cmp	w8, #0x2
 268:	b.eq	854 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x854>  // b.none
 26c:	cmp	w8, #0x1
 270:	b.eq	848 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x848>  // b.none
 274:	cbnz	w8, 85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 278:	mov	x0, x22
 27c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 280:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 284:	mov	w8, #0x1                   	// #1
 288:	strb	w8, [x19]
 28c:	strb	w25, [x19, #1]
 290:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 294:	mov	x0, x22
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 29c:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 2a0:	mov	x0, x22
 2a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a8:	add	x8, sp, #0x10
 2ac:	mov	x0, x20
 2b0:	mov	x1, x23
 2b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2b8:	ldr	x8, [sp, #24]
 2bc:	cmp	x8, #0x1
 2c0:	b.ne	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2fc>  // b.any
 2c4:	ldr	x8, [sp, #16]
 2c8:	ldrb	w9, [x19]
 2cc:	ldrb	w25, [x8]
 2d0:	cbz	w9, 334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x334>
 2d4:	ldp	x8, x9, [x20, #8]
 2d8:	ldrb	w26, [x19, #1]
 2dc:	cmp	x8, x9
 2e0:	b.eq	4a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4a4>  // b.none
 2e4:	strb	w26, [x8]
 2e8:	ldr	x8, [x20, #8]
 2ec:	add	x8, x8, #0x1
 2f0:	str	x8, [x20, #8]
 2f4:	strb	w25, [x19, #1]
 2f8:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 2fc:	ldrb	w8, [x19]
 300:	cbz	w8, 700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 304:	mov	x8, x20
 308:	ldrb	w26, [x19, #1]
 30c:	ldr	x9, [x8, #8]!
 310:	mov	x25, x8
 314:	ldr	x10, [x25, #8]!
 318:	cmp	x9, x10
 31c:	b.eq	4f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f0>  // b.none
 320:	strb	w26, [x9]
 324:	ldr	x9, [x8]
 328:	mov	x25, x8
 32c:	add	x9, x9, #0x1
 330:	b	6f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f8>
 334:	mov	w8, #0x1                   	// #1
 338:	strb	w8, [x19]
 33c:	strb	w25, [x19, #1]
 340:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 344:	mov	x0, x22
 348:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 34c:	mov	w0, wzr
 350:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 354:	mov	x0, x22
 358:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 35c:	ldrb	w8, [x19]
 360:	cbz	w8, 5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 364:	mov	x8, x20
 368:	ldrb	w27, [x19, #1]
 36c:	ldr	x9, [x8, #8]!
 370:	mov	x26, x8
 374:	ldr	x10, [x26, #8]!
 378:	cmp	x9, x10
 37c:	b.eq	394 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x394>  // b.none
 380:	strb	w27, [x9]
 384:	ldr	x9, [x8]
 388:	mov	x26, x8
 38c:	add	x9, x9, #0x1
 390:	b	5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5dc>
 394:	ldr	x22, [x20]
 398:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 39c:	sub	x24, x9, x22
 3a0:	cmp	x24, x8
 3a4:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 3a8:	cmp	x24, #0x0
 3ac:	csinc	x9, x24, xzr, ne  // ne = any
 3b0:	adds	x9, x9, x24
 3b4:	cset	w10, cs  // cs = hs, nlast
 3b8:	cmp	x9, #0x0
 3bc:	cset	w11, lt  // lt = tstop
 3c0:	orr	w10, w10, w11
 3c4:	cmp	w10, #0x0
 3c8:	csel	x23, x8, x9, ne  // ne = any
 3cc:	cbz	x23, 5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>
 3d0:	mov	x0, x23
 3d4:	bl	0 <_Znwm>
 3d8:	mov	x25, x0
 3dc:	b	5a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a4>
 3e0:	mov	x0, x22
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	mov	w0, wzr
 3ec:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 3f0:	mov	x0, x22
 3f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f8:	ldrb	w8, [x19]
 3fc:	cbnz	w8, 364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x364>
 400:	b	5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>
 404:	mov	x0, x22
 408:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 40c:	ldrb	w8, [x19]
 410:	cbz	w8, 664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 414:	mov	x8, x20
 418:	ldrb	w27, [x19, #1]
 41c:	ldr	x9, [x8, #8]!
 420:	mov	x26, x8
 424:	ldr	x10, [x26, #8]!
 428:	cmp	x9, x10
 42c:	b.eq	444 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x444>  // b.none
 430:	strb	w27, [x9]
 434:	ldr	x9, [x8]
 438:	mov	x26, x8
 43c:	add	x9, x9, #0x1
 440:	b	65c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x65c>
 444:	ldr	x21, [x20]
 448:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 44c:	sub	x24, x9, x21
 450:	cmp	x24, x8
 454:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 458:	cmp	x24, #0x0
 45c:	csinc	x9, x24, xzr, ne  // ne = any
 460:	adds	x9, x9, x24
 464:	cset	w10, cs  // cs = hs, nlast
 468:	cmp	x9, #0x0
 46c:	cset	w11, lt  // lt = tstop
 470:	orr	w10, w10, w11
 474:	cmp	w10, #0x0
 478:	csel	x22, x8, x9, ne  // ne = any
 47c:	cbz	x22, 620 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x620>
 480:	mov	x0, x22
 484:	bl	0 <_Znwm>
 488:	mov	x25, x0
 48c:	b	624 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x624>
 490:	mov	x0, x22
 494:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 498:	ldrb	w8, [x19]
 49c:	cbnz	w8, 414 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x414>
 4a0:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 4a4:	ldr	x21, [x20]
 4a8:	sub	x23, x8, x21
 4ac:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4b0:	cmp	x23, x8
 4b4:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 4b8:	cmp	x23, #0x0
 4bc:	csinc	x9, x23, xzr, ne  // ne = any
 4c0:	adds	x9, x9, x23
 4c4:	cset	w10, cs  // cs = hs, nlast
 4c8:	cmp	x9, #0x0
 4cc:	cset	w11, lt  // lt = tstop
 4d0:	orr	w10, w10, w11
 4d4:	cmp	w10, #0x0
 4d8:	csel	x22, x8, x9, ne  // ne = any
 4dc:	cbz	x22, 674 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x674>
 4e0:	mov	x0, x22
 4e4:	bl	0 <_Znwm>
 4e8:	mov	x24, x0
 4ec:	b	678 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x678>
 4f0:	ldr	x21, [x20]
 4f4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4f8:	sub	x23, x9, x21
 4fc:	cmp	x23, x8
 500:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 504:	cmp	x23, #0x0
 508:	csinc	x9, x23, xzr, ne  // ne = any
 50c:	adds	x9, x9, x23
 510:	cset	w10, cs  // cs = hs, nlast
 514:	cmp	x9, #0x0
 518:	cset	w11, lt  // lt = tstop
 51c:	orr	w10, w10, w11
 520:	cmp	w10, #0x0
 524:	csel	x22, x8, x9, ne  // ne = any
 528:	cbz	x22, 6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6bc>
 52c:	mov	x0, x22
 530:	bl	0 <_Znwm>
 534:	mov	x24, x0
 538:	b	6c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c0>
 53c:	ldr	x21, [x20]
 540:	sub	x23, x8, x21
 544:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 548:	cmp	x23, x8
 54c:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 550:	cmp	x23, #0x0
 554:	csinc	x9, x23, xzr, ne  // ne = any
 558:	adds	x9, x9, x23
 55c:	cset	w10, cs  // cs = hs, nlast
 560:	cmp	x9, #0x0
 564:	cset	w11, lt  // lt = tstop
 568:	orr	w10, w10, w11
 56c:	cmp	w10, #0x0
 570:	csel	x22, x8, x9, ne  // ne = any
 574:	cbz	x22, 71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 578:	mov	x0, x22
 57c:	bl	0 <_Znwm>
 580:	mov	x24, x0
 584:	b	720 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x720>
 588:	mov	w8, #0x1b                  	// #27
 58c:	str	w8, [x21, #152]
 590:	b	778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 594:	mov	w8, #0x1b                  	// #27
 598:	str	w8, [x21, #152]
 59c:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 5a0:	mov	x25, xzr
 5a4:	add	x28, x25, x24
 5a8:	cmp	x24, #0x1
 5ac:	strb	w27, [x28]
 5b0:	b.lt	5c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c4>  // b.tstop
 5b4:	mov	x0, x25
 5b8:	mov	x1, x22
 5bc:	mov	x2, x24
 5c0:	bl	0 <memmove>
 5c4:	add	x24, x28, #0x1
 5c8:	cbz	x22, 5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d4>
 5cc:	mov	x0, x22
 5d0:	bl	0 <_ZdlPv>
 5d4:	add	x9, x25, x23
 5d8:	stp	x25, x24, [x20]
 5dc:	str	x9, [x26]
 5e0:	strb	wzr, [x19]
 5e4:	ldp	x1, x8, [x21, #272]
 5e8:	ldr	x0, [x20, #112]
 5ec:	mov	w3, wzr
 5f0:	add	x2, x1, x8
 5f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f8:	tst	w0, #0xffff
 5fc:	b.ne	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>  // b.any
 600:	tbz	w0, #16, b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>
 604:	ldrh	w8, [x20, #96]
 608:	ldrb	w9, [x20, #98]
 60c:	orr	w8, w8, w0
 610:	orr	w9, w9, w0, lsr #16
 614:	strh	w8, [x20, #96]
 618:	strb	w9, [x20, #98]
 61c:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 620:	mov	x25, xzr
 624:	add	x28, x25, x24
 628:	cmp	x24, #0x1
 62c:	strb	w27, [x28]
 630:	b.lt	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x644>  // b.tstop
 634:	mov	x0, x25
 638:	mov	x1, x21
 63c:	mov	x2, x24
 640:	bl	0 <memmove>
 644:	add	x24, x28, #0x1
 648:	cbz	x21, 654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>
 64c:	mov	x0, x21
 650:	bl	0 <_ZdlPv>
 654:	add	x9, x25, x22
 658:	stp	x25, x24, [x20]
 65c:	str	x9, [x26]
 660:	strb	wzr, [x19]
 664:	mov	x0, x20
 668:	mov	x1, x23
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 670:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 674:	mov	x24, xzr
 678:	add	x27, x24, x23
 67c:	cmp	x23, #0x1
 680:	strb	w26, [x27]
 684:	b.lt	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x698>  // b.tstop
 688:	mov	x0, x24
 68c:	mov	x1, x21
 690:	mov	x2, x23
 694:	bl	0 <memmove>
 698:	add	x23, x27, #0x1
 69c:	cbz	x21, 6a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6a8>
 6a0:	mov	x0, x21
 6a4:	bl	0 <_ZdlPv>
 6a8:	add	x8, x24, x22
 6ac:	stp	x24, x23, [x20]
 6b0:	str	x8, [x20, #16]
 6b4:	strb	w25, [x19, #1]
 6b8:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 6bc:	mov	x24, xzr
 6c0:	add	x27, x24, x23
 6c4:	cmp	x23, #0x1
 6c8:	strb	w26, [x27]
 6cc:	b.lt	6e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e0>  // b.tstop
 6d0:	mov	x0, x24
 6d4:	mov	x1, x21
 6d8:	mov	x2, x23
 6dc:	bl	0 <memmove>
 6e0:	add	x23, x27, #0x1
 6e4:	cbz	x21, 6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>
 6e8:	mov	x0, x21
 6ec:	bl	0 <_ZdlPv>
 6f0:	add	x9, x24, x22
 6f4:	stp	x24, x23, [x20]
 6f8:	str	x9, [x25]
 6fc:	strb	wzr, [x19]
 700:	ldr	x0, [sp, #16]
 704:	add	x8, sp, #0x10
 708:	add	x8, x8, #0x10
 70c:	cmp	x0, x8
 710:	b.eq	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>  // b.none
 714:	bl	0 <_ZdlPv>
 718:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 71c:	mov	x24, xzr
 720:	add	x27, x24, x23
 724:	cmp	x23, #0x1
 728:	strb	w26, [x27]
 72c:	b.lt	740 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x740>  // b.tstop
 730:	mov	x0, x24
 734:	mov	x1, x21
 738:	mov	x2, x23
 73c:	bl	0 <memmove>
 740:	add	x23, x27, #0x1
 744:	cbz	x21, 750 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x750>
 748:	mov	x0, x21
 74c:	bl	0 <_ZdlPv>
 750:	add	x8, x24, x22
 754:	stp	x24, x23, [x20]
 758:	str	x8, [x20, #16]
 75c:	strb	w25, [x19, #1]
 760:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 764:	mov	x0, x22
 768:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 76c:	b	778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x778>
 770:	mov	x0, x22
 774:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 778:	ldrb	w8, [x19]
 77c:	cbz	w8, 79c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x79c>
 780:	mov	x0, x21
 784:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 788:	tbz	w0, #0, 7ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x7ec>
 78c:	ldr	x8, [x21, #272]
 790:	ldrb	w1, [x19, #1]
 794:	ldrb	w2, [x8]
 798:	b	aa0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaa0>
 79c:	ldrb	w8, [x21]
 7a0:	tbnz	w8, #4, 83c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x83c>
 7a4:	ldr	w8, [x21, #152]
 7a8:	cmp	w8, #0xb
 7ac:	b.ne	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>  // b.any
 7b0:	mov	x0, x24
 7b4:	mov	x1, x23
 7b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 7bc:	ldp	x8, x9, [x21, #184]
 7c0:	cmp	x8, x9
 7c4:	b.eq	97c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x97c>  // b.none
 7c8:	ldr	w8, [x21, #144]
 7cc:	cmp	w8, #0x2
 7d0:	b.eq	9ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9ec>  // b.none
 7d4:	cmp	w8, #0x1
 7d8:	b.eq	9f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9f8>  // b.none
 7dc:	cbnz	w8, a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 7e0:	mov	x0, x22
 7e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 7e8:	b	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 7ec:	ldr	w8, [x21, #152]
 7f0:	cmp	w8, #0xb
 7f4:	b.eq	8e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x8e0>  // b.none
 7f8:	cmp	w8, #0x1c
 7fc:	b.ne	b6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb6c>  // b.any
 800:	mov	x0, x24
 804:	mov	x1, x23
 808:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 80c:	ldp	x8, x9, [x21, #184]
 810:	cmp	x8, x9
 814:	b.eq	988 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x988>  // b.none
 818:	ldr	w8, [x21, #144]
 81c:	cmp	w8, #0x2
 820:	b.eq	a84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa84>  // b.none
 824:	cmp	w8, #0x1
 828:	b.eq	a90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa90>  // b.none
 82c:	cbnz	w8, a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 830:	mov	x0, x22
 834:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 838:	b	a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 83c:	mov	w8, #0x2d01                	// #11521
 840:	strh	w8, [x19]
 844:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 848:	mov	x0, x22
 84c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 850:	b	85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 854:	mov	x0, x22
 858:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 85c:	ldrb	w8, [x19]
 860:	cbz	w8, 954 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x954>
 864:	mov	x8, x20
 868:	ldrb	w28, [x19, #1]
 86c:	ldr	x9, [x8, #8]!
 870:	mov	x27, x8
 874:	ldr	x10, [x27, #8]!
 878:	cmp	x9, x10
 87c:	b.eq	894 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x894>  // b.none
 880:	strb	w28, [x9]
 884:	ldr	x9, [x8]
 888:	mov	x27, x8
 88c:	add	x9, x9, #0x1
 890:	b	94c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x94c>
 894:	ldr	x22, [x20]
 898:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 89c:	sub	x25, x9, x22
 8a0:	cmp	x25, x8
 8a4:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 8a8:	cmp	x25, #0x0
 8ac:	csinc	x9, x25, xzr, ne  // ne = any
 8b0:	adds	x9, x9, x25
 8b4:	cset	w10, cs  // cs = hs, nlast
 8b8:	cmp	x9, #0x0
 8bc:	cset	w11, lt  // lt = tstop
 8c0:	orr	w10, w10, w11
 8c4:	cmp	w10, #0x0
 8c8:	csel	x0, x8, x9, ne  // ne = any
 8cc:	str	x0, [sp, #8]
 8d0:	cbz	x0, 90c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x90c>
 8d4:	bl	0 <_Znwm>
 8d8:	mov	x26, x0
 8dc:	b	910 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x910>
 8e0:	ldrb	w8, [x19]
 8e4:	cbz	w8, 994 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x994>
 8e8:	ldp	x8, x9, [x20, #8]
 8ec:	ldrb	w25, [x19, #1]
 8f0:	cmp	x8, x9
 8f4:	b.eq	9a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9a0>  // b.none
 8f8:	strb	w25, [x8]
 8fc:	ldr	x8, [x20, #8]
 900:	add	x8, x8, #0x1
 904:	str	x8, [x20, #8]
 908:	b	b40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb40>
 90c:	mov	x26, xzr
 910:	add	x24, x26, x25
 914:	cmp	x25, #0x1
 918:	strb	w28, [x24]
 91c:	b.lt	930 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x930>  // b.tstop
 920:	mov	x0, x26
 924:	mov	x1, x22
 928:	mov	x2, x25
 92c:	bl	0 <memmove>
 930:	add	x24, x24, #0x1
 934:	cbz	x22, 940 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x940>
 938:	mov	x0, x22
 93c:	bl	0 <_ZdlPv>
 940:	stp	x26, x24, [x20]
 944:	ldr	x8, [sp, #8]
 948:	add	x9, x26, x8
 94c:	str	x9, [x27]
 950:	strb	wzr, [x19]
 954:	ldr	x8, [x21, #272]
 958:	ldr	x9, [x21, #392]
 95c:	mov	x0, x20
 960:	mov	x1, x23
 964:	ldrb	w8, [x8]
 968:	ldr	x9, [x9, #48]
 96c:	ldrh	w8, [x9, x8, lsl #1]
 970:	ubfx	w2, w8, #8, #1
 974:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 978:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 97c:	mov	w8, #0x1b                  	// #27
 980:	str	w8, [x21, #152]
 984:	b	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 988:	mov	w8, #0x1b                  	// #27
 98c:	str	w8, [x21, #152]
 990:	b	a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 994:	mov	w8, #0x1                   	// #1
 998:	strb	w8, [x19]
 99c:	b	b40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb40>
 9a0:	ldr	x21, [x20]
 9a4:	sub	x23, x8, x21
 9a8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 9ac:	cmp	x23, x8
 9b0:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 9b4:	cmp	x23, #0x0
 9b8:	csinc	x9, x23, xzr, ne  // ne = any
 9bc:	adds	x9, x9, x23
 9c0:	cset	w10, cs  // cs = hs, nlast
 9c4:	cmp	x9, #0x0
 9c8:	cset	w11, lt  // lt = tstop
 9cc:	orr	w10, w10, w11
 9d0:	cmp	w10, #0x0
 9d4:	csel	x22, x8, x9, ne  // ne = any
 9d8:	cbz	x22, b00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb00>
 9dc:	mov	x0, x22
 9e0:	bl	0 <_Znwm>
 9e4:	mov	x24, x0
 9e8:	b	b04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb04>
 9ec:	mov	x0, x22
 9f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 9f4:	b	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 9f8:	mov	x0, x22
 9fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a00:	ldrb	w8, [x19]
 a04:	cbz	w8, a2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa2c>
 a08:	ldp	x8, x9, [x20, #8]
 a0c:	ldrb	w25, [x19, #1]
 a10:	cmp	x8, x9
 a14:	b.eq	a38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa38>  // b.none
 a18:	strb	w25, [x8]
 a1c:	ldr	x8, [x20, #8]
 a20:	add	x8, x8, #0x1
 a24:	str	x8, [x20, #8]
 a28:	b	af0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf0>
 a2c:	mov	w8, #0x1                   	// #1
 a30:	strb	w8, [x19]
 a34:	b	af0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf0>
 a38:	ldr	x21, [x20]
 a3c:	sub	x23, x8, x21
 a40:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 a44:	cmp	x23, x8
 a48:	b.eq	b70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb70>  // b.none
 a4c:	cmp	x23, #0x0
 a50:	csinc	x9, x23, xzr, ne  // ne = any
 a54:	adds	x9, x9, x23
 a58:	cset	w10, cs  // cs = hs, nlast
 a5c:	cmp	x9, #0x0
 a60:	cset	w11, lt  // lt = tstop
 a64:	orr	w10, w10, w11
 a68:	cmp	w10, #0x0
 a6c:	csel	x22, x8, x9, ne  // ne = any
 a70:	cbz	x22, ab0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xab0>
 a74:	mov	x0, x22
 a78:	bl	0 <_Znwm>
 a7c:	mov	x24, x0
 a80:	b	ab4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xab4>
 a84:	mov	x0, x22
 a88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a8c:	b	a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 a90:	mov	x0, x22
 a94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a98:	ldrb	w1, [x19, #1]
 a9c:	mov	w2, #0x2d                  	// #45
 aa0:	mov	x0, x20
 aa4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 aa8:	strb	wzr, [x19]
 aac:	b	b48 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb48>
 ab0:	mov	x24, xzr
 ab4:	add	x26, x24, x23
 ab8:	cmp	x23, #0x1
 abc:	strb	w25, [x26]
 ac0:	b.lt	ad4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xad4>  // b.tstop
 ac4:	mov	x0, x24
 ac8:	mov	x1, x21
 acc:	mov	x2, x23
 ad0:	bl	0 <memmove>
 ad4:	add	x23, x26, #0x1
 ad8:	cbz	x21, ae4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xae4>
 adc:	mov	x0, x21
 ae0:	bl	0 <_ZdlPv>
 ae4:	add	x8, x24, x22
 ae8:	stp	x24, x23, [x20]
 aec:	str	x8, [x20, #16]
 af0:	mov	w8, #0x2d                  	// #45
 af4:	mov	w0, wzr
 af8:	strb	w8, [x19, #1]
 afc:	b	b4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb4c>
 b00:	mov	x24, xzr
 b04:	add	x26, x24, x23
 b08:	cmp	x23, #0x1
 b0c:	strb	w25, [x26]
 b10:	b.lt	b24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb24>  // b.tstop
 b14:	mov	x0, x24
 b18:	mov	x1, x21
 b1c:	mov	x2, x23
 b20:	bl	0 <memmove>
 b24:	add	x23, x26, #0x1
 b28:	cbz	x21, b34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb34>
 b2c:	mov	x0, x21
 b30:	bl	0 <_ZdlPv>
 b34:	add	x8, x24, x22
 b38:	stp	x24, x23, [x20]
 b3c:	str	x8, [x20, #16]
 b40:	mov	w8, #0x2d                  	// #45
 b44:	strb	w8, [x19, #1]
 b48:	mov	w0, #0x1                   	// #1
 b4c:	ldp	x20, x19, [sp, #128]
 b50:	ldp	x22, x21, [sp, #112]
 b54:	ldp	x24, x23, [sp, #96]
 b58:	ldp	x26, x25, [sp, #80]
 b5c:	ldp	x28, x27, [sp, #64]
 b60:	ldp	x29, x30, [sp, #48]
 b64:	add	sp, sp, #0x90
 b68:	ret
 b6c:	bl	0 <abort>
 b70:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 b74:	add	x0, x0, #0x0
 b78:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #112]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x128>
  40:	ldr	x9, [x20]
  44:	mov	x8, x19
  48:	ldrb	w25, [x9]
  4c:	ldr	x9, [x8, #8]!
  50:	mov	x24, x8
  54:	ldr	x10, [x24, #8]!
  58:	cmp	x9, x10
  5c:	b.eq	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x74>  // b.none
  60:	strb	w25, [x9]
  64:	ldr	x9, [x8]
  68:	mov	x24, x8
  6c:	add	x9, x9, #0x1
  70:	b	f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>
  74:	ldr	x20, [x19]
  78:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  7c:	sub	x22, x9, x20
  80:	cmp	x22, x8
  84:	b.eq	12c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x12c>  // b.none
  88:	cmp	x22, #0x0
  8c:	csinc	x9, x22, xzr, ne  // ne = any
  90:	adds	x9, x9, x22
  94:	cset	w10, cs  // cs = hs, nlast
  98:	cmp	x9, #0x0
  9c:	cset	w11, lt  // lt = tstop
  a0:	orr	w10, w10, w11
  a4:	cmp	w10, #0x0
  a8:	csel	x21, x8, x9, ne  // ne = any
  ac:	cbz	x21, 110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>
  b0:	mov	x0, x21
  b4:	bl	0 <_Znwm>
  b8:	mov	x23, x0
  bc:	add	x26, x23, x22
  c0:	cmp	x22, #0x1
  c4:	strb	w25, [x26]
  c8:	b.lt	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>  // b.tstop
  cc:	mov	x0, x23
  d0:	mov	x1, x20
  d4:	mov	x2, x22
  d8:	bl	0 <memmove>
  dc:	add	x22, x26, #0x1
  e0:	cbz	x20, ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>
  e4:	mov	x0, x20
  e8:	bl	0 <_ZdlPv>
  ec:	add	x9, x23, x21
  f0:	stp	x23, x22, [x19]
  f4:	str	x9, [x24]
  f8:	ldp	x20, x19, [sp, #64]
  fc:	ldp	x22, x21, [sp, #48]
 100:	ldp	x24, x23, [sp, #32]
 104:	ldp	x26, x25, [sp, #16]
 108:	ldp	x29, x30, [sp], #80
 10c:	ret
 110:	mov	x23, xzr
 114:	add	x26, x23, x22
 118:	cmp	x22, #0x1
 11c:	strb	w25, [x26]
 120:	b.ge	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xcc>  // b.tcont
 124:	b	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>
 128:	bl	0 <abort>
 12c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 130:	add	x0, x0, #0x0
 134:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x214>
  3c:	ldr	x20, [x19, #112]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x218>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	ldp	x20, x8, [x19, #32]
 14c:	cmp	x20, x8
 150:	b.eq	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1a8>  // b.none
 154:	add	x0, x20, #0x10
 158:	str	x0, [x20]
 15c:	ldp	x21, x22, [sp, #32]
 160:	cbnz	x21, 168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x168>
 164:	cbnz	x22, 224 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x224>
 168:	cmp	x22, #0x10
 16c:	str	x22, [sp]
 170:	b.cc	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x190>  // b.lo, b.ul, b.last
 174:	mov	x1, sp
 178:	mov	x0, x20
 17c:	mov	x2, xzr
 180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 184:	str	x0, [x20]
 188:	ldr	x8, [sp]
 18c:	str	x8, [x20, #16]
 190:	cbz	x22, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 194:	cmp	x22, #0x1
 198:	b.ne	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1bc>  // b.any
 19c:	ldrb	w8, [x21]
 1a0:	strb	w8, [x0]
 1a4:	b	1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 1a8:	add	x0, x19, #0x18
 1ac:	add	x2, sp, #0x20
 1b0:	mov	x1, x20
 1b4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 1b8:	b	1e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1e4>
 1bc:	mov	x1, x21
 1c0:	mov	x2, x22
 1c4:	bl	0 <memcpy>
 1c8:	ldr	x8, [sp]
 1cc:	ldr	x9, [x20]
 1d0:	str	x8, [x20, #8]
 1d4:	strb	wzr, [x9, x8]
 1d8:	ldr	x8, [x19, #32]
 1dc:	add	x8, x8, #0x20
 1e0:	str	x8, [x19, #32]
 1e4:	ldr	x0, [sp, #32]
 1e8:	add	x8, sp, #0x20
 1ec:	add	x8, x8, #0x10
 1f0:	cmp	x0, x8
 1f4:	b.eq	1fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1fc>  // b.none
 1f8:	bl	0 <_ZdlPv>
 1fc:	ldp	x20, x19, [sp, #112]
 200:	ldp	x22, x21, [sp, #96]
 204:	ldp	x24, x23, [sp, #80]
 208:	ldp	x29, x30, [sp, #64]
 20c:	add	sp, sp, #0x80
 210:	ret
 214:	bl	0 <abort>
 218:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 21c:	add	x0, x0, #0x0
 220:	bl	0 <_ZSt20__throw_length_errorPKc>
 224:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 228:	add	x0, x0, #0x0
 22c:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #128]
   8:	str	x23, [sp, #144]
   c:	stp	x22, x21, [sp, #160]
  10:	stp	x20, x19, [sp, #176]
  14:	add	x29, sp, #0x80
  18:	and	w8, w1, #0xff
  1c:	cmp	w8, w2, uxtb
  20:	b.hi	1d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1d0>  // b.pmore
  24:	add	x21, x0, #0x68
  28:	mov	x19, x0
  2c:	add	x8, sp, #0x20
  30:	mov	x0, x21
  34:	mov	w20, w2
  38:	add	x22, sp, #0x20
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  40:	mov	x8, sp
  44:	mov	x0, x21
  48:	mov	w1, w20
  4c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  50:	ldr	x8, [sp, #32]
  54:	add	x9, sp, #0x40
  58:	add	x20, x22, #0x10
  5c:	add	x21, x9, #0x10
  60:	cmp	x8, x20
  64:	str	x21, [sp, #64]
  68:	b.eq	7c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x7c>  // b.none
  6c:	ldr	x9, [sp, #48]
  70:	str	x8, [sp, #64]
  74:	str	x9, [sp, #80]
  78:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x84>
  7c:	ldr	q0, [x8]
  80:	str	q0, [x21]
  84:	ldr	x9, [sp]
  88:	ldr	x8, [sp, #40]
  8c:	mov	x11, sp
  90:	add	x10, sp, #0x40
  94:	add	x22, x11, #0x10
  98:	add	x23, x10, #0x30
  9c:	cmp	x9, x22
  a0:	stp	x20, xzr, [sp, #32]
  a4:	strb	wzr, [sp, #48]
  a8:	str	x8, [sp, #72]
  ac:	str	x23, [sp, #96]
  b0:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xc4>  // b.none
  b4:	ldr	x10, [sp, #16]
  b8:	str	x9, [sp, #96]
  bc:	str	x10, [sp, #112]
  c0:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xcc>
  c4:	ldr	q0, [x9]
  c8:	str	q0, [x23]
  cc:	ldr	x9, [sp, #8]
  d0:	stp	x22, xzr, [sp]
  d4:	strb	wzr, [sp, #16]
  d8:	str	x9, [sp, #104]
  dc:	ldp	x1, x9, [x19, #56]
  e0:	cmp	x1, x9
  e4:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x10c>  // b.none
  e8:	add	x9, x1, #0x10
  ec:	str	x9, [x1]
  f0:	ldr	x10, [sp, #64]
  f4:	cmp	x10, x21
  f8:	b.eq	12c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x12c>  // b.none
  fc:	str	x10, [x1]
 100:	ldr	x9, [sp, #80]
 104:	str	x9, [x1, #16]
 108:	b	134 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x134>
 10c:	add	x0, x19, #0x30
 110:	add	x2, sp, #0x40
 114:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
 118:	ldr	x0, [sp, #96]
 11c:	cmp	x0, x23
 120:	b.eq	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x188>  // b.none
 124:	bl	0 <_ZdlPv>
 128:	b	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x188>
 12c:	ldr	q0, [x21]
 130:	str	q0, [x9]
 134:	str	x8, [x1, #8]
 138:	add	x8, x1, #0x30
 13c:	stp	x21, xzr, [sp, #64]
 140:	strb	wzr, [sp, #80]
 144:	str	x8, [x1, #32]
 148:	ldr	x9, [sp, #96]
 14c:	cmp	x9, x23
 150:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x164>  // b.none
 154:	str	x9, [x1, #32]
 158:	ldr	x8, [sp, #112]
 15c:	str	x8, [x1, #48]
 160:	b	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x16c>
 164:	ldr	q0, [x23]
 168:	str	q0, [x8]
 16c:	ldr	x8, [sp, #104]
 170:	str	x8, [x1, #40]
 174:	stp	x23, xzr, [sp, #96]
 178:	strb	wzr, [sp, #112]
 17c:	ldr	x8, [x19, #56]
 180:	add	x8, x8, #0x40
 184:	str	x8, [x19, #56]
 188:	ldr	x0, [sp, #64]
 18c:	cmp	x0, x21
 190:	b.eq	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x198>  // b.none
 194:	bl	0 <_ZdlPv>
 198:	ldr	x0, [sp]
 19c:	cmp	x0, x22
 1a0:	b.eq	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1a8>  // b.none
 1a4:	bl	0 <_ZdlPv>
 1a8:	ldr	x0, [sp, #32]
 1ac:	cmp	x0, x20
 1b0:	b.eq	1b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1b8>  // b.none
 1b4:	bl	0 <_ZdlPv>
 1b8:	ldp	x20, x19, [sp, #176]
 1bc:	ldp	x22, x21, [sp, #160]
 1c0:	ldr	x23, [sp, #144]
 1c4:	ldp	x29, x30, [sp, #128]
 1c8:	add	sp, sp, #0xc0
 1cc:	ret
 1d0:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x25, [x0]
  20:	mov	x9, #0x7fffffffffffffc0    	// #9223372036854775744
  24:	sub	x8, x25, x20
  28:	cmp	x8, x9
  2c:	b.eq	304 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x304>  // b.none
  30:	asr	x9, x8, #6
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #57
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0x1ffffffffffffff     	// #144115188075855871
  58:	cmp	w10, #0x0
  5c:	csel	x24, x8, x9, ne  // ne = any
  60:	sub	x8, x1, x20
  64:	mov	x23, x2
  68:	mov	x19, x0
  6c:	mov	x21, x1
  70:	asr	x26, x8, #6
  74:	cbz	x24, 88 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x88>
  78:	lsl	x0, x24, #6
  7c:	bl	0 <_Znwm>
  80:	mov	x22, x0
  84:	b	8c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x8c>
  88:	mov	x22, xzr
  8c:	add	x9, x22, x26, lsl #6
  90:	add	x10, x9, #0x10
  94:	str	x10, [x9]
  98:	mov	x8, x23
  9c:	ldr	x11, [x8], #16
  a0:	cmp	x11, x8
  a4:	b.eq	b8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xb8>  // b.none
  a8:	str	x11, [x9]
  ac:	ldr	x10, [x23, #16]
  b0:	str	x10, [x9, #16]
  b4:	b	c0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xc0>
  b8:	ldr	q0, [x11]
  bc:	str	q0, [x10]
  c0:	ldr	x12, [x23, #8]
  c4:	add	x9, x22, x26, lsl #6
  c8:	add	x10, x9, #0x30
  cc:	mov	x11, x9
  d0:	str	x12, [x9, #8]
  d4:	stp	x8, xzr, [x23]
  d8:	strb	wzr, [x23, #16]
  dc:	str	x10, [x11, #32]!
  e0:	ldr	x12, [x23, #32]
  e4:	add	x8, x23, #0x30
  e8:	cmp	x12, x8
  ec:	b.eq	100 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x100>  // b.none
  f0:	str	x12, [x11]
  f4:	ldr	x10, [x23, #48]
  f8:	str	x10, [x9, #48]
  fc:	b	108 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x108>
 100:	ldr	q0, [x12]
 104:	str	q0, [x10]
 108:	ldr	x9, [x23, #40]
 10c:	add	x10, x22, x26, lsl #6
 110:	cmp	x20, x21
 114:	str	x9, [x10, #40]
 118:	stp	x8, xzr, [x23, #32]
 11c:	strb	wzr, [x23, #48]
 120:	mov	x23, x22
 124:	b.eq	1f0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1f0>  // b.none
 128:	mov	x23, xzr
 12c:	b	140 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x140>
 130:	add	x8, x26, #0x30
 134:	cmp	x8, x21
 138:	add	x23, x23, #0x40
 13c:	b.eq	1ec <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1ec>  // b.none
 140:	add	x9, x22, x23
 144:	add	x8, x9, #0x10
 148:	add	x10, x20, x23
 14c:	str	x8, [x9]
 150:	mov	x8, x10
 154:	ldr	x11, [x8], #16
 158:	cmp	x11, x8
 15c:	b.eq	170 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x170>  // b.none
 160:	str	x11, [x9]
 164:	ldr	x10, [x10, #16]
 168:	str	x10, [x9, #16]
 16c:	b	178 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x178>
 170:	ldr	q0, [x11]
 174:	str	q0, [x9, #16]
 178:	ldur	x10, [x8, #-8]
 17c:	add	x9, x22, x23
 180:	add	x11, x9, #0x30
 184:	str	x10, [x9, #8]
 188:	stp	x8, xzr, [x8, #-16]
 18c:	strb	wzr, [x8]
 190:	str	x11, [x9, #32]
 194:	ldr	x10, [x8, #16]
 198:	add	x8, x8, #0x20
 19c:	cmp	x10, x8
 1a0:	b.eq	1b8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1b8>  // b.none
 1a4:	str	x10, [x9, #32]
 1a8:	add	x10, x20, x23
 1ac:	ldr	x10, [x10, #48]
 1b0:	str	x10, [x9, #48]
 1b4:	b	1c0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1c0>
 1b8:	ldr	q0, [x10]
 1bc:	str	q0, [x9, #48]
 1c0:	ldur	x9, [x8, #-8]
 1c4:	add	x10, x22, x23
 1c8:	sub	x26, x8, #0x20
 1cc:	str	x9, [x10, #40]
 1d0:	ldur	x0, [x8, #-48]
 1d4:	stp	x8, xzr, [x8, #-16]
 1d8:	strb	wzr, [x8]
 1dc:	cmp	x0, x26
 1e0:	b.eq	130 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x130>  // b.none
 1e4:	bl	0 <_ZdlPv>
 1e8:	b	130 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x130>
 1ec:	add	x23, x22, x23
 1f0:	cmp	x25, x21
 1f4:	b.eq	2f8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2f8>  // b.none
 1f8:	mov	x26, xzr
 1fc:	b	210 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x210>
 200:	add	x8, x27, #0x30
 204:	cmp	x8, x25
 208:	add	x26, x26, #0x40
 20c:	b.eq	2bc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2bc>  // b.none
 210:	add	x9, x23, x26
 214:	add	x8, x9, #0x50
 218:	add	x10, x21, x26
 21c:	str	x8, [x9, #64]
 220:	mov	x8, x10
 224:	ldr	x11, [x8], #16
 228:	cmp	x11, x8
 22c:	b.eq	240 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x240>  // b.none
 230:	str	x11, [x9, #64]
 234:	ldr	x10, [x10, #16]
 238:	str	x10, [x9, #80]
 23c:	b	248 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x248>
 240:	ldr	q0, [x11]
 244:	str	q0, [x9, #80]
 248:	ldur	x10, [x8, #-8]
 24c:	add	x9, x23, x26
 250:	add	x11, x9, #0x70
 254:	str	x10, [x9, #72]
 258:	stp	x8, xzr, [x8, #-16]
 25c:	strb	wzr, [x8]
 260:	str	x11, [x9, #96]
 264:	ldr	x10, [x8, #16]
 268:	add	x8, x8, #0x20
 26c:	cmp	x10, x8
 270:	b.eq	288 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x288>  // b.none
 274:	str	x10, [x9, #96]
 278:	add	x10, x21, x26
 27c:	ldr	x10, [x10, #48]
 280:	str	x10, [x9, #112]
 284:	b	290 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x290>
 288:	ldr	q0, [x10]
 28c:	str	q0, [x9, #112]
 290:	ldur	x9, [x8, #-8]
 294:	add	x10, x23, x26
 298:	sub	x27, x8, #0x20
 29c:	str	x9, [x10, #104]
 2a0:	ldur	x0, [x8, #-48]
 2a4:	stp	x8, xzr, [x8, #-16]
 2a8:	strb	wzr, [x8]
 2ac:	cmp	x0, x27
 2b0:	b.eq	200 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x200>  // b.none
 2b4:	bl	0 <_ZdlPv>
 2b8:	b	200 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x200>
 2bc:	add	x8, x23, x26
 2c0:	add	x21, x8, #0x40
 2c4:	cbz	x20, 2d0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2d0>
 2c8:	mov	x0, x20
 2cc:	bl	0 <_ZdlPv>
 2d0:	add	x8, x22, x24, lsl #6
 2d4:	stp	x22, x21, [x19]
 2d8:	str	x8, [x19, #16]
 2dc:	ldp	x20, x19, [sp, #80]
 2e0:	ldp	x22, x21, [sp, #64]
 2e4:	ldp	x24, x23, [sp, #48]
 2e8:	ldp	x26, x25, [sp, #32]
 2ec:	ldr	x27, [sp, #16]
 2f0:	ldp	x29, x30, [sp], #96
 2f4:	ret
 2f8:	add	x21, x23, #0x40
 2fc:	cbnz	x20, 2c8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2c8>
 300:	b	2d0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2d0>
 304:	adrp	x0, 0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 308:	add	x0, x0, #0x0
 30c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	w8, [x0, #152]
  1c:	mov	x20, x2
  20:	mov	x19, x1
  24:	mov	x22, x0
  28:	sub	w8, w8, #0xb
  2c:	cmp	w8, #0x6
  30:	add	x21, x0, #0x8
  34:	b.hi	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x14c>  // b.pmore
  38:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  3c:	add	x9, x9, #0x0
  40:	adr	x10, 50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x50>
  44:	ldrb	w11, [x9, x8]
  48:	add	x10, x10, x11, lsl #2
  4c:	br	x10
  50:	add	x1, x22, #0xd0
  54:	add	x0, x22, #0x110
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  5c:	ldp	x8, x9, [x22, #184]
  60:	cmp	x8, x9
  64:	b.eq	1e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1e0>  // b.none
  68:	ldr	w8, [x22, #144]
  6c:	cmp	w8, #0x2
  70:	b.eq	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2fc>  // b.none
  74:	cmp	w8, #0x1
  78:	b.eq	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ec>  // b.none
  7c:	cbnz	w8, 88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  88:	mov	w0, wzr
  8c:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
  90:	add	x23, x22, #0x110
  94:	add	x1, x22, #0xd0
  98:	mov	x0, x23
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a0:	ldp	x8, x9, [x22, #184]
  a4:	cmp	x8, x9
  a8:	b.eq	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>  // b.none
  ac:	ldr	w8, [x22, #144]
  b0:	cmp	w8, #0x2
  b4:	b.eq	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x258>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x264>  // b.none
  c0:	cbnz	w8, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
  c4:	mov	x0, x21
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	b	26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
  d0:	add	x1, x22, #0xd0
  d4:	add	x0, x22, #0x110
  d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  dc:	ldp	x8, x9, [x22, #184]
  e0:	cmp	x8, x9
  e4:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f0>  // b.none
  e8:	ldr	w8, [x22, #144]
  ec:	cmp	w8, #0x2
  f0:	b.eq	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30c>  // b.none
  f4:	cmp	w8, #0x1
  f8:	b.eq	318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x318>  // b.none
  fc:	cbnz	w8, 320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 100:	mov	x0, x21
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 108:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 10c:	add	x23, x22, #0x110
 110:	add	x1, x22, #0xd0
 114:	mov	x0, x23
 118:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 11c:	ldp	x8, x9, [x22, #184]
 120:	cmp	x8, x9
 124:	b.eq	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1fc>  // b.none
 128:	ldr	w8, [x22, #144]
 12c:	cmp	w8, #0x2
 130:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x380>  // b.none
 134:	cmp	w8, #0x1
 138:	b.eq	374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x374>  // b.none
 13c:	cbnz	w8, 388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 140:	mov	x0, x21
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 148:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 14c:	mov	x0, x22
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 154:	tbz	w0, #0, 17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x17c>
 158:	ldr	x8, [x22, #272]
 15c:	ldrb	w9, [x19]
 160:	ldrb	w21, [x8]
 164:	cbz	w9, 248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x248>
 168:	ldrb	w1, [x19, #1]
 16c:	mov	x0, x20
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	strb	w21, [x19, #1]
 178:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 17c:	ldr	w8, [x22, #152]
 180:	cmp	w8, #0xe
 184:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>  // b.none
 188:	cmp	w8, #0x1c
 18c:	b.ne	5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>  // b.any
 190:	add	x23, x22, #0xd0
 194:	add	x24, x22, #0x110
 198:	mov	x0, x24
 19c:	mov	x1, x23
 1a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1a4:	ldp	x8, x9, [x22, #184]
 1a8:	cmp	x8, x9
 1ac:	b.eq	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c8>  // b.none
 1b0:	ldr	w8, [x22, #144]
 1b4:	cmp	w8, #0x2
 1b8:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>  // b.none
 1bc:	cmp	w8, #0x1
 1c0:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>  // b.none
 1c4:	cbnz	w8, 3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1c8:	mov	x0, x21
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1d4:	mov	w8, #0x1b                  	// #27
 1d8:	str	w8, [x22, #152]
 1dc:	b	26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 1e0:	mov	w8, #0x1b                  	// #27
 1e4:	mov	w0, wzr
 1e8:	str	w8, [x22, #152]
 1ec:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 1f0:	mov	w8, #0x1b                  	// #27
 1f4:	str	w8, [x22, #152]
 1f8:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 1fc:	mov	w8, #0x1b                  	// #27
 200:	str	w8, [x22, #152]
 204:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 208:	add	x23, x22, #0x110
 20c:	add	x1, x22, #0xd0
 210:	mov	x0, x23
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 218:	ldp	x8, x9, [x22, #184]
 21c:	cmp	x8, x9
 220:	b.eq	3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>  // b.none
 224:	ldr	w8, [x22, #144]
 228:	cmp	w8, #0x2
 22c:	b.eq	4c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4c4>  // b.none
 230:	cmp	w8, #0x1
 234:	b.eq	4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d0>  // b.none
 238:	cbnz	w8, 4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 23c:	mov	x0, x21
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 244:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 248:	mov	w8, #0x1                   	// #1
 24c:	strb	w8, [x19]
 250:	strb	w21, [x19, #1]
 254:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 258:	mov	x0, x21
 25c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 260:	b	26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 264:	mov	x0, x21
 268:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 26c:	mov	x8, sp
 270:	mov	x0, x20
 274:	mov	x1, x23
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 27c:	ldr	x8, [sp, #8]
 280:	cmp	x8, #0x1
 284:	b.ne	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>  // b.any
 288:	ldr	x8, [sp]
 28c:	ldrb	w9, [x19]
 290:	ldrb	w21, [x8]
 294:	cbz	w9, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2c4>
 298:	ldrb	w1, [x19, #1]
 29c:	mov	x0, x20
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a4:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2a8:	ldrb	w8, [x19]
 2ac:	cbz	w8, 2d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2d0>
 2b0:	ldrb	w1, [x19, #1]
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2bc:	strb	wzr, [x19]
 2c0:	b	2d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2d0>
 2c4:	mov	w8, #0x1                   	// #1
 2c8:	strb	w8, [x19]
 2cc:	strb	w21, [x19, #1]
 2d0:	ldr	x0, [sp]
 2d4:	mov	x8, sp
 2d8:	add	x8, x8, #0x10
 2dc:	cmp	x0, x8
 2e0:	b.eq	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>  // b.none
 2e4:	bl	0 <_ZdlPv>
 2e8:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 2ec:	mov	x0, x21
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2f4:	mov	w0, wzr
 2f8:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 2fc:	mov	x0, x21
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 304:	mov	w0, wzr
 308:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 30c:	mov	x0, x21
 310:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 314:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 318:	mov	x0, x21
 31c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 320:	ldrb	w8, [x19]
 324:	cbz	w8, 338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x338>
 328:	ldrb	w1, [x19, #1]
 32c:	mov	x0, x20
 330:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 334:	strb	wzr, [x19]
 338:	ldp	x1, x8, [x22, #272]
 33c:	ldr	x0, [x20, #112]
 340:	mov	w3, #0x1                   	// #1
 344:	add	x2, x1, x8
 348:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 34c:	tst	w0, #0xffff
 350:	b.ne	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>  // b.any
 354:	tbz	w0, #16, 5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>
 358:	ldrh	w8, [x20, #96]
 35c:	ldrb	w9, [x20, #98]
 360:	orr	w8, w8, w0
 364:	orr	w9, w9, w0, lsr #16
 368:	strh	w8, [x20, #96]
 36c:	strb	w9, [x20, #98]
 370:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 374:	mov	x0, x21
 378:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 37c:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 380:	mov	x0, x21
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 388:	ldrb	w8, [x19]
 38c:	cbz	w8, 3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3a0>
 390:	ldrb	w1, [x19, #1]
 394:	mov	x0, x20
 398:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 39c:	strb	wzr, [x19]
 3a0:	mov	x0, x20
 3a4:	mov	x1, x23
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3ac:	mov	w0, #0x1                   	// #1
 3b0:	ldp	x20, x19, [sp, #80]
 3b4:	ldp	x22, x21, [sp, #64]
 3b8:	ldp	x24, x23, [sp, #48]
 3bc:	ldp	x29, x30, [sp, #32]
 3c0:	add	sp, sp, #0x60
 3c4:	ret
 3c8:	mov	w8, #0x1b                  	// #27
 3cc:	str	w8, [x22, #152]
 3d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3d4:	mov	w8, #0x1b                  	// #27
 3d8:	str	w8, [x22, #152]
 3dc:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 3e0:	mov	x0, x21
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3ec:	mov	x0, x21
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	ldrb	w8, [x19]
 3f8:	cbz	w8, 418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x418>
 3fc:	mov	x0, x22
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 404:	tbz	w0, #0, 468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x468>
 408:	ldr	x8, [x22, #272]
 40c:	ldrb	w1, [x19, #1]
 410:	ldrb	w2, [x8]
 414:	b	5bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5bc>
 418:	ldrb	w8, [x22]
 41c:	tbnz	w8, #4, 4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>
 420:	ldr	w8, [x22, #152]
 424:	cmp	w8, #0xb
 428:	b.ne	5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>  // b.any
 42c:	mov	x0, x24
 430:	mov	x1, x23
 434:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 438:	ldp	x8, x9, [x22, #184]
 43c:	cmp	x8, x9
 440:	b.eq	530 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x530>  // b.none
 444:	ldr	w8, [x22, #144]
 448:	cmp	w8, #0x2
 44c:	b.eq	55c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x55c>  // b.none
 450:	cmp	w8, #0x1
 454:	b.eq	568 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x568>  // b.none
 458:	cbnz	w8, 570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 45c:	mov	x0, x21
 460:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 464:	b	570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 468:	ldr	w8, [x22, #152]
 46c:	cmp	w8, #0xb
 470:	b.eq	518 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x518>  // b.none
 474:	cmp	w8, #0x1c
 478:	b.ne	5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>  // b.any
 47c:	mov	x0, x24
 480:	mov	x1, x23
 484:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 488:	ldp	x8, x9, [x22, #184]
 48c:	cmp	x8, x9
 490:	b.eq	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>  // b.none
 494:	ldr	w8, [x22, #144]
 498:	cmp	w8, #0x2
 49c:	b.eq	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>  // b.none
 4a0:	cmp	w8, #0x1
 4a4:	b.eq	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5ac>  // b.none
 4a8:	cbnz	w8, 5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 4ac:	mov	x0, x21
 4b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4b4:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 4b8:	mov	w8, #0x2d01                	// #11521
 4bc:	strh	w8, [x19]
 4c0:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 4c4:	mov	x0, x21
 4c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4cc:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 4d0:	mov	x0, x21
 4d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4d8:	ldrb	w8, [x19]
 4dc:	cbz	w8, 4f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f0>
 4e0:	ldrb	w1, [x19, #1]
 4e4:	mov	x0, x20
 4e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4ec:	strb	wzr, [x19]
 4f0:	ldr	x8, [x22, #272]
 4f4:	ldr	x9, [x22, #392]
 4f8:	mov	x0, x20
 4fc:	mov	x1, x23
 500:	ldrb	w8, [x8]
 504:	ldr	x9, [x9, #48]
 508:	ldrh	w8, [x9, x8, lsl #1]
 50c:	ubfx	w2, w8, #8, #1
 510:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 514:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 518:	ldrb	w8, [x19]
 51c:	cbz	w8, 548 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x548>
 520:	ldrb	w1, [x19, #1]
 524:	mov	x0, x20
 528:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 52c:	b	550 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x550>
 530:	mov	w8, #0x1b                  	// #27
 534:	str	w8, [x22, #152]
 538:	b	570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 53c:	mov	w8, #0x1b                  	// #27
 540:	str	w8, [x22, #152]
 544:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 548:	mov	w8, #0x1                   	// #1
 54c:	strb	w8, [x19]
 550:	mov	w8, #0x2d                  	// #45
 554:	strb	w8, [x19, #1]
 558:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 55c:	mov	x0, x21
 560:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 564:	b	570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 568:	mov	x0, x21
 56c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 570:	ldrb	w8, [x19]
 574:	cbz	w8, 588 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x588>
 578:	ldrb	w1, [x19, #1]
 57c:	mov	x0, x20
 580:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 584:	b	590 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x590>
 588:	mov	w8, #0x1                   	// #1
 58c:	strb	w8, [x19]
 590:	mov	w8, #0x2d                  	// #45
 594:	mov	w0, wzr
 598:	strb	w8, [x19, #1]
 59c:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 5a0:	mov	x0, x21
 5a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5a8:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 5ac:	mov	x0, x21
 5b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5b4:	ldrb	w1, [x19, #1]
 5b8:	mov	w2, #0x2d                  	// #45
 5bc:	mov	x0, x20
 5c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5c4:	strb	wzr, [x19]
 5c8:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 5cc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #104]
  20:	mov	w20, w1
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	ldr	x8, [x0]
  2c:	mov	w1, w20
  30:	ldr	x8, [x8, #32]
  34:	blr	x8
  38:	mov	x25, x19
  3c:	ldr	x10, [x25, #16]!
  40:	mov	w23, w0
  44:	mov	x8, x25
  48:	ldr	x9, [x8, #-8]!
  4c:	cmp	x9, x10
  50:	b.eq	64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x64>  // b.none
  54:	strb	w23, [x9]
  58:	ldr	x9, [x8]
  5c:	add	x9, x9, #0x1
  60:	b	e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xe8>
  64:	ldr	x20, [x19]
  68:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  6c:	sub	x22, x9, x20
  70:	cmp	x22, x8
  74:	b.eq	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x11c>  // b.none
  78:	cmp	x22, #0x0
  7c:	csinc	x9, x22, xzr, ne  // ne = any
  80:	adds	x9, x9, x22
  84:	cset	w10, cs  // cs = hs, nlast
  88:	cmp	x9, #0x0
  8c:	cset	w11, lt  // lt = tstop
  90:	orr	w10, w10, w11
  94:	cmp	w10, #0x0
  98:	csel	x21, x8, x9, ne  // ne = any
  9c:	cbz	x21, 104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x104>
  a0:	mov	x0, x21
  a4:	bl	0 <_Znwm>
  a8:	mov	x24, x0
  ac:	add	x26, x24, x22
  b0:	cmp	x22, #0x1
  b4:	strb	w23, [x26]
  b8:	b.lt	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xcc>  // b.tstop
  bc:	mov	x0, x24
  c0:	mov	x1, x20
  c4:	mov	x2, x22
  c8:	bl	0 <memmove>
  cc:	add	x22, x26, #0x1
  d0:	cbz	x20, dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xdc>
  d4:	mov	x0, x20
  d8:	bl	0 <_ZdlPv>
  dc:	add	x9, x24, x21
  e0:	mov	x8, x25
  e4:	stp	x24, x22, [x19]
  e8:	str	x9, [x8]
  ec:	ldp	x20, x19, [sp, #64]
  f0:	ldp	x22, x21, [sp, #48]
  f4:	ldp	x24, x23, [sp, #32]
  f8:	ldp	x26, x25, [sp, #16]
  fc:	ldp	x29, x30, [sp], #80
 100:	ret
 104:	mov	x24, xzr
 108:	add	x26, x24, x22
 10c:	cmp	x22, #0x1
 110:	strb	w23, [x26]
 114:	b.ge	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xbc>  // b.tcont
 118:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xcc>
 11c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #112]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x144>
  40:	ldr	x8, [x20]
  44:	ldr	x0, [x19, #104]
  48:	ldrb	w20, [x8]
  4c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  50:	ldr	x8, [x0]
  54:	mov	w1, w20
  58:	ldr	x8, [x8, #32]
  5c:	blr	x8
  60:	mov	x25, x19
  64:	ldr	x10, [x25, #16]!
  68:	mov	w23, w0
  6c:	mov	x8, x25
  70:	ldr	x9, [x8, #-8]!
  74:	cmp	x9, x10
  78:	b.eq	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>  // b.none
  7c:	strb	w23, [x9]
  80:	ldr	x9, [x8]
  84:	add	x9, x9, #0x1
  88:	b	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>
  8c:	ldr	x20, [x19]
  90:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  94:	sub	x22, x9, x20
  98:	cmp	x22, x8
  9c:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
  a0:	cmp	x22, #0x0
  a4:	csinc	x9, x22, xzr, ne  // ne = any
  a8:	adds	x9, x9, x22
  ac:	cset	w10, cs  // cs = hs, nlast
  b0:	cmp	x9, #0x0
  b4:	cset	w11, lt  // lt = tstop
  b8:	orr	w10, w10, w11
  bc:	cmp	w10, #0x0
  c0:	csel	x21, x8, x9, ne  // ne = any
  c4:	cbz	x21, 12c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x12c>
  c8:	mov	x0, x21
  cc:	bl	0 <_Znwm>
  d0:	mov	x24, x0
  d4:	add	x26, x24, x22
  d8:	cmp	x22, #0x1
  dc:	strb	w23, [x26]
  e0:	b.lt	f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>  // b.tstop
  e4:	mov	x0, x24
  e8:	mov	x1, x20
  ec:	mov	x2, x22
  f0:	bl	0 <memmove>
  f4:	add	x22, x26, #0x1
  f8:	cbz	x20, 104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x104>
  fc:	mov	x0, x20
 100:	bl	0 <_ZdlPv>
 104:	add	x9, x24, x21
 108:	mov	x8, x25
 10c:	stp	x24, x22, [x19]
 110:	str	x9, [x8]
 114:	ldp	x20, x19, [sp, #64]
 118:	ldp	x22, x21, [sp, #48]
 11c:	ldp	x24, x23, [sp, #32]
 120:	ldp	x26, x25, [sp, #16]
 124:	ldp	x29, x30, [sp], #80
 128:	ret
 12c:	mov	x24, xzr
 130:	add	x26, x24, x22
 134:	cmp	x22, #0x1
 138:	strb	w23, [x26]
 13c:	b.ge	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xe4>  // b.tcont
 140:	b	f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>
 144:	bl	0 <abort>
 148:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x214>
  3c:	ldr	x20, [x19, #112]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x218>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	ldp	x20, x8, [x19, #32]
 14c:	cmp	x20, x8
 150:	b.eq	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1a8>  // b.none
 154:	add	x0, x20, #0x10
 158:	str	x0, [x20]
 15c:	ldp	x21, x22, [sp, #32]
 160:	cbnz	x21, 168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x168>
 164:	cbnz	x22, 224 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x224>
 168:	cmp	x22, #0x10
 16c:	str	x22, [sp]
 170:	b.cc	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x190>  // b.lo, b.ul, b.last
 174:	mov	x1, sp
 178:	mov	x0, x20
 17c:	mov	x2, xzr
 180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 184:	str	x0, [x20]
 188:	ldr	x8, [sp]
 18c:	str	x8, [x20, #16]
 190:	cbz	x22, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 194:	cmp	x22, #0x1
 198:	b.ne	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1bc>  // b.any
 19c:	ldrb	w8, [x21]
 1a0:	strb	w8, [x0]
 1a4:	b	1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 1a8:	add	x0, x19, #0x18
 1ac:	add	x2, sp, #0x20
 1b0:	mov	x1, x20
 1b4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 1b8:	b	1e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1e4>
 1bc:	mov	x1, x21
 1c0:	mov	x2, x22
 1c4:	bl	0 <memcpy>
 1c8:	ldr	x8, [sp]
 1cc:	ldr	x9, [x20]
 1d0:	str	x8, [x20, #8]
 1d4:	strb	wzr, [x9, x8]
 1d8:	ldr	x8, [x19, #32]
 1dc:	add	x8, x8, #0x20
 1e0:	str	x8, [x19, #32]
 1e4:	ldr	x0, [sp, #32]
 1e8:	add	x8, sp, #0x20
 1ec:	add	x8, x8, #0x10
 1f0:	cmp	x0, x8
 1f4:	b.eq	1fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1fc>  // b.none
 1f8:	bl	0 <_ZdlPv>
 1fc:	ldp	x20, x19, [sp, #112]
 200:	ldp	x22, x21, [sp, #96]
 204:	ldp	x24, x23, [sp, #80]
 208:	ldp	x29, x30, [sp, #64]
 20c:	add	sp, sp, #0x80
 210:	ret
 214:	bl	0 <abort>
 218:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 21c:	add	x0, x0, #0x0
 220:	bl	0 <_ZSt20__throw_length_errorPKc>
 224:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 228:	add	x0, x0, #0x0
 22c:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	and	w8, w1, #0xff
  1c:	cmp	w8, w2, uxtb
  20:	b.hi	19c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x19c>  // b.pmore
  24:	mov	x23, x0
  28:	ldr	x9, [x23, #64]!
  2c:	mov	w22, w1
  30:	mov	x19, x0
  34:	bfi	w22, w2, #8, #24
  38:	mov	x8, x23
  3c:	ldr	x24, [x8, #-8]!
  40:	cmp	x24, x9
  44:	b.eq	58 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x58>  // b.none
  48:	strh	w22, [x24]
  4c:	ldr	x9, [x8]
  50:	add	x9, x9, #0x2
  54:	b	180 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x180>
  58:	ldr	x20, [x19, #48]
  5c:	mov	x9, #0x7ffffffffffffffe    	// #9223372036854775806
  60:	sub	x8, x24, x20
  64:	cmp	x8, x9
  68:	b.eq	1a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x1a0>  // b.none
  6c:	asr	x26, x8, #1
  70:	cmp	x8, #0x0
  74:	csinc	x8, x26, xzr, ne  // ne = any
  78:	adds	x8, x8, x26
  7c:	lsr	x10, x8, #62
  80:	cset	w9, cs  // cs = hs, nlast
  84:	cmp	x10, #0x0
  88:	cset	w10, ne  // ne = any
  8c:	orr	w9, w9, w10
  90:	cmp	w9, #0x0
  94:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  98:	csel	x25, x9, x8, ne  // ne = any
  9c:	cbz	x25, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0xc0>
  a0:	lsl	x0, x25, #1
  a4:	bl	0 <_Znwm>
  a8:	mov	x21, x0
  ac:	subs	x9, x24, x20
  b0:	mov	x8, x21
  b4:	strh	w22, [x21, x26, lsl #1]
  b8:	b.ne	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0xd4>  // b.any
  bc:	b	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x164>
  c0:	mov	x21, xzr
  c4:	subs	x9, x24, x20
  c8:	mov	x8, x21
  cc:	strh	w22, [x21, x26, lsl #1]
  d0:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x164>  // b.none
  d4:	sub	x10, x9, #0x2
  d8:	cmp	x10, #0x1e
  dc:	mov	x8, x21
  e0:	mov	x9, x20
  e4:	b.cc	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x154>  // b.lo, b.ul, b.last
  e8:	and	x8, x10, #0xfffffffffffffffe
  ec:	add	x8, x8, #0x2
  f0:	add	x9, x20, x8
  f4:	cmp	x21, x9
  f8:	b.cs	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x110>  // b.hs, b.nlast
  fc:	add	x8, x21, x8
 100:	cmp	x20, x8
 104:	mov	x8, x21
 108:	mov	x9, x20
 10c:	b.cc	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x154>  // b.lo, b.ul, b.last
 110:	lsr	x8, x10, #1
 114:	add	x10, x8, #0x1
 118:	and	x11, x10, #0xfffffffffffffff0
 11c:	lsl	x9, x11, #1
 120:	add	x12, x20, #0x10
 124:	add	x8, x21, x9
 128:	add	x9, x20, x9
 12c:	add	x13, x21, #0x10
 130:	mov	x14, x11
 134:	ldp	q0, q1, [x12, #-16]
 138:	add	x12, x12, #0x20
 13c:	subs	x14, x14, #0x10
 140:	stp	q0, q1, [x13, #-16]
 144:	add	x13, x13, #0x20
 148:	b.ne	134 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x134>  // b.any
 14c:	cmp	x10, x11
 150:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x164>  // b.none
 154:	ldrh	w10, [x9], #2
 158:	cmp	x24, x9
 15c:	strh	w10, [x8], #2
 160:	b.ne	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x154>  // b.any
 164:	add	x22, x8, #0x2
 168:	cbz	x20, 174 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x174>
 16c:	mov	x0, x20
 170:	bl	0 <_ZdlPv>
 174:	add	x9, x21, x25, lsl #1
 178:	mov	x8, x23
 17c:	stp	x21, x22, [x19, #48]
 180:	str	x9, [x8]
 184:	ldp	x20, x19, [sp, #64]
 188:	ldp	x22, x21, [sp, #48]
 18c:	ldp	x24, x23, [sp, #32]
 190:	ldp	x26, x25, [sp, #16]
 194:	ldp	x29, x30, [sp], #80
 198:	ret
 19c:	bl	0 <abort>
 1a0:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc>
 1a4:	add	x0, x0, #0x0
 1a8:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	w8, [x0, #152]
  1c:	mov	x20, x2
  20:	mov	x19, x1
  24:	mov	x22, x0
  28:	sub	w8, w8, #0xb
  2c:	cmp	w8, #0x6
  30:	add	x21, x0, #0x8
  34:	b.hi	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x14c>  // b.pmore
  38:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  3c:	add	x9, x9, #0x0
  40:	adr	x10, 50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x50>
  44:	ldrb	w11, [x9, x8]
  48:	add	x10, x10, x11, lsl #2
  4c:	br	x10
  50:	add	x1, x22, #0xd0
  54:	add	x0, x22, #0x110
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  5c:	ldp	x8, x9, [x22, #184]
  60:	cmp	x8, x9
  64:	b.eq	1e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1e0>  // b.none
  68:	ldr	w8, [x22, #144]
  6c:	cmp	w8, #0x2
  70:	b.eq	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2fc>  // b.none
  74:	cmp	w8, #0x1
  78:	b.eq	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2ec>  // b.none
  7c:	cbnz	w8, 88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  88:	mov	w0, wzr
  8c:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
  90:	add	x23, x22, #0x110
  94:	add	x1, x22, #0xd0
  98:	mov	x0, x23
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a0:	ldp	x8, x9, [x22, #184]
  a4:	cmp	x8, x9
  a8:	b.eq	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>  // b.none
  ac:	ldr	w8, [x22, #144]
  b0:	cmp	w8, #0x2
  b4:	b.eq	258 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x258>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x264>  // b.none
  c0:	cbnz	w8, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
  c4:	mov	x0, x21
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	b	26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
  d0:	add	x1, x22, #0xd0
  d4:	add	x0, x22, #0x110
  d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  dc:	ldp	x8, x9, [x22, #184]
  e0:	cmp	x8, x9
  e4:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f0>  // b.none
  e8:	ldr	w8, [x22, #144]
  ec:	cmp	w8, #0x2
  f0:	b.eq	30c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x30c>  // b.none
  f4:	cmp	w8, #0x1
  f8:	b.eq	318 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x318>  // b.none
  fc:	cbnz	w8, 320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 100:	mov	x0, x21
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 108:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 10c:	add	x23, x22, #0x110
 110:	add	x1, x22, #0xd0
 114:	mov	x0, x23
 118:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 11c:	ldp	x8, x9, [x22, #184]
 120:	cmp	x8, x9
 124:	b.eq	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1fc>  // b.none
 128:	ldr	w8, [x22, #144]
 12c:	cmp	w8, #0x2
 130:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x380>  // b.none
 134:	cmp	w8, #0x1
 138:	b.eq	374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x374>  // b.none
 13c:	cbnz	w8, 388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 140:	mov	x0, x21
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 148:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 14c:	mov	x0, x22
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 154:	tbz	w0, #0, 17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x17c>
 158:	ldr	x8, [x22, #272]
 15c:	ldrb	w9, [x19]
 160:	ldrb	w21, [x8]
 164:	cbz	w9, 248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x248>
 168:	ldrb	w1, [x19, #1]
 16c:	mov	x0, x20
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	strb	w21, [x19, #1]
 178:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 17c:	ldr	w8, [x22, #152]
 180:	cmp	w8, #0xe
 184:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>  // b.none
 188:	cmp	w8, #0x1c
 18c:	b.ne	5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>  // b.any
 190:	add	x23, x22, #0xd0
 194:	add	x24, x22, #0x110
 198:	mov	x0, x24
 19c:	mov	x1, x23
 1a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1a4:	ldp	x8, x9, [x22, #184]
 1a8:	cmp	x8, x9
 1ac:	b.eq	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c8>  // b.none
 1b0:	ldr	w8, [x22, #144]
 1b4:	cmp	w8, #0x2
 1b8:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>  // b.none
 1bc:	cmp	w8, #0x1
 1c0:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>  // b.none
 1c4:	cbnz	w8, 3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1c8:	mov	x0, x21
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1d4:	mov	w8, #0x1b                  	// #27
 1d8:	str	w8, [x22, #152]
 1dc:	b	26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 1e0:	mov	w8, #0x1b                  	// #27
 1e4:	mov	w0, wzr
 1e8:	str	w8, [x22, #152]
 1ec:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 1f0:	mov	w8, #0x1b                  	// #27
 1f4:	str	w8, [x22, #152]
 1f8:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 1fc:	mov	w8, #0x1b                  	// #27
 200:	str	w8, [x22, #152]
 204:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 208:	add	x23, x22, #0x110
 20c:	add	x1, x22, #0xd0
 210:	mov	x0, x23
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 218:	ldp	x8, x9, [x22, #184]
 21c:	cmp	x8, x9
 220:	b.eq	3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>  // b.none
 224:	ldr	w8, [x22, #144]
 228:	cmp	w8, #0x2
 22c:	b.eq	4c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4c4>  // b.none
 230:	cmp	w8, #0x1
 234:	b.eq	4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d0>  // b.none
 238:	cbnz	w8, 4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 23c:	mov	x0, x21
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 244:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 248:	mov	w8, #0x1                   	// #1
 24c:	strb	w8, [x19]
 250:	strb	w21, [x19, #1]
 254:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 258:	mov	x0, x21
 25c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 260:	b	26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 264:	mov	x0, x21
 268:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 26c:	mov	x8, sp
 270:	mov	x0, x20
 274:	mov	x1, x23
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 27c:	ldr	x8, [sp, #8]
 280:	cmp	x8, #0x1
 284:	b.ne	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>  // b.any
 288:	ldr	x8, [sp]
 28c:	ldrb	w9, [x19]
 290:	ldrb	w21, [x8]
 294:	cbz	w9, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2c4>
 298:	ldrb	w1, [x19, #1]
 29c:	mov	x0, x20
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a4:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2a8:	ldrb	w8, [x19]
 2ac:	cbz	w8, 2d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2d0>
 2b0:	ldrb	w1, [x19, #1]
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2bc:	strb	wzr, [x19]
 2c0:	b	2d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2d0>
 2c4:	mov	w8, #0x1                   	// #1
 2c8:	strb	w8, [x19]
 2cc:	strb	w21, [x19, #1]
 2d0:	ldr	x0, [sp]
 2d4:	mov	x8, sp
 2d8:	add	x8, x8, #0x10
 2dc:	cmp	x0, x8
 2e0:	b.eq	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>  // b.none
 2e4:	bl	0 <_ZdlPv>
 2e8:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 2ec:	mov	x0, x21
 2f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2f4:	mov	w0, wzr
 2f8:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 2fc:	mov	x0, x21
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 304:	mov	w0, wzr
 308:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 30c:	mov	x0, x21
 310:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 314:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x320>
 318:	mov	x0, x21
 31c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 320:	ldrb	w8, [x19]
 324:	cbz	w8, 338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x338>
 328:	ldrb	w1, [x19, #1]
 32c:	mov	x0, x20
 330:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 334:	strb	wzr, [x19]
 338:	ldp	x1, x8, [x22, #272]
 33c:	ldr	x0, [x20, #112]
 340:	mov	w3, #0x1                   	// #1
 344:	add	x2, x1, x8
 348:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 34c:	tst	w0, #0xffff
 350:	b.ne	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>  // b.any
 354:	tbz	w0, #16, 5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>
 358:	ldrh	w8, [x20, #96]
 35c:	ldrb	w9, [x20, #98]
 360:	orr	w8, w8, w0
 364:	orr	w9, w9, w0, lsr #16
 368:	strh	w8, [x20, #96]
 36c:	strb	w9, [x20, #98]
 370:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 374:	mov	x0, x21
 378:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 37c:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 380:	mov	x0, x21
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 388:	ldrb	w8, [x19]
 38c:	cbz	w8, 3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3a0>
 390:	ldrb	w1, [x19, #1]
 394:	mov	x0, x20
 398:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 39c:	strb	wzr, [x19]
 3a0:	mov	x0, x20
 3a4:	mov	x1, x23
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3ac:	mov	w0, #0x1                   	// #1
 3b0:	ldp	x20, x19, [sp, #80]
 3b4:	ldp	x22, x21, [sp, #64]
 3b8:	ldp	x24, x23, [sp, #48]
 3bc:	ldp	x29, x30, [sp, #32]
 3c0:	add	sp, sp, #0x60
 3c4:	ret
 3c8:	mov	w8, #0x1b                  	// #27
 3cc:	str	w8, [x22, #152]
 3d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3d4:	mov	w8, #0x1b                  	// #27
 3d8:	str	w8, [x22, #152]
 3dc:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 3e0:	mov	x0, x21
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3ec:	mov	x0, x21
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	ldrb	w8, [x19]
 3f8:	cbz	w8, 418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x418>
 3fc:	mov	x0, x22
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 404:	tbz	w0, #0, 468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x468>
 408:	ldr	x8, [x22, #272]
 40c:	ldrb	w1, [x19, #1]
 410:	ldrb	w2, [x8]
 414:	b	5bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5bc>
 418:	ldrb	w8, [x22]
 41c:	tbnz	w8, #4, 4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>
 420:	ldr	w8, [x22, #152]
 424:	cmp	w8, #0xb
 428:	b.ne	5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>  // b.any
 42c:	mov	x0, x24
 430:	mov	x1, x23
 434:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 438:	ldp	x8, x9, [x22, #184]
 43c:	cmp	x8, x9
 440:	b.eq	530 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x530>  // b.none
 444:	ldr	w8, [x22, #144]
 448:	cmp	w8, #0x2
 44c:	b.eq	55c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x55c>  // b.none
 450:	cmp	w8, #0x1
 454:	b.eq	568 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x568>  // b.none
 458:	cbnz	w8, 570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 45c:	mov	x0, x21
 460:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 464:	b	570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 468:	ldr	w8, [x22, #152]
 46c:	cmp	w8, #0xb
 470:	b.eq	518 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x518>  // b.none
 474:	cmp	w8, #0x1c
 478:	b.ne	5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>  // b.any
 47c:	mov	x0, x24
 480:	mov	x1, x23
 484:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 488:	ldp	x8, x9, [x22, #184]
 48c:	cmp	x8, x9
 490:	b.eq	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x53c>  // b.none
 494:	ldr	w8, [x22, #144]
 498:	cmp	w8, #0x2
 49c:	b.eq	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>  // b.none
 4a0:	cmp	w8, #0x1
 4a4:	b.eq	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5ac>  // b.none
 4a8:	cbnz	w8, 5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 4ac:	mov	x0, x21
 4b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4b4:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 4b8:	mov	w8, #0x2d01                	// #11521
 4bc:	strh	w8, [x19]
 4c0:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 4c4:	mov	x0, x21
 4c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4cc:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 4d0:	mov	x0, x21
 4d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4d8:	ldrb	w8, [x19]
 4dc:	cbz	w8, 4f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f0>
 4e0:	ldrb	w1, [x19, #1]
 4e4:	mov	x0, x20
 4e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4ec:	strb	wzr, [x19]
 4f0:	ldr	x8, [x22, #272]
 4f4:	ldr	x9, [x22, #392]
 4f8:	mov	x0, x20
 4fc:	mov	x1, x23
 500:	ldrb	w8, [x8]
 504:	ldr	x9, [x9, #48]
 508:	ldrh	w8, [x9, x8, lsl #1]
 50c:	ubfx	w2, w8, #8, #1
 510:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 514:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 518:	ldrb	w8, [x19]
 51c:	cbz	w8, 548 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x548>
 520:	ldrb	w1, [x19, #1]
 524:	mov	x0, x20
 528:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 52c:	b	550 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x550>
 530:	mov	w8, #0x1b                  	// #27
 534:	str	w8, [x22, #152]
 538:	b	570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 53c:	mov	w8, #0x1b                  	// #27
 540:	str	w8, [x22, #152]
 544:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 548:	mov	w8, #0x1                   	// #1
 54c:	strb	w8, [x19]
 550:	mov	w8, #0x2d                  	// #45
 554:	strb	w8, [x19, #1]
 558:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 55c:	mov	x0, x21
 560:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 564:	b	570 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x570>
 568:	mov	x0, x21
 56c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 570:	ldrb	w8, [x19]
 574:	cbz	w8, 588 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x588>
 578:	ldrb	w1, [x19, #1]
 57c:	mov	x0, x20
 580:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 584:	b	590 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x590>
 588:	mov	w8, #0x1                   	// #1
 58c:	strb	w8, [x19]
 590:	mov	w8, #0x2d                  	// #45
 594:	mov	w0, wzr
 598:	strb	w8, [x19, #1]
 59c:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 5a0:	mov	x0, x21
 5a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5a8:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 5ac:	mov	x0, x21
 5b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5b4:	ldrb	w1, [x19, #1]
 5b8:	mov	w2, #0x2d                  	// #45
 5bc:	mov	x0, x20
 5c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5c4:	strb	wzr, [x19]
 5c8:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 5cc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #104]
  20:	mov	w20, w1
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	ldr	x8, [x0]
  2c:	mov	w1, w20
  30:	ldr	x8, [x8, #32]
  34:	blr	x8
  38:	mov	x25, x19
  3c:	ldr	x10, [x25, #16]!
  40:	mov	w23, w0
  44:	mov	x8, x25
  48:	ldr	x9, [x8, #-8]!
  4c:	cmp	x9, x10
  50:	b.eq	64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x64>  // b.none
  54:	strb	w23, [x9]
  58:	ldr	x9, [x8]
  5c:	add	x9, x9, #0x1
  60:	b	e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xe8>
  64:	ldr	x20, [x19]
  68:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  6c:	sub	x22, x9, x20
  70:	cmp	x22, x8
  74:	b.eq	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x11c>  // b.none
  78:	cmp	x22, #0x0
  7c:	csinc	x9, x22, xzr, ne  // ne = any
  80:	adds	x9, x9, x22
  84:	cset	w10, cs  // cs = hs, nlast
  88:	cmp	x9, #0x0
  8c:	cset	w11, lt  // lt = tstop
  90:	orr	w10, w10, w11
  94:	cmp	w10, #0x0
  98:	csel	x21, x8, x9, ne  // ne = any
  9c:	cbz	x21, 104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x104>
  a0:	mov	x0, x21
  a4:	bl	0 <_Znwm>
  a8:	mov	x24, x0
  ac:	add	x26, x24, x22
  b0:	cmp	x22, #0x1
  b4:	strb	w23, [x26]
  b8:	b.lt	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xcc>  // b.tstop
  bc:	mov	x0, x24
  c0:	mov	x1, x20
  c4:	mov	x2, x22
  c8:	bl	0 <memmove>
  cc:	add	x22, x26, #0x1
  d0:	cbz	x20, dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xdc>
  d4:	mov	x0, x20
  d8:	bl	0 <_ZdlPv>
  dc:	add	x9, x24, x21
  e0:	mov	x8, x25
  e4:	stp	x24, x22, [x19]
  e8:	str	x9, [x8]
  ec:	ldp	x20, x19, [sp, #64]
  f0:	ldp	x22, x21, [sp, #48]
  f4:	ldp	x24, x23, [sp, #32]
  f8:	ldp	x26, x25, [sp, #16]
  fc:	ldp	x29, x30, [sp], #80
 100:	ret
 104:	mov	x24, xzr
 108:	add	x26, x24, x22
 10c:	cmp	x22, #0x1
 110:	strb	w23, [x26]
 114:	b.ge	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xbc>  // b.tcont
 118:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xcc>
 11c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #112]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x144>
  40:	ldr	x8, [x20]
  44:	ldr	x0, [x19, #104]
  48:	ldrb	w20, [x8]
  4c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  50:	ldr	x8, [x0]
  54:	mov	w1, w20
  58:	ldr	x8, [x8, #32]
  5c:	blr	x8
  60:	mov	x25, x19
  64:	ldr	x10, [x25, #16]!
  68:	mov	w23, w0
  6c:	mov	x8, x25
  70:	ldr	x9, [x8, #-8]!
  74:	cmp	x9, x10
  78:	b.eq	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>  // b.none
  7c:	strb	w23, [x9]
  80:	ldr	x9, [x8]
  84:	add	x9, x9, #0x1
  88:	b	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>
  8c:	ldr	x20, [x19]
  90:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  94:	sub	x22, x9, x20
  98:	cmp	x22, x8
  9c:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
  a0:	cmp	x22, #0x0
  a4:	csinc	x9, x22, xzr, ne  // ne = any
  a8:	adds	x9, x9, x22
  ac:	cset	w10, cs  // cs = hs, nlast
  b0:	cmp	x9, #0x0
  b4:	cset	w11, lt  // lt = tstop
  b8:	orr	w10, w10, w11
  bc:	cmp	w10, #0x0
  c0:	csel	x21, x8, x9, ne  // ne = any
  c4:	cbz	x21, 12c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x12c>
  c8:	mov	x0, x21
  cc:	bl	0 <_Znwm>
  d0:	mov	x24, x0
  d4:	add	x26, x24, x22
  d8:	cmp	x22, #0x1
  dc:	strb	w23, [x26]
  e0:	b.lt	f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>  // b.tstop
  e4:	mov	x0, x24
  e8:	mov	x1, x20
  ec:	mov	x2, x22
  f0:	bl	0 <memmove>
  f4:	add	x22, x26, #0x1
  f8:	cbz	x20, 104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x104>
  fc:	mov	x0, x20
 100:	bl	0 <_ZdlPv>
 104:	add	x9, x24, x21
 108:	mov	x8, x25
 10c:	stp	x24, x22, [x19]
 110:	str	x9, [x8]
 114:	ldp	x20, x19, [sp, #64]
 118:	ldp	x22, x21, [sp, #48]
 11c:	ldp	x24, x23, [sp, #32]
 120:	ldp	x26, x25, [sp, #16]
 124:	ldp	x29, x30, [sp], #80
 128:	ret
 12c:	mov	x24, xzr
 130:	add	x26, x24, x22
 134:	cmp	x22, #0x1
 138:	strb	w23, [x26]
 13c:	b.ge	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xe4>  // b.tcont
 140:	b	f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>
 144:	bl	0 <abort>
 148:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 214 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x214>
  3c:	ldr	x20, [x19, #112]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 218 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x218>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	ldp	x20, x8, [x19, #32]
 14c:	cmp	x20, x8
 150:	b.eq	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1a8>  // b.none
 154:	add	x0, x20, #0x10
 158:	str	x0, [x20]
 15c:	ldp	x21, x22, [sp, #32]
 160:	cbnz	x21, 168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x168>
 164:	cbnz	x22, 224 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x224>
 168:	cmp	x22, #0x10
 16c:	str	x22, [sp]
 170:	b.cc	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x190>  // b.lo, b.ul, b.last
 174:	mov	x1, sp
 178:	mov	x0, x20
 17c:	mov	x2, xzr
 180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 184:	str	x0, [x20]
 188:	ldr	x8, [sp]
 18c:	str	x8, [x20, #16]
 190:	cbz	x22, 1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 194:	cmp	x22, #0x1
 198:	b.ne	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1bc>  // b.any
 19c:	ldrb	w8, [x21]
 1a0:	strb	w8, [x0]
 1a4:	b	1c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1c8>
 1a8:	add	x0, x19, #0x18
 1ac:	add	x2, sp, #0x20
 1b0:	mov	x1, x20
 1b4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 1b8:	b	1e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1e4>
 1bc:	mov	x1, x21
 1c0:	mov	x2, x22
 1c4:	bl	0 <memcpy>
 1c8:	ldr	x8, [sp]
 1cc:	ldr	x9, [x20]
 1d0:	str	x8, [x20, #8]
 1d4:	strb	wzr, [x9, x8]
 1d8:	ldr	x8, [x19, #32]
 1dc:	add	x8, x8, #0x20
 1e0:	str	x8, [x19, #32]
 1e4:	ldr	x0, [sp, #32]
 1e8:	add	x8, sp, #0x20
 1ec:	add	x8, x8, #0x10
 1f0:	cmp	x0, x8
 1f4:	b.eq	1fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x1fc>  // b.none
 1f8:	bl	0 <_ZdlPv>
 1fc:	ldp	x20, x19, [sp, #112]
 200:	ldp	x22, x21, [sp, #96]
 204:	ldp	x24, x23, [sp, #80]
 208:	ldp	x29, x30, [sp, #64]
 20c:	add	sp, sp, #0x80
 210:	ret
 214:	bl	0 <abort>
 218:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 21c:	add	x0, x0, #0x0
 220:	bl	0 <_ZSt20__throw_length_errorPKc>
 224:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 228:	add	x0, x0, #0x0
 22c:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #128]
   8:	str	x23, [sp, #144]
   c:	stp	x22, x21, [sp, #160]
  10:	stp	x20, x19, [sp, #176]
  14:	add	x29, sp, #0x80
  18:	and	w8, w1, #0xff
  1c:	cmp	w8, w2, uxtb
  20:	b.hi	1d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1d0>  // b.pmore
  24:	add	x21, x0, #0x68
  28:	mov	x19, x0
  2c:	add	x8, sp, #0x20
  30:	mov	x0, x21
  34:	mov	w20, w2
  38:	add	x22, sp, #0x20
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  40:	mov	x8, sp
  44:	mov	x0, x21
  48:	mov	w1, w20
  4c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  50:	ldr	x8, [sp, #32]
  54:	add	x9, sp, #0x40
  58:	add	x20, x22, #0x10
  5c:	add	x21, x9, #0x10
  60:	cmp	x8, x20
  64:	str	x21, [sp, #64]
  68:	b.eq	7c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x7c>  // b.none
  6c:	ldr	x9, [sp, #48]
  70:	str	x8, [sp, #64]
  74:	str	x9, [sp, #80]
  78:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x84>
  7c:	ldr	q0, [x8]
  80:	str	q0, [x21]
  84:	ldr	x9, [sp]
  88:	ldr	x8, [sp, #40]
  8c:	mov	x11, sp
  90:	add	x10, sp, #0x40
  94:	add	x22, x11, #0x10
  98:	add	x23, x10, #0x30
  9c:	cmp	x9, x22
  a0:	stp	x20, xzr, [sp, #32]
  a4:	strb	wzr, [sp, #48]
  a8:	str	x8, [sp, #72]
  ac:	str	x23, [sp, #96]
  b0:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xc4>  // b.none
  b4:	ldr	x10, [sp, #16]
  b8:	str	x9, [sp, #96]
  bc:	str	x10, [sp, #112]
  c0:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xcc>
  c4:	ldr	q0, [x9]
  c8:	str	q0, [x23]
  cc:	ldr	x9, [sp, #8]
  d0:	stp	x22, xzr, [sp]
  d4:	strb	wzr, [sp, #16]
  d8:	str	x9, [sp, #104]
  dc:	ldp	x1, x9, [x19, #56]
  e0:	cmp	x1, x9
  e4:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x10c>  // b.none
  e8:	add	x9, x1, #0x10
  ec:	str	x9, [x1]
  f0:	ldr	x10, [sp, #64]
  f4:	cmp	x10, x21
  f8:	b.eq	12c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x12c>  // b.none
  fc:	str	x10, [x1]
 100:	ldr	x9, [sp, #80]
 104:	str	x9, [x1, #16]
 108:	b	134 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x134>
 10c:	add	x0, x19, #0x30
 110:	add	x2, sp, #0x40
 114:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
 118:	ldr	x0, [sp, #96]
 11c:	cmp	x0, x23
 120:	b.eq	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x188>  // b.none
 124:	bl	0 <_ZdlPv>
 128:	b	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x188>
 12c:	ldr	q0, [x21]
 130:	str	q0, [x9]
 134:	str	x8, [x1, #8]
 138:	add	x8, x1, #0x30
 13c:	stp	x21, xzr, [sp, #64]
 140:	strb	wzr, [sp, #80]
 144:	str	x8, [x1, #32]
 148:	ldr	x9, [sp, #96]
 14c:	cmp	x9, x23
 150:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x164>  // b.none
 154:	str	x9, [x1, #32]
 158:	ldr	x8, [sp, #112]
 15c:	str	x8, [x1, #48]
 160:	b	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x16c>
 164:	ldr	q0, [x23]
 168:	str	q0, [x8]
 16c:	ldr	x8, [sp, #104]
 170:	str	x8, [x1, #40]
 174:	stp	x23, xzr, [sp, #96]
 178:	strb	wzr, [sp, #112]
 17c:	ldr	x8, [x19, #56]
 180:	add	x8, x8, #0x40
 184:	str	x8, [x19, #56]
 188:	ldr	x0, [sp, #64]
 18c:	cmp	x0, x21
 190:	b.eq	198 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x198>  // b.none
 194:	bl	0 <_ZdlPv>
 198:	ldr	x0, [sp]
 19c:	cmp	x0, x22
 1a0:	b.eq	1a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1a8>  // b.none
 1a4:	bl	0 <_ZdlPv>
 1a8:	ldr	x0, [sp, #32]
 1ac:	cmp	x0, x20
 1b0:	b.eq	1b8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1b8>  // b.none
 1b4:	bl	0 <_ZdlPv>
 1b8:	ldp	x20, x19, [sp, #176]
 1bc:	ldp	x22, x21, [sp, #160]
 1c0:	ldr	x23, [sp, #144]
 1c4:	ldp	x29, x30, [sp, #128]
 1c8:	add	sp, sp, #0xc0
 1cc:	ret
 1d0:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	and	w8, w3, #0x1
  14:	mov	w9, #0x2                   	// #2
  18:	stp	x1, x2, [sp, #56]
  1c:	str	w9, [sp, #48]
  20:	strb	w8, [sp, #72]
  24:	ldr	q1, [sp, #48]
  28:	ldp	q2, q0, [sp, #64]
  2c:	mov	x19, x0
  30:	add	x20, x0, #0x38
  34:	str	q1, [sp]
  38:	stp	q2, q0, [sp, #16]
  3c:	ldp	x1, x8, [x0, #64]
  40:	cmp	x1, x8
  44:	b.eq	a8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0xa8>  // b.none
  48:	ldp	q1, q0, [sp, #16]
  4c:	ldr	q2, [sp]
  50:	stp	q1, q0, [x1, #16]
  54:	str	q2, [x1]
  58:	ldr	w8, [sp]
  5c:	cmp	w8, #0xb
  60:	b.ne	98 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x98>  // b.any
  64:	str	xzr, [x1, #32]
  68:	ldr	q0, [sp, #16]
  6c:	stur	q0, [x29, #-16]
  70:	ldr	q1, [x1, #16]
  74:	str	q1, [sp, #16]
  78:	str	q0, [x1, #16]
  7c:	ldr	x8, [sp, #32]
  80:	str	xzr, [sp, #32]
  84:	ldr	x9, [x1, #40]
  88:	str	x8, [x1, #32]
  8c:	ldr	x8, [sp, #40]
  90:	str	x9, [sp, #40]
  94:	str	x8, [x1, #40]
  98:	ldr	x8, [x19, #64]
  9c:	add	x8, x8, #0x30
  a0:	str	x8, [x19, #64]
  a4:	b	b8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0xb8>
  a8:	mov	x2, sp
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  b4:	ldr	x8, [x19, #64]
  b8:	ldr	x9, [x20]
  bc:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c0:	movk	x10, #0xaaab
  c4:	sub	x8, x8, x9
  c8:	asr	x8, x8, #4
  cc:	mov	w9, #0x86a1                	// #34465
  d0:	mul	x8, x8, x10
  d4:	movk	w9, #0x1, lsl #16
  d8:	cmp	x8, x9
  dc:	b.cs	148 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x148>  // b.hs, b.nlast
  e0:	ldr	w9, [sp]
  e4:	sub	x19, x8, #0x1
  e8:	cmp	w9, #0xb
  ec:	b.ne	10c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x10c>  // b.any
  f0:	ldr	x8, [sp, #32]
  f4:	cbz	x8, 10c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x10c>
  f8:	mov	x9, sp
  fc:	add	x0, x9, #0x10
 100:	mov	w2, #0x3                   	// #3
 104:	mov	x1, x0
 108:	blr	x8
 10c:	ldr	w8, [sp, #48]
 110:	cmp	w8, #0xb
 114:	b.ne	134 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x134>  // b.any
 118:	ldr	x8, [sp, #80]
 11c:	cbz	x8, 134 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x134>
 120:	add	x9, sp, #0x30
 124:	add	x0, x9, #0x10
 128:	mov	w2, #0x3                   	// #3
 12c:	mov	x1, x0
 130:	blr	x8
 134:	mov	x0, x19
 138:	ldp	x20, x19, [sp, #128]
 13c:	ldp	x29, x30, [sp, #112]
 140:	add	sp, sp, #0x90
 144:	ret
 148:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>:
   0:	sub	sp, sp, #0x180
   4:	stp	x29, x30, [sp, #288]
   8:	stp	x28, x27, [sp, #304]
   c:	stp	x26, x25, [sp, #320]
  10:	stp	x24, x23, [sp, #336]
  14:	stp	x22, x21, [sp, #352]
  18:	stp	x20, x19, [sp, #368]
  1c:	add	x29, sp, #0x120
  20:	str	x8, [sp, #8]
  24:	sub	x8, x29, #0x50
  28:	mov	x20, x0
  2c:	mov	w9, #0x8                   	// #8
  30:	add	x26, x8, #0x8
  34:	mov	w0, #0x40                  	// #64
  38:	stur	wzr, [x29, #-72]
  3c:	stp	xzr, x26, [x29, #-64]
  40:	stp	x26, xzr, [x29, #-48]
  44:	str	x9, [sp, #136]
  48:	bl	0 <_Znwm>
  4c:	mov	x22, x0
  50:	str	x0, [sp, #128]
  54:	mov	w0, #0x200                 	// #512
  58:	bl	0 <_Znwm>
  5c:	str	x0, [x22, #24]!
  60:	add	x9, x0, #0x200
  64:	stp	x0, x0, [sp, #144]
  68:	mov	x12, x20
  6c:	stp	x9, x22, [sp, #160]
  70:	stp	x9, x22, [sp, #192]
  74:	str	x0, [sp, #184]
  78:	ldr	x9, [x12, #8]!
  7c:	mov	x8, x0
  80:	add	x10, sp, #0x40
  84:	add	x11, sp, #0x10
  88:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  8c:	mov	w19, #0x86a1                	// #34465
  90:	mov	x28, #0x3f                  	// #63
  94:	mov	w27, #0x30                  	// #48
  98:	movk	x25, #0xaaab
  9c:	movk	w19, #0x1, lsl #16
  a0:	movk	x28, #0x1000, lsl #48
  a4:	add	x22, x10, #0x10
  a8:	add	x23, x11, #0x10
  ac:	str	x9, [x8], #8
  b0:	str	x12, [sp]
  b4:	str	x8, [sp, #176]
  b8:	cmp	x8, x0
  bc:	b.eq	cc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xcc>  // b.none
  c0:	ldr	x9, [x8, #-8]!
  c4:	str	x9, [sp, #120]
  c8:	b	100 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x100>
  cc:	ldr	x8, [sp, #200]
  d0:	ldur	x8, [x8, #-8]
  d4:	ldr	x8, [x8, #504]
  d8:	str	x8, [sp, #120]
  dc:	bl	0 <_ZdlPv>
  e0:	ldr	x8, [sp, #200]
  e4:	sub	x9, x8, #0x8
  e8:	str	x9, [sp, #200]
  ec:	ldur	x8, [x8, #-8]
  f0:	ldr	x9, [sp, #120]
  f4:	add	x10, x8, #0x200
  f8:	stp	x8, x10, [sp, #184]
  fc:	add	x8, x8, #0x1f8
 100:	str	x8, [sp, #176]
 104:	ldr	x21, [x20]
 108:	ldr	x8, [x21, #56]
 10c:	madd	x10, x9, x27, x8
 110:	ldp	q1, q0, [x10, #16]
 114:	ldr	q2, [x10]
 118:	stp	q1, q0, [sp, #80]
 11c:	str	q2, [sp, #64]
 120:	ldr	w10, [x10]
 124:	cmp	w10, #0xb
 128:	b.ne	15c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x15c>  // b.any
 12c:	str	xzr, [sp, #96]
 130:	madd	x24, x9, x27, x8
 134:	ldr	x10, [x24, #32]!
 138:	cbz	x10, 15c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x15c>
 13c:	madd	x8, x9, x27, x8
 140:	add	x1, x8, #0x10
 144:	mov	w2, #0x2                   	// #2
 148:	mov	x0, x22
 14c:	blr	x10
 150:	ldr	q0, [x24]
 154:	str	q0, [sp, #96]
 158:	ldr	x21, [x20]
 15c:	ldr	w8, [sp, #64]
 160:	ldp	q1, q0, [sp, #64]
 164:	ldr	q2, [sp, #96]
 168:	cmp	w8, #0xb
 16c:	stp	q1, q0, [sp, #16]
 170:	str	q2, [sp, #48]
 174:	b.ne	1a0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1a0>  // b.any
 178:	ldr	q0, [x22]
 17c:	ldr	q1, [x23]
 180:	stur	q0, [x29, #-32]
 184:	ldur	q0, [x29, #-32]
 188:	str	q1, [x22]
 18c:	str	q0, [x23]
 190:	ldr	x8, [sp, #56]
 194:	ldr	q0, [sp, #96]
 198:	stp	xzr, x8, [sp, #96]
 19c:	str	q0, [sp, #48]
 1a0:	ldp	x1, x8, [x21, #64]
 1a4:	add	x24, x21, #0x38
 1a8:	cmp	x1, x8
 1ac:	b.eq	214 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x214>  // b.none
 1b0:	ldp	q1, q0, [sp, #32]
 1b4:	ldr	q2, [sp, #16]
 1b8:	stp	q1, q0, [x1, #16]
 1bc:	str	q2, [x1]
 1c0:	ldr	w8, [sp, #16]
 1c4:	cmp	w8, #0xb
 1c8:	b.ne	204 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x204>  // b.any
 1cc:	str	xzr, [x1, #32]
 1d0:	ldr	q0, [x23]
 1d4:	stur	q0, [x29, #-32]
 1d8:	ldr	q0, [x1, #16]
 1dc:	ldur	q1, [x29, #-32]
 1e0:	str	q0, [x23]
 1e4:	str	q1, [x1, #16]
 1e8:	ldr	x8, [sp, #48]
 1ec:	str	xzr, [sp, #48]
 1f0:	str	x8, [x1, #32]
 1f4:	ldr	x8, [x1, #40]
 1f8:	ldr	x9, [sp, #56]
 1fc:	str	x8, [sp, #56]
 200:	str	x9, [x1, #40]
 204:	ldr	x8, [x21, #64]
 208:	add	x8, x8, #0x30
 20c:	str	x8, [x21, #64]
 210:	b	224 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x224>
 214:	add	x2, sp, #0x10
 218:	mov	x0, x24
 21c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 220:	ldr	x8, [x21, #64]
 224:	ldr	x9, [x24]
 228:	sub	x8, x8, x9
 22c:	asr	x8, x8, #4
 230:	mul	x8, x8, x25
 234:	cmp	x8, x19
 238:	b.cs	870 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x870>  // b.hs, b.nlast
 23c:	ldr	w9, [sp, #16]
 240:	sub	x21, x8, #0x1
 244:	cmp	w9, #0xb
 248:	b.ne	264 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x264>  // b.any
 24c:	ldr	x8, [sp, #48]
 250:	cbz	x8, 264 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x264>
 254:	mov	w2, #0x3                   	// #3
 258:	mov	x0, x23
 25c:	mov	x1, x23
 260:	blr	x8
 264:	sub	x0, x29, #0x50
 268:	add	x1, sp, #0x78
 26c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 270:	str	x21, [x0]
 274:	ldr	w8, [sp, #64]
 278:	cmp	w8, #0x7
 27c:	b.hi	2e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2e8>  // b.pmore
 280:	mov	w9, #0x1                   	// #1
 284:	lsl	w8, w9, w8
 288:	mov	w9, #0x86                  	// #134
 28c:	tst	w8, w9
 290:	b.eq	2e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2e8>  // b.none
 294:	ldr	x8, [sp, #80]
 298:	cmn	x8, #0x1
 29c:	b.eq	2e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2e8>  // b.none
 2a0:	ldur	x10, [x29, #-64]
 2a4:	cbz	x10, 378 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x378>
 2a8:	mov	x9, x26
 2ac:	ldr	x11, [x10, #32]
 2b0:	add	x12, x10, #0x18
 2b4:	add	x13, x10, #0x10
 2b8:	cmp	x11, x8
 2bc:	csel	x9, x9, x10, lt  // lt = tstop
 2c0:	csel	x10, x12, x13, lt  // lt = tstop
 2c4:	ldr	x10, [x10]
 2c8:	cbnz	x10, 2ac <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2ac>
 2cc:	cmp	x9, x26
 2d0:	b.eq	378 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x378>  // b.none
 2d4:	ldr	x10, [x9, #32]
 2d8:	cmp	x8, x10
 2dc:	csel	x9, x26, x9, lt  // lt = tstop
 2e0:	cmp	x9, x26
 2e4:	b.eq	378 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x378>  // b.none
 2e8:	ldr	x8, [sp, #120]
 2ec:	ldr	x9, [x20, #16]
 2f0:	cmp	x8, x9
 2f4:	b.eq	604 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x604>  // b.none
 2f8:	ldr	x8, [sp, #72]
 2fc:	cmn	x8, #0x1
 300:	b.eq	604 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x604>  // b.none
 304:	ldur	x10, [x29, #-64]
 308:	cbz	x10, 34c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x34c>
 30c:	mov	x9, x26
 310:	ldr	x11, [x10, #32]
 314:	add	x12, x10, #0x18
 318:	add	x13, x10, #0x10
 31c:	cmp	x11, x8
 320:	csel	x9, x9, x10, lt  // lt = tstop
 324:	csel	x10, x12, x13, lt  // lt = tstop
 328:	ldr	x10, [x10]
 32c:	cbnz	x10, 310 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x310>
 330:	cmp	x9, x26
 334:	b.eq	34c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x34c>  // b.none
 338:	ldr	x10, [x9, #32]
 33c:	cmp	x8, x10
 340:	csel	x9, x26, x9, lt  // lt = tstop
 344:	cmp	x9, x26
 348:	b.ne	604 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x604>  // b.any
 34c:	ldr	x10, [sp, #192]
 350:	ldr	x9, [sp, #176]
 354:	sub	x10, x10, #0x8
 358:	cmp	x9, x10
 35c:	b.eq	424 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x424>  // b.none
 360:	str	x8, [x9], #8
 364:	str	x9, [sp, #176]
 368:	ldr	w8, [sp, #64]
 36c:	cmp	w8, #0xb
 370:	b.eq	610 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x610>  // b.none
 374:	b	628 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x628>
 378:	ldr	x10, [sp, #192]
 37c:	ldr	x9, [sp, #176]
 380:	sub	x10, x10, #0x8
 384:	cmp	x9, x10
 388:	b.eq	3a8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3a8>  // b.none
 38c:	str	x8, [x9], #8
 390:	str	x9, [sp, #176]
 394:	ldr	x8, [sp, #120]
 398:	ldr	x9, [x20, #16]
 39c:	cmp	x8, x9
 3a0:	b.eq	604 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x604>  // b.none
 3a4:	b	2f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2f8>
 3a8:	ldr	x10, [sp, #200]
 3ac:	ldp	x12, x1, [sp, #160]
 3b0:	ldr	x11, [sp, #184]
 3b4:	ldr	x13, [sp, #144]
 3b8:	sub	x8, x10, x1
 3bc:	sub	x9, x9, x11
 3c0:	lsl	x11, x8, #3
 3c4:	add	x9, x11, x9, asr #3
 3c8:	sub	x11, x12, x13
 3cc:	add	x9, x9, x11, asr #3
 3d0:	cmp	x9, x28
 3d4:	b.eq	874 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x874>  // b.none
 3d8:	ldp	x9, x11, [sp, #128]
 3dc:	sub	x10, x10, x9
 3e0:	sub	x10, x11, x10, asr #3
 3e4:	cmp	x10, #0x1
 3e8:	b.hi	5bc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x5bc>  // b.pmore
 3ec:	asr	x21, x8, #3
 3f0:	add	x24, x21, #0x2
 3f4:	cmp	x11, x24, lsl #1
 3f8:	b.ls	4a0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4a0>  // b.plast
 3fc:	sub	x10, x11, x24
 400:	lsl	x10, x10, #2
 404:	and	x10, x10, #0xfffffffffffffff8
 408:	add	x24, x9, x10
 40c:	cmp	x24, x1
 410:	add	x2, x8, #0x8
 414:	b.cs	580 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x580>  // b.hs, b.nlast
 418:	cbz	x2, 594 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x594>
 41c:	mov	x0, x24
 420:	b	590 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x590>
 424:	ldr	x10, [sp, #200]
 428:	ldp	x12, x1, [sp, #160]
 42c:	ldr	x11, [sp, #184]
 430:	ldr	x13, [sp, #144]
 434:	sub	x8, x10, x1
 438:	sub	x9, x9, x11
 43c:	lsl	x11, x8, #3
 440:	add	x9, x11, x9, asr #3
 444:	sub	x11, x12, x13
 448:	add	x9, x9, x11, asr #3
 44c:	cmp	x9, x28
 450:	b.eq	874 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x874>  // b.none
 454:	ldp	x9, x11, [sp, #128]
 458:	sub	x10, x10, x9
 45c:	sub	x10, x11, x10, asr #3
 460:	cmp	x10, #0x1
 464:	b.hi	684 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x684>  // b.pmore
 468:	asr	x21, x8, #3
 46c:	add	x24, x21, #0x2
 470:	cmp	x11, x24, lsl #1
 474:	b.ls	510 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x510>  // b.plast
 478:	sub	x10, x11, x24
 47c:	lsl	x10, x10, #2
 480:	and	x10, x10, #0xfffffffffffffff8
 484:	add	x24, x9, x10
 488:	cmp	x24, x1
 48c:	add	x2, x8, #0x8
 490:	b.cs	648 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x648>  // b.hs, b.nlast
 494:	cbz	x2, 65c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x65c>
 498:	mov	x0, x24
 49c:	b	658 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x658>
 4a0:	cmp	x11, #0x0
 4a4:	csinc	x8, x11, xzr, ne  // ne = any
 4a8:	add	x8, x11, x8
 4ac:	add	x28, x8, #0x2
 4b0:	lsr	x8, x28, #60
 4b4:	cbnz	x8, 880 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x880>
 4b8:	lsl	x0, x28, #3
 4bc:	bl	0 <_Znwm>
 4c0:	ldr	x1, [sp, #168]
 4c4:	ldr	x8, [sp, #200]
 4c8:	sub	x9, x28, x24
 4cc:	lsl	x9, x9, #2
 4d0:	and	x9, x9, #0xfffffffffffffff8
 4d4:	sub	x8, x8, x1
 4d8:	mov	x25, x0
 4dc:	adds	x2, x8, #0x8
 4e0:	add	x24, x0, x9
 4e4:	b.eq	4f0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4f0>  // b.none
 4e8:	mov	x0, x24
 4ec:	bl	0 <memmove>
 4f0:	ldr	x0, [sp, #128]
 4f4:	bl	0 <_ZdlPv>
 4f8:	stp	x25, x28, [sp, #128]
 4fc:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 500:	mov	x28, #0x3f                  	// #63
 504:	movk	x25, #0xaaab
 508:	movk	x28, #0x1000, lsl #48
 50c:	b	594 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x594>
 510:	cmp	x11, #0x0
 514:	csinc	x8, x11, xzr, ne  // ne = any
 518:	add	x8, x11, x8
 51c:	add	x28, x8, #0x2
 520:	lsr	x8, x28, #60
 524:	cbnz	x8, 880 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x880>
 528:	lsl	x0, x28, #3
 52c:	bl	0 <_Znwm>
 530:	ldr	x1, [sp, #168]
 534:	ldr	x8, [sp, #200]
 538:	sub	x9, x28, x24
 53c:	lsl	x9, x9, #2
 540:	and	x9, x9, #0xfffffffffffffff8
 544:	sub	x8, x8, x1
 548:	mov	x25, x0
 54c:	adds	x2, x8, #0x8
 550:	add	x24, x0, x9
 554:	b.eq	560 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x560>  // b.none
 558:	mov	x0, x24
 55c:	bl	0 <memmove>
 560:	ldr	x0, [sp, #128]
 564:	bl	0 <_ZdlPv>
 568:	stp	x25, x28, [sp, #128]
 56c:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 570:	mov	x28, #0x3f                  	// #63
 574:	movk	x25, #0xaaab
 578:	movk	x28, #0x1000, lsl #48
 57c:	b	65c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x65c>
 580:	cbz	x2, 594 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x594>
 584:	add	x8, x21, #0x1
 588:	add	x8, x24, x8, lsl #3
 58c:	sub	x0, x8, x2
 590:	bl	0 <memmove>
 594:	str	x24, [sp, #168]
 598:	ldr	x8, [x24]
 59c:	lsl	x9, x21, #3
 5a0:	add	x10, x24, x9
 5a4:	str	x10, [sp, #200]
 5a8:	add	x10, x8, #0x200
 5ac:	stp	x8, x10, [sp, #152]
 5b0:	ldr	x8, [x24, x9]
 5b4:	add	x9, x8, #0x200
 5b8:	stp	x8, x9, [sp, #184]
 5bc:	mov	w0, #0x200                 	// #512
 5c0:	bl	0 <_Znwm>
 5c4:	ldr	x8, [sp, #200]
 5c8:	str	x0, [x8, #8]
 5cc:	ldr	x8, [sp, #176]
 5d0:	ldr	x9, [sp, #80]
 5d4:	str	x9, [x8]
 5d8:	ldr	x8, [sp, #200]
 5dc:	add	x9, x8, #0x8
 5e0:	str	x9, [sp, #200]
 5e4:	ldr	x8, [x8, #8]
 5e8:	add	x9, x8, #0x200
 5ec:	stp	x8, x9, [sp, #184]
 5f0:	str	x8, [sp, #176]
 5f4:	ldr	x8, [sp, #120]
 5f8:	ldr	x9, [x20, #16]
 5fc:	cmp	x8, x9
 600:	b.ne	2f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2f8>  // b.any
 604:	ldr	w8, [sp, #64]
 608:	cmp	w8, #0xb
 60c:	b.ne	628 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x628>  // b.any
 610:	ldr	x8, [sp, #96]
 614:	cbz	x8, 628 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x628>
 618:	mov	w2, #0x3                   	// #3
 61c:	mov	x0, x22
 620:	mov	x1, x22
 624:	blr	x8
 628:	ldr	x8, [sp, #176]
 62c:	ldr	x9, [sp, #144]
 630:	cmp	x8, x9
 634:	b.eq	6cc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x6cc>  // b.none
 638:	ldr	x0, [sp, #184]
 63c:	cmp	x8, x0
 640:	b.ne	c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xc0>  // b.any
 644:	b	cc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xcc>
 648:	cbz	x2, 65c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x65c>
 64c:	add	x8, x21, #0x1
 650:	add	x8, x24, x8, lsl #3
 654:	sub	x0, x8, x2
 658:	bl	0 <memmove>
 65c:	str	x24, [sp, #168]
 660:	ldr	x8, [x24]
 664:	lsl	x9, x21, #3
 668:	add	x10, x24, x9
 66c:	str	x10, [sp, #200]
 670:	add	x10, x8, #0x200
 674:	stp	x8, x10, [sp, #152]
 678:	ldr	x8, [x24, x9]
 67c:	add	x9, x8, #0x200
 680:	stp	x8, x9, [sp, #184]
 684:	mov	w0, #0x200                 	// #512
 688:	bl	0 <_Znwm>
 68c:	ldr	x8, [sp, #200]
 690:	str	x0, [x8, #8]
 694:	ldr	x8, [sp, #176]
 698:	ldr	x9, [sp, #72]
 69c:	str	x9, [x8]
 6a0:	ldr	x8, [sp, #200]
 6a4:	add	x9, x8, #0x8
 6a8:	str	x9, [sp, #200]
 6ac:	ldr	x8, [x8, #8]
 6b0:	add	x9, x8, #0x200
 6b4:	stp	x8, x9, [sp, #184]
 6b8:	str	x8, [sp, #176]
 6bc:	ldr	w8, [sp, #64]
 6c0:	cmp	w8, #0xb
 6c4:	b.eq	610 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x610>  // b.none
 6c8:	b	628 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x628>
 6cc:	ldur	x0, [x29, #-56]
 6d0:	cmp	x0, x26
 6d4:	b.eq	7dc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x7dc>  // b.none
 6d8:	mov	w19, #0x30                  	// #48
 6dc:	mov	w21, #0x1                   	// #1
 6e0:	mov	w22, #0x86                  	// #134
 6e4:	b	700 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x700>
 6e8:	mov	x9, x26
 6ec:	ldr	x9, [x9, #40]
 6f0:	str	x9, [x8]
 6f4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 6f8:	cmp	x0, x26
 6fc:	b.eq	7dc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x7dc>  // b.none
 700:	ldr	x9, [x20]
 704:	ldr	x8, [x0, #40]
 708:	ldr	x9, [x9, #56]
 70c:	madd	x10, x8, x19, x9
 710:	ldr	x11, [x10, #8]!
 714:	cmn	x11, #0x1
 718:	b.eq	76c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x76c>  // b.none
 71c:	ldur	x13, [x29, #-64]
 720:	cbz	x13, 760 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x760>
 724:	mov	x12, x26
 728:	ldr	x14, [x13, #32]
 72c:	add	x15, x13, #0x18
 730:	add	x16, x13, #0x10
 734:	cmp	x14, x11
 738:	csel	x12, x12, x13, lt  // lt = tstop
 73c:	csel	x13, x15, x16, lt  // lt = tstop
 740:	ldr	x13, [x13]
 744:	cbnz	x13, 728 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x728>
 748:	cmp	x12, x26
 74c:	b.eq	760 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x760>  // b.none
 750:	ldr	x13, [x12, #32]
 754:	cmp	x11, x13
 758:	csel	x11, x26, x12, lt  // lt = tstop
 75c:	b	764 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x764>
 760:	mov	x11, x26
 764:	ldr	x11, [x11, #40]
 768:	str	x11, [x10]
 76c:	mul	x10, x8, x19
 770:	ldr	w10, [x9, x10]
 774:	cmp	w10, #0x7
 778:	b.hi	6f4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x6f4>  // b.pmore
 77c:	lsl	w10, w21, w10
 780:	tst	w10, w22
 784:	b.eq	6f4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x6f4>  // b.none
 788:	madd	x8, x8, x19, x9
 78c:	ldr	x9, [x8, #16]!
 790:	cmn	x9, #0x1
 794:	b.eq	6f4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x6f4>  // b.none
 798:	ldur	x11, [x29, #-64]
 79c:	cbz	x11, 6e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x6e8>
 7a0:	mov	x10, x26
 7a4:	ldr	x12, [x11, #32]
 7a8:	add	x13, x11, #0x18
 7ac:	add	x14, x11, #0x10
 7b0:	cmp	x12, x9
 7b4:	csel	x10, x10, x11, lt  // lt = tstop
 7b8:	csel	x11, x13, x14, lt  // lt = tstop
 7bc:	ldr	x11, [x11]
 7c0:	cbnz	x11, 7a4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x7a4>
 7c4:	cmp	x10, x26
 7c8:	b.eq	6e8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x6e8>  // b.none
 7cc:	ldr	x11, [x10, #32]
 7d0:	cmp	x9, x11
 7d4:	csel	x9, x26, x10, lt  // lt = tstop
 7d8:	b	6ec <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x6ec>
 7dc:	ldr	x19, [x20], #16
 7e0:	ldr	x1, [sp]
 7e4:	sub	x0, x29, #0x50
 7e8:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 7ec:	ldr	x21, [x0]
 7f0:	sub	x0, x29, #0x50
 7f4:	mov	x1, x20
 7f8:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 7fc:	ldr	x8, [x0]
 800:	ldr	x0, [sp, #128]
 804:	ldr	x9, [sp, #8]
 808:	stp	x19, x21, [x9]
 80c:	str	x8, [x9, #16]
 810:	cbz	x0, 844 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x844>
 814:	ldr	x19, [sp, #200]
 818:	ldr	x8, [sp, #168]
 81c:	add	x9, x19, #0x8
 820:	cmp	x8, x9
 824:	b.cs	840 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x840>  // b.hs, b.nlast
 828:	sub	x20, x8, #0x8
 82c:	ldr	x0, [x20, #8]!
 830:	bl	0 <_ZdlPv>
 834:	cmp	x20, x19
 838:	b.cc	82c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x82c>  // b.lo, b.ul, b.last
 83c:	ldr	x0, [sp, #128]
 840:	bl	0 <_ZdlPv>
 844:	ldur	x1, [x29, #-64]
 848:	sub	x0, x29, #0x50
 84c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 850:	ldp	x20, x19, [sp, #368]
 854:	ldp	x22, x21, [sp, #352]
 858:	ldp	x24, x23, [sp, #336]
 85c:	ldp	x26, x25, [sp, #320]
 860:	ldp	x28, x27, [sp, #304]
 864:	ldp	x29, x30, [sp, #288]
 868:	add	sp, sp, #0x180
 86c:	ret
 870:	bl	0 <abort>
 874:	adrp	x0, 0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 878:	add	x0, x0, #0x0
 87c:	bl	0 <_ZSt20__throw_length_errorPKc>
 880:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_:

0000000000000000 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #16]
  18:	mov	x22, x1
  1c:	mov	x19, x0
  20:	add	x20, x0, #0x8
  24:	cbz	x8, 6c <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x6c>
  28:	ldr	x9, [x22]
  2c:	mov	x21, x20
  30:	ldr	x10, [x8, #32]
  34:	add	x11, x8, #0x18
  38:	add	x12, x8, #0x10
  3c:	cmp	x10, x9
  40:	csel	x21, x21, x8, lt  // lt = tstop
  44:	csel	x8, x11, x12, lt  // lt = tstop
  48:	ldr	x8, [x8]
  4c:	cbnz	x8, 30 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x30>
  50:	cmp	x21, x20
  54:	b.eq	70 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x70>  // b.none
  58:	ldr	x8, [x22]
  5c:	ldr	x9, [x21, #32]
  60:	cmp	x8, x9
  64:	b.lt	70 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x70>  // b.tstop
  68:	b	f0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xf0>
  6c:	mov	x21, x20
  70:	mov	w0, #0x30                  	// #48
  74:	bl	0 <_Znwm>
  78:	ldr	x8, [x22]
  7c:	mov	x23, x0
  80:	mov	x22, x0
  84:	mov	x1, x21
  88:	str	x8, [x23, #32]!
  8c:	str	xzr, [x0, #40]
  90:	mov	x0, x19
  94:	mov	x2, x23
  98:	bl	0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>
  9c:	mov	x21, x0
  a0:	cbz	x1, e8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xe8>
  a4:	mov	x2, x1
  a8:	mov	w0, #0x1                   	// #1
  ac:	cbnz	x21, c8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xc8>
  b0:	cmp	x20, x2
  b4:	b.eq	c8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xc8>  // b.none
  b8:	ldr	x8, [x23]
  bc:	ldr	x9, [x2, #32]
  c0:	cmp	x8, x9
  c4:	cset	w0, lt  // lt = tstop
  c8:	mov	x1, x22
  cc:	mov	x3, x20
  d0:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  d4:	ldr	x8, [x19, #40]
  d8:	mov	x21, x22
  dc:	add	x8, x8, #0x1
  e0:	str	x8, [x19, #40]
  e4:	b	f0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xf0>
  e8:	mov	x0, x22
  ec:	bl	0 <_ZdlPv>
  f0:	add	x0, x21, #0x28
  f4:	ldp	x20, x19, [sp, #48]
  f8:	ldp	x22, x21, [sp, #32]
  fc:	ldr	x23, [sp, #16]
 100:	ldp	x29, x30, [sp], #64
 104:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	add	x23, x0, #0x8
  18:	mov	x20, x1
  1c:	mov	x21, x0
  20:	cmp	x23, x1
  24:	mov	x22, x2
  28:	b.eq	74 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x74>  // b.none
  2c:	ldr	x22, [x22]
  30:	ldr	x8, [x20, #32]
  34:	cmp	x22, x8
  38:	b.ge	dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xdc>  // b.tcont
  3c:	ldr	x24, [x21, #24]
  40:	cmp	x24, x20
  44:	b.eq	124 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x124>  // b.none
  48:	mov	x0, x20
  4c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  50:	ldr	x8, [x0, #32]
  54:	cmp	x8, x22
  58:	b.ge	130 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x130>  // b.tcont
  5c:	ldr	x8, [x0, #24]
  60:	cmp	x8, #0x0
  64:	csel	x8, xzr, x20, eq  // eq = none
  68:	csel	x19, x0, x20, eq  // eq = none
  6c:	mov	x20, x8
  70:	b	20c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x20c>
  74:	ldr	x8, [x21, #40]
  78:	cbz	x8, 90 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x90>
  7c:	ldr	x19, [x21, #32]
  80:	ldr	x9, [x22]
  84:	ldr	x8, [x19, #32]
  88:	cmp	x8, x9
  8c:	b.lt	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1dc>  // b.tstop
  90:	ldr	x9, [x21, #16]
  94:	cbz	x9, 170 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x170>
  98:	ldr	x8, [x22]
  9c:	ldr	x10, [x9, #32]
  a0:	mov	x19, x9
  a4:	add	x9, x9, #0x10
  a8:	add	x11, x19, #0x18
  ac:	cmp	x8, x10
  b0:	csel	x9, x9, x11, lt  // lt = tstop
  b4:	ldr	x9, [x9]
  b8:	cbnz	x9, 9c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x9c>
  bc:	cmp	x8, x10
  c0:	mov	x20, x19
  c4:	mov	x0, x19
  c8:	b.ge	18c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x18c>  // b.tcont
  cc:	ldr	x8, [x21, #24]
  d0:	cmp	x8, x20
  d4:	b.ne	180 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x180>  // b.any
  d8:	b	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1dc>
  dc:	cmp	x8, x22
  e0:	b.ge	11c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x11c>  // b.tcont
  e4:	ldr	x19, [x21, #32]
  e8:	cmp	x19, x20
  ec:	b.eq	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1dc>  // b.none
  f0:	mov	x0, x20
  f4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  f8:	ldr	x8, [x0, #32]
  fc:	cmp	x22, x8
 100:	b.ge	198 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x198>  // b.tcont
 104:	ldr	x8, [x20, #24]
 108:	cmp	x8, #0x0
 10c:	csel	x8, xzr, x0, eq  // eq = none
 110:	csel	x19, x20, x0, eq  // eq = none
 114:	mov	x20, x8
 118:	b	20c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x20c>
 11c:	mov	x19, xzr
 120:	b	20c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x20c>
 124:	mov	x20, x24
 128:	mov	x19, x24
 12c:	b	20c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x20c>
 130:	ldr	x9, [x21, #16]
 134:	cbz	x9, 1d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1d0>
 138:	ldr	x8, [x9, #32]
 13c:	mov	x19, x9
 140:	add	x9, x9, #0x10
 144:	add	x10, x19, #0x18
 148:	cmp	x22, x8
 14c:	csel	x9, x9, x10, lt  // lt = tstop
 150:	ldr	x9, [x9]
 154:	cbnz	x9, 138 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x138>
 158:	cmp	x22, x8
 15c:	mov	x0, x19
 160:	b.ge	1fc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1fc>  // b.tcont
 164:	cmp	x24, x19
 168:	b.ne	1f4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1f4>  // b.any
 16c:	b	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1dc>
 170:	mov	x19, x23
 174:	ldr	x8, [x21, #24]
 178:	cmp	x8, x20
 17c:	b.eq	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1dc>  // b.none
 180:	mov	x0, x20
 184:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 188:	ldr	x8, [x22]
 18c:	ldr	x9, [x0, #32]
 190:	cmp	x9, x8
 194:	b	204 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x204>
 198:	ldr	x9, [x21, #16]
 19c:	cbz	x9, 1e4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1e4>
 1a0:	ldr	x8, [x9, #32]
 1a4:	mov	x19, x9
 1a8:	add	x9, x9, #0x10
 1ac:	add	x10, x19, #0x18
 1b0:	cmp	x22, x8
 1b4:	csel	x9, x9, x10, lt  // lt = tstop
 1b8:	ldr	x9, [x9]
 1bc:	cbnz	x9, 1a0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1a0>
 1c0:	cmp	x22, x8
 1c4:	mov	x0, x19
 1c8:	b.lt	1e8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1e8>  // b.tstop
 1cc:	b	1fc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1fc>
 1d0:	mov	x19, x23
 1d4:	cmp	x24, x19
 1d8:	b.ne	1f4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1f4>  // b.any
 1dc:	mov	x20, xzr
 1e0:	b	20c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x20c>
 1e4:	mov	x19, x23
 1e8:	ldr	x8, [x21, #24]
 1ec:	cmp	x8, x19
 1f0:	b.eq	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1dc>  // b.none
 1f4:	mov	x0, x19
 1f8:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 1fc:	ldr	x8, [x0, #32]
 200:	cmp	x8, x22
 204:	csel	x20, xzr, x0, lt  // lt = tstop
 208:	csel	x19, x19, xzr, lt  // lt = tstop
 20c:	mov	x0, x20
 210:	mov	x1, x19
 214:	ldp	x20, x19, [sp, #48]
 218:	ldp	x22, x21, [sp, #32]
 21c:	ldp	x24, x23, [sp, #16]
 220:	ldp	x29, x30, [sp], #64
 224:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 3c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x3c>
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	ldr	x1, [x20, #24]
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  28:	ldr	x21, [x20, #16]
  2c:	mov	x0, x20
  30:	bl	0 <_ZdlPv>
  34:	mov	x20, x21
  38:	cbnz	x21, 1c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x1c>
  3c:	ldp	x20, x19, [sp, #32]
  40:	ldr	x21, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x11, [x0, #48]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x14, x13, [x0, #32]
  18:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	sub	x10, x10, x11
  20:	ldr	x11, [x0, #16]
  24:	movk	x12, #0xaaab
  28:	sub	x13, x8, x13
  2c:	asr	x10, x10, #3
  30:	mov	w9, #0x15                  	// #21
  34:	asr	x13, x13, #3
  38:	mul	x10, x10, x12
  3c:	madd	x9, x13, x9, x10
  40:	sub	x10, x14, x11
  44:	asr	x10, x10, #3
  48:	madd	x9, x10, x12, x9
  4c:	mov	x10, #0x5555555555555555    	// #6148914691236517205
  50:	movk	x10, #0x556a
  54:	movk	x10, #0x555, lsl #48
  58:	cmp	x9, x10
  5c:	b.eq	d8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xd8>  // b.none
  60:	ldp	x9, x10, [x0]
  64:	mov	x19, x0
  68:	mov	x20, x1
  6c:	sub	x8, x8, x9
  70:	sub	x8, x10, x8, asr #3
  74:	cmp	x8, #0x1
  78:	b.hi	8c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0x8c>  // b.pmore
  7c:	mov	w1, #0x1                   	// #1
  80:	mov	x0, x19
  84:	mov	w2, wzr
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  8c:	mov	w0, #0x1f8                 	// #504
  90:	bl	0 <_Znwm>
  94:	ldr	x8, [x19, #72]
  98:	str	x0, [x8, #8]
  9c:	ldr	x8, [x19, #48]
  a0:	ldr	q0, [x20]
  a4:	ldr	x9, [x20, #16]
  a8:	str	q0, [x8]
  ac:	str	x9, [x8, #16]
  b0:	ldr	x8, [x19, #72]
  b4:	add	x9, x8, #0x8
  b8:	str	x9, [x19, #72]
  bc:	ldr	x8, [x8, #8]
  c0:	add	x9, x8, #0x1f8
  c4:	stp	x8, x9, [x19, #56]
  c8:	str	x8, [x19, #48]
  cc:	ldp	x20, x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret
  d8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  dc:	add	x0, x0, #0x0
  e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x1
  1c:	ldr	x8, [x0, #72]
  20:	ldr	x1, [x0, #40]
  24:	ldr	x10, [x0, #8]
  28:	mov	x19, x0
  2c:	mov	w22, w2
  30:	sub	x9, x8, x1
  34:	asr	x23, x9, #3
  38:	add	x8, x23, #0x1
  3c:	add	x25, x8, x20
  40:	cmp	x10, x25, lsl #1
  44:	b.ls	80 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x80>  // b.plast
  48:	ldr	x11, [x19]
  4c:	sub	x10, x10, x25
  50:	lsl	x10, x10, #2
  54:	tst	w22, #0x1
  58:	and	x10, x10, #0xfffffffffffffff8
  5c:	add	x10, x11, x10
  60:	csel	x11, x20, xzr, ne  // ne = any
  64:	add	x20, x10, x11, lsl #3
  68:	cmp	x20, x1
  6c:	add	x2, x9, #0x8
  70:	b.cs	ec <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xec>  // b.hs, b.nlast
  74:	cbz	x2, fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  78:	mov	x0, x20
  7c:	b	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>
  80:	cmp	x10, x20
  84:	csel	x8, x20, x10, cc  // cc = lo, ul, last
  88:	add	x8, x10, x8
  8c:	add	x24, x8, #0x2
  90:	lsr	x8, x24, #60
  94:	cbnz	x8, 13c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x13c>
  98:	lsl	x0, x24, #3
  9c:	bl	0 <_Znwm>
  a0:	ldr	x1, [x19, #40]
  a4:	ldr	x9, [x19, #72]
  a8:	sub	x8, x24, x25
  ac:	lsl	x8, x8, #2
  b0:	tst	w22, #0x1
  b4:	and	x8, x8, #0xfffffffffffffff8
  b8:	add	x8, x0, x8
  bc:	csel	x10, x20, xzr, ne  // ne = any
  c0:	sub	x9, x9, x1
  c4:	mov	x21, x0
  c8:	adds	x2, x9, #0x8
  cc:	add	x20, x8, x10, lsl #3
  d0:	b.eq	dc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xdc>  // b.none
  d4:	mov	x0, x20
  d8:	bl	0 <memmove>
  dc:	ldr	x0, [x19]
  e0:	bl	0 <_ZdlPv>
  e4:	stp	x21, x24, [x19]
  e8:	b	fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  ec:	cbz	x2, fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  f0:	add	x8, x20, x8, lsl #3
  f4:	sub	x0, x8, x2
  f8:	bl	0 <memmove>
  fc:	str	x20, [x19, #40]
 100:	ldr	x8, [x20]
 104:	lsl	x9, x23, #3
 108:	add	x10, x20, x9
 10c:	str	x10, [x19, #72]
 110:	add	x10, x8, #0x1f8
 114:	stp	x8, x10, [x19, #24]
 118:	ldr	x8, [x20, x9]
 11c:	add	x9, x8, #0x1f8
 120:	stp	x8, x9, [x19, #56]
 124:	ldp	x20, x19, [sp, #64]
 128:	ldp	x22, x21, [sp, #48]
 12c:	ldp	x24, x23, [sp, #32]
 130:	ldr	x25, [sp, #16]
 134:	ldp	x29, x30, [sp], #80
 138:	ret
 13c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x11, [x0, #48]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x14, x13, [x0, #32]
  18:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	sub	x10, x10, x11
  20:	ldr	x11, [x0, #16]
  24:	movk	x12, #0xaaab
  28:	sub	x13, x8, x13
  2c:	asr	x10, x10, #3
  30:	mov	w9, #0x15                  	// #21
  34:	asr	x13, x13, #3
  38:	mul	x10, x10, x12
  3c:	madd	x9, x13, x9, x10
  40:	sub	x10, x14, x11
  44:	asr	x10, x10, #3
  48:	madd	x9, x10, x12, x9
  4c:	mov	x10, #0x5555555555555555    	// #6148914691236517205
  50:	movk	x10, #0x556a
  54:	movk	x10, #0x555, lsl #48
  58:	cmp	x9, x10
  5c:	b.eq	d8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0xd8>  // b.none
  60:	ldp	x9, x10, [x0]
  64:	mov	x19, x0
  68:	mov	x20, x1
  6c:	sub	x8, x8, x9
  70:	sub	x8, x10, x8, asr #3
  74:	cmp	x8, #0x1
  78:	b.hi	8c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0x8c>  // b.pmore
  7c:	mov	w1, #0x1                   	// #1
  80:	mov	x0, x19
  84:	mov	w2, wzr
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>
  8c:	mov	w0, #0x1f8                 	// #504
  90:	bl	0 <_Znwm>
  94:	ldr	x8, [x19, #72]
  98:	str	x0, [x8, #8]
  9c:	ldr	x8, [x19, #48]
  a0:	ldr	q0, [x20]
  a4:	ldr	x9, [x20, #16]
  a8:	str	q0, [x8]
  ac:	str	x9, [x8, #16]
  b0:	ldr	x8, [x19, #72]
  b4:	add	x9, x8, #0x8
  b8:	str	x9, [x19, #72]
  bc:	ldr	x8, [x8, #8]
  c0:	add	x9, x8, #0x1f8
  c4:	stp	x8, x9, [x19, #56]
  c8:	str	x8, [x19, #48]
  cc:	ldp	x20, x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret
  d8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>
  dc:	add	x0, x0, #0x0
  e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x26, x25, [sp, #160]
   c:	stp	x24, x23, [sp, #176]
  10:	stp	x22, x21, [sp, #192]
  14:	stp	x20, x19, [sp, #208]
  18:	add	x29, sp, #0x90
  1c:	ldr	x8, [x3, #16]
  20:	cbz	x8, 33c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x33c>
  24:	str	x0, [x2, #24]
  28:	ldr	x10, [x3, #16]
  2c:	ldp	x9, x8, [x2]
  30:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	movk	x11, #0xaaab
  38:	ldr	w10, [x10, #40]
  3c:	sub	x12, x8, x9
  40:	asr	x12, x12, #3
  44:	mul	x11, x12, x11
  48:	add	w10, w10, #0x3
  4c:	mov	w22, w4
  50:	mov	x23, x3
  54:	mov	x20, x2
  58:	mov	x19, x1
  5c:	mov	x21, x0
  60:	subs	x1, x10, x11
  64:	b.ls	78 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x78>  // b.plast
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  70:	ldp	x9, x8, [x20]
  74:	b	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>
  78:	b.cs	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.hs, b.nlast
  7c:	mov	w11, #0x18                  	// #24
  80:	madd	x10, x10, x11, x9
  84:	cmp	x10, x8
  88:	b.eq	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.none
  8c:	mov	x8, x10
  90:	str	x10, [x20, #8]
  94:	cmp	x9, x8
  98:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  9c:	sub	x10, x8, x9
  a0:	sub	x10, x10, #0x18
  a4:	cmp	x10, #0x17
  a8:	b.hi	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>  // b.pmore
  ac:	mov	x10, x9
  b0:	b	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>
  b4:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b8:	movk	x11, #0xaaab
  bc:	umulh	x10, x10, x11
  c0:	lsr	x10, x10, #4
  c4:	add	x11, x10, #0x1
  c8:	mov	w13, #0x18                  	// #24
  cc:	and	x12, x11, #0x1ffffffffffffffe
  d0:	madd	x10, x12, x13, x9
  d4:	add	x9, x9, #0x28
  d8:	mov	x13, x12
  dc:	sturb	wzr, [x9, #-24]
  e0:	strb	wzr, [x9], #48
  e4:	subs	x13, x13, #0x2
  e8:	b.ne	dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xdc>  // b.any
  ec:	cmp	x11, x12
  f0:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  f4:	strb	wzr, [x10, #16]
  f8:	add	x10, x10, #0x18
  fc:	cmp	x8, x10
 100:	b.ne	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>  // b.any
 104:	ldrb	w8, [x23, #1]
 108:	tbnz	w8, #2, 184 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x184>
 10c:	movi	v0.2d, #0x0
 110:	stp	x21, x19, [sp, #32]
 114:	str	x23, [sp, #48]
 118:	stp	q0, q0, [sp]
 11c:	ldr	x23, [x23, #16]
 120:	stp	x23, x20, [sp, #56]
 124:	ldp	x9, x8, [x23, #56]
 128:	sub	x25, x8, x9
 12c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 130:	asr	x8, x25, #4
 134:	movk	x9, #0xaaab
 138:	mul	x24, x8, x9
 13c:	lsr	x8, x24, #59
 140:	cbnz	x8, 548 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x548>
 144:	mov	x8, sp
 148:	add	x8, x8, #0x48
 14c:	stp	xzr, xzr, [x8]
 150:	str	xzr, [x8, #16]
 154:	cbz	x25, 1fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1fc>
 158:	lsl	x0, x24, #4
 15c:	bl	0 <_Znwm>
 160:	add	x8, x0, x24, lsl #4
 164:	stp	x0, x0, [sp, #72]
 168:	str	x8, [sp, #88]
 16c:	cbz	x25, 210 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x210>
 170:	cmp	x24, #0x2
 174:	b.cs	234 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x234>  // b.hs, b.nlast
 178:	mov	x8, x0
 17c:	mov	x9, x24
 180:	b	26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>
 184:	movi	v0.2d, #0x0
 188:	stp	x21, x19, [sp, #32]
 18c:	str	x23, [sp, #48]
 190:	stp	q0, q0, [sp]
 194:	ldr	x23, [x23, #16]
 198:	stp	x23, x20, [sp, #56]
 19c:	ldp	x9, x8, [x23, #56]
 1a0:	sub	x25, x8, x9
 1a4:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1a8:	asr	x8, x25, #4
 1ac:	movk	x9, #0xaaab
 1b0:	mul	x24, x8, x9
 1b4:	lsr	x8, x24, #59
 1b8:	cbnz	x8, 548 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x548>
 1bc:	mov	x8, sp
 1c0:	add	x8, x8, #0x48
 1c4:	stp	xzr, xzr, [x8]
 1c8:	str	xzr, [x8, #16]
 1cc:	cbz	x25, 218 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x218>
 1d0:	lsl	x0, x24, #4
 1d4:	bl	0 <_Znwm>
 1d8:	add	x8, x0, x24, lsl #4
 1dc:	stp	x0, x0, [sp, #72]
 1e0:	str	x8, [sp, #88]
 1e4:	cbz	x25, 22c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x22c>
 1e8:	cmp	x24, #0x2
 1ec:	b.cs	344 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x344>  // b.hs, b.nlast
 1f0:	mov	x8, x0
 1f4:	mov	x9, x24
 1f8:	b	37c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x37c>
 1fc:	mov	x0, xzr
 200:	add	x8, x0, x24, lsl #4
 204:	stp	x0, x0, [sp, #72]
 208:	str	x8, [sp, #88]
 20c:	cbnz	x25, 170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>
 210:	mov	x8, x0
 214:	b	280 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x280>
 218:	mov	x0, xzr
 21c:	add	x8, x0, x24, lsl #4
 220:	stp	x0, x0, [sp, #72]
 224:	str	x8, [sp, #88]
 228:	cbnz	x25, 1e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e8>
 22c:	mov	x25, x21
 230:	b	398 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x398>
 234:	and	x10, x24, #0xfffffffffffffffe
 238:	and	x9, x24, #0x1
 23c:	add	x8, x0, x10, lsl #4
 240:	add	x11, x0, #0x10
 244:	mov	x12, x10
 248:	stur	xzr, [x11, #-16]
 24c:	str	xzr, [x11]
 250:	stur	wzr, [x11, #-8]
 254:	str	wzr, [x11, #8]
 258:	subs	x12, x12, #0x2
 25c:	add	x11, x11, #0x20
 260:	b.ne	248 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x248>  // b.any
 264:	cmp	x24, x10
 268:	b.eq	280 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x280>  // b.none
 26c:	str	xzr, [x8]
 270:	str	wzr, [x8, #8]
 274:	subs	x9, x9, #0x1
 278:	add	x8, x8, #0x10
 27c:	b.ne	26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>  // b.any
 280:	str	x8, [sp, #80]
 284:	ldr	x9, [x23, #32]
 288:	mov	w8, #0xfffffffa            	// #-6
 28c:	tst	w22, #0x80
 290:	and	w8, w22, w8
 294:	csel	w8, w22, w8, eq  // eq = none
 298:	mov	x0, sp
 29c:	stp	x9, xzr, [sp, #96]
 2a0:	str	w8, [sp, #112]
 2a4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2a8:	ldr	x8, [sp, #72]
 2ac:	mov	w22, w0
 2b0:	cbz	x8, 2bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2bc>
 2b4:	mov	x0, x8
 2b8:	bl	0 <_ZdlPv>
 2bc:	ldr	x0, [sp]
 2c0:	cbz	x0, 2c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2c8>
 2c4:	bl	0 <_ZdlPv>
 2c8:	tbnz	w22, #0, 48c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x48c>
 2cc:	ldp	x8, x9, [x20]
 2d0:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 2d4:	movk	x12, #0xaaab
 2d8:	sub	x10, x9, x8
 2dc:	asr	x11, x10, #3
 2e0:	mul	x11, x11, x12
 2e4:	cmp	x11, #0x2
 2e8:	b.hi	304 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x304>  // b.pmore
 2ec:	mov	w8, #0x3                   	// #3
 2f0:	sub	x1, x8, x11
 2f4:	mov	x0, x20
 2f8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2fc:	ldp	x8, x9, [x20]
 300:	b	324 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x324>
 304:	cmp	x10, #0x48
 308:	b.eq	324 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x324>  // b.none
 30c:	add	x10, x8, #0x48
 310:	cmp	x10, x9
 314:	b.eq	324 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x324>  // b.none
 318:	mov	x9, x10
 31c:	str	x10, [x20, #8]
 320:	b	32c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x32c>
 324:	cmp	x8, x9
 328:	b.eq	33c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x33c>  // b.none
 32c:	strb	wzr, [x8, #16]
 330:	stp	x19, x19, [x8], #24
 334:	cmp	x9, x8
 338:	b.ne	32c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x32c>  // b.any
 33c:	mov	w0, wzr
 340:	b	51c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x51c>
 344:	and	x10, x24, #0xfffffffffffffffe
 348:	and	x9, x24, #0x1
 34c:	add	x8, x0, x10, lsl #4
 350:	add	x11, x0, #0x10
 354:	mov	x12, x10
 358:	stur	xzr, [x11, #-16]
 35c:	str	xzr, [x11]
 360:	stur	wzr, [x11, #-8]
 364:	str	wzr, [x11, #8]
 368:	subs	x12, x12, #0x2
 36c:	add	x11, x11, #0x20
 370:	b.ne	358 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x358>  // b.any
 374:	cmp	x24, x10
 378:	b.eq	390 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x390>  // b.none
 37c:	str	xzr, [x8]
 380:	str	wzr, [x8, #8]
 384:	subs	x9, x9, #0x1
 388:	add	x8, x8, #0x10
 38c:	b.ne	37c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x37c>  // b.any
 390:	ldr	x25, [sp, #32]
 394:	mov	x0, x8
 398:	str	x0, [sp, #80]
 39c:	ldp	x10, x9, [x23, #56]
 3a0:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 3a4:	movk	x8, #0xaaab
 3a8:	ldr	x26, [x23, #32]
 3ac:	sub	x9, x9, x10
 3b0:	asr	x9, x9, #4
 3b4:	mul	x23, x9, x8
 3b8:	mov	x0, x23
 3bc:	stp	xzr, xzr, [sp, #96]
 3c0:	str	xzr, [sp, #112]
 3c4:	bl	0 <_Znam>
 3c8:	mov	w1, wzr
 3cc:	mov	x2, x23
 3d0:	mov	x24, x0
 3d4:	bl	0 <memset>
 3d8:	mov	w8, #0xfffffffa            	// #-6
 3dc:	tst	w22, #0x80
 3e0:	and	w8, w22, w8
 3e4:	csel	w8, w22, w8, eq  // eq = none
 3e8:	mov	x0, sp
 3ec:	mov	w1, #0x1                   	// #1
 3f0:	stp	x24, x26, [sp, #120]
 3f4:	str	w8, [sp, #136]
 3f8:	str	x25, [sp, #24]
 3fc:	mov	w23, #0x1                   	// #1
 400:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 404:	tbnz	w0, #0, 448 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x448>
 408:	ldr	w8, [sp, #136]
 40c:	tbnz	w8, #6, 444 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x444>
 410:	orr	w8, w8, #0x80
 414:	mov	w23, #0x1                   	// #1
 418:	str	w8, [sp, #136]
 41c:	ldp	x8, x9, [sp, #32]
 420:	cmp	x8, x9
 424:	b.eq	538 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x538>  // b.none
 428:	add	x8, x8, #0x1
 42c:	mov	x0, sp
 430:	mov	w1, #0x1                   	// #1
 434:	stp	x8, x8, [sp, #24]
 438:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 43c:	tbz	w0, #0, 41c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x41c>
 440:	b	448 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x448>
 444:	mov	w23, wzr
 448:	ldr	x0, [sp, #120]
 44c:	cbz	x0, 454 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x454>
 450:	bl	0 <_ZdaPv>
 454:	ldp	x22, x24, [sp, #96]
 458:	str	xzr, [sp, #120]
 45c:	cmp	x22, x24
 460:	b.ne	4a8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a8>  // b.any
 464:	cbz	x22, 470 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x470>
 468:	mov	x0, x22
 46c:	bl	0 <_ZdlPv>
 470:	ldr	x0, [sp, #72]
 474:	cbz	x0, 47c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x47c>
 478:	bl	0 <_ZdlPv>
 47c:	ldr	x0, [sp]
 480:	cbz	x0, 488 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x488>
 484:	bl	0 <_ZdlPv>
 488:	tbz	w23, #0, 2cc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2cc>
 48c:	ldp	x9, x8, [x20]
 490:	cmp	x9, x8
 494:	b.ne	4c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c4>  // b.any
 498:	b	4e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4e4>
 49c:	add	x22, x22, #0x20
 4a0:	cmp	x24, x22
 4a4:	b.eq	4d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d4>  // b.none
 4a8:	ldr	x0, [x22, #8]
 4ac:	cbz	x0, 49c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x49c>
 4b0:	bl	0 <_ZdlPv>
 4b4:	b	49c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x49c>
 4b8:	add	x9, x9, #0x18
 4bc:	cmp	x8, x9
 4c0:	b.eq	4e0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4e0>  // b.none
 4c4:	ldrb	w10, [x9, #16]
 4c8:	cbnz	w10, 4b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4b8>
 4cc:	stp	x19, x19, [x9]
 4d0:	b	4b8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4b8>
 4d4:	ldr	x22, [sp, #96]
 4d8:	cbnz	x22, 468 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x468>
 4dc:	b	470 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x470>
 4e0:	ldr	x8, [x20, #8]
 4e4:	stur	x21, [x8, #-48]
 4e8:	ldr	x9, [x20]
 4ec:	mov	w0, #0x1                   	// #1
 4f0:	ldr	x9, [x9]
 4f4:	cmp	x21, x9
 4f8:	stur	x9, [x8, #-40]
 4fc:	cset	w9, ne  // ne = any
 500:	sturb	w9, [x8, #-32]
 504:	ldr	x9, [x20]
 508:	ldr	x9, [x9, #8]
 50c:	cmp	x9, x19
 510:	stp	x9, x19, [x8, #-24]
 514:	cset	w9, ne  // ne = any
 518:	sturb	w9, [x8, #-8]
 51c:	ldp	x20, x19, [sp, #208]
 520:	ldp	x22, x21, [sp, #192]
 524:	ldp	x24, x23, [sp, #176]
 528:	ldp	x26, x25, [sp, #160]
 52c:	ldp	x29, x30, [sp, #144]
 530:	add	sp, sp, #0xe0
 534:	ret
 538:	mov	w23, wzr
 53c:	ldr	x0, [sp, #120]
 540:	cbnz	x0, 450 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x450>
 544:	b	454 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x454>
 548:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 54c:	add	x0, x0, #0x0
 550:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #32]
  10:	ldr	x1, [x0, #64]
  14:	mov	x19, x0
  18:	strb	wzr, [x0, #116]
  1c:	str	x8, [x0, #24]
  20:	str	xzr, [x0, #104]
  24:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  28:	ldr	x2, [x19, #96]
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x0, x19
  34:	mov	w20, #0x1                   	// #1
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  3c:	ldrb	w8, [x19, #116]
  40:	cbz	w8, 54 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x54>
  44:	mov	w0, w20
  48:	ldp	x20, x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret
  54:	ldr	w8, [x19, #112]
  58:	tbnz	w8, #6, ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0xac>
  5c:	orr	w8, w8, #0x80
  60:	mov	w20, #0x1                   	// #1
  64:	str	w8, [x19, #112]
  68:	ldp	x8, x9, [x19, #32]
  6c:	cmp	x8, x9
  70:	b.eq	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0xac>  // b.none
  74:	ldr	x1, [x19, #64]
  78:	add	x8, x8, #0x1
  7c:	mov	x0, x19
  80:	stp	x8, x8, [x19, #24]
  84:	strb	wzr, [x19, #116]
  88:	str	xzr, [x19, #104]
  8c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  90:	ldr	x2, [x19, #96]
  94:	mov	w1, #0x1                   	// #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  a0:	ldrb	w8, [x19, #116]
  a4:	cbz	w8, 68 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x68>
  a8:	b	44 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x44>
  ac:	mov	w20, wzr
  b0:	mov	w0, w20
  b4:	ldp	x20, x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	x1, 130 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x130>
  18:	ldp	x8, x9, [x0, #8]
  1c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x10, #0xaaab
  24:	mov	x20, x1
  28:	sub	x9, x9, x8
  2c:	asr	x9, x9, #3
  30:	mul	x9, x9, x10
  34:	mov	x19, x0
  38:	cmp	x9, x1
  3c:	b.cs	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xa0>  // b.hs, b.nlast
  40:	ldr	x11, [x19]
  44:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x9, #0x555, lsl #48
  4c:	sub	x8, x8, x11
  50:	asr	x8, x8, #3
  54:	mul	x23, x8, x10
  58:	sub	x8, x9, x23
  5c:	cmp	x8, x20
  60:	b.cc	144 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x144>  // b.lo, b.ul, b.last
  64:	cmp	x23, x20
  68:	csel	x8, x20, x23, cc  // cc = lo, ul, last
  6c:	adds	x8, x8, x23
  70:	cset	w10, cs  // cs = hs, nlast
  74:	cmp	x8, x9
  78:	cset	w11, hi  // hi = pmore
  7c:	orr	w10, w10, w11
  80:	cmp	w10, #0x0
  84:	csel	x22, x9, x8, ne  // ne = any
  88:	cbz	x22, bc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xbc>
  8c:	add	x8, x22, x22, lsl #1
  90:	lsl	x0, x8, #3
  94:	bl	0 <_Znwm>
  98:	mov	x21, x0
  9c:	b	c0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xc0>
  a0:	stp	xzr, xzr, [x8]
  a4:	strb	wzr, [x8, #16]
  a8:	subs	x20, x20, #0x1
  ac:	add	x8, x8, #0x18
  b0:	b.ne	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xa0>  // b.any
  b4:	str	x8, [x19, #8]
  b8:	b	130 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x130>
  bc:	mov	x21, xzr
  c0:	add	x8, x23, x23, lsl #1
  c4:	lsl	x8, x8, #3
  c8:	add	x23, x21, x8
  cc:	mov	x9, x20
  d0:	add	x10, x21, x8
  d4:	subs	x9, x9, #0x1
  d8:	add	x8, x8, #0x18
  dc:	stp	xzr, xzr, [x10]
  e0:	strb	wzr, [x10, #16]
  e4:	b.ne	d0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xd0>  // b.any
  e8:	ldp	x0, x8, [x19]
  ec:	cmp	x0, x8
  f0:	b.eq	114 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x114>  // b.none
  f4:	mov	x9, x21
  f8:	ldr	x10, [x0, #16]
  fc:	ldr	q0, [x0], #24
 100:	str	x10, [x9, #16]
 104:	cmp	x8, x0
 108:	str	q0, [x9], #24
 10c:	b.ne	f8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xf8>  // b.any
 110:	ldr	x0, [x19]
 114:	cbz	x0, 11c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x11c>
 118:	bl	0 <_ZdlPv>
 11c:	mov	w8, #0x18                  	// #24
 120:	madd	x9, x20, x8, x23
 124:	madd	x8, x22, x8, x21
 128:	stp	x21, x9, [x19]
 12c:	str	x8, [x19, #16]
 130:	ldp	x20, x19, [sp, #48]
 134:	ldp	x22, x21, [sp, #32]
 138:	ldr	x23, [sp, #16]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #128]
  20:	ldr	x23, [x0, #64]
  24:	mov	w20, w1
  28:	mov	x19, x0
  2c:	str	x8, [sp, #8]
  30:	ldp	x22, x9, [x0, #104]
  34:	add	x21, x0, #0x60
  38:	cmp	x22, x9
  3c:	b.eq	d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xd4>  // b.none
  40:	str	x8, [x22]
  44:	ldp	x9, x8, [x23]
  48:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4c:	movk	x10, #0xaaab
  50:	stp	xzr, xzr, [x22, #8]
  54:	subs	x0, x8, x9
  58:	asr	x8, x0, #3
  5c:	mul	x24, x8, x10
  60:	str	xzr, [x22, #24]
  64:	b.eq	80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x80>  // b.none
  68:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  6c:	movk	x8, #0x5556
  70:	movk	x8, #0x555, lsl #48
  74:	cmp	x24, x8
  78:	b.cs	3a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x3a8>  // b.hs, b.nlast
  7c:	bl	0 <_Znwm>
  80:	mov	w8, #0x18                  	// #24
  84:	madd	x8, x24, x8, x0
  88:	stp	x0, x0, [x22, #8]
  8c:	str	x8, [x22, #24]
  90:	ldp	x8, x9, [x23]
  94:	cmp	x8, x9
  98:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xb4>  // b.none
  9c:	ldr	x10, [x8, #16]
  a0:	ldr	q0, [x8], #24
  a4:	str	x10, [x0, #16]
  a8:	cmp	x9, x8
  ac:	str	q0, [x0], #24
  b0:	b.ne	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x9c>  // b.any
  b4:	str	x0, [x22, #16]
  b8:	ldp	x22, x8, [x19, #96]
  bc:	add	x24, x8, #0x20
  c0:	str	x24, [x19, #104]
  c4:	strb	wzr, [x19, #140]
  c8:	cmp	x22, x24
  cc:	b.ne	f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xf8>  // b.any
  d0:	b	2fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2fc>
  d4:	add	x2, sp, #0x8
  d8:	mov	x0, x21
  dc:	mov	x1, x22
  e0:	mov	x3, x23
  e4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  e8:	ldp	x22, x24, [x19, #96]
  ec:	strb	wzr, [x19, #140]
  f0:	cmp	x22, x24
  f4:	b.eq	2fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2fc>  // b.none
  f8:	and	w8, w20, #0xff
  fc:	cmp	w8, #0x1
 100:	b.ne	20c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x20c>  // b.any
 104:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 108:	mov	w23, wzr
 10c:	movk	x25, #0xaaab
 110:	b	124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x124>
 114:	ldp	x22, x24, [x19, #96]
 118:	strb	wzr, [x19, #140]
 11c:	cmp	x22, x24
 120:	b.eq	340 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x340>  // b.none
 124:	ldr	x8, [x19, #56]
 128:	ldp	x8, x9, [x8, #56]
 12c:	subs	x8, x9, x8
 130:	b.eq	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x14c>  // b.none
 134:	ldr	x0, [x19, #120]
 138:	asr	x8, x8, #4
 13c:	mul	x2, x8, x25
 140:	mov	w1, wzr
 144:	bl	0 <memset>
 148:	ldp	x22, x24, [x19, #96]
 14c:	cmp	x22, x24
 150:	stp	xzr, xzr, [x21]
 154:	str	xzr, [x21, #16]
 158:	b.eq	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1a4>  // b.none
 15c:	mov	x26, x22
 160:	b	17c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x17c>
 164:	ldr	x2, [x26], #32
 168:	mov	w1, #0x1                   	// #1
 16c:	mov	x0, x19
 170:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 174:	cmp	x24, x26
 178:	b.eq	1a4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1a4>  // b.none
 17c:	ldur	q0, [x26, #8]
 180:	ldr	x0, [x19]
 184:	str	q0, [x19]
 188:	ldr	x8, [x26, #24]
 18c:	str	x8, [x19, #16]
 190:	stp	xzr, xzr, [x26, #8]
 194:	str	xzr, [x26, #24]
 198:	cbz	x0, 164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x164>
 19c:	bl	0 <_ZdlPv>
 1a0:	b	164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x164>
 1a4:	ldrb	w9, [x19, #140]
 1a8:	ldr	x8, [x19, #24]
 1ac:	ldr	x11, [x19, #40]
 1b0:	and	w10, w23, #0x1
 1b4:	orr	w9, w9, w10
 1b8:	cmp	w9, #0x0
 1bc:	cset	w23, ne  // ne = any
 1c0:	cmp	x8, x11
 1c4:	b.eq	308 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x308>  // b.none
 1c8:	add	x8, x8, #0x1
 1cc:	cmp	x22, x24
 1d0:	str	x8, [x19, #24]
 1d4:	b.eq	1fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1fc>  // b.none
 1d8:	mov	x26, x22
 1dc:	b	1ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1ec>
 1e0:	add	x26, x26, #0x20
 1e4:	cmp	x24, x26
 1e8:	b.eq	1fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1fc>  // b.none
 1ec:	ldr	x0, [x26, #8]
 1f0:	cbz	x0, 1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1e0>
 1f4:	bl	0 <_ZdlPv>
 1f8:	b	1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1e0>
 1fc:	cbz	x22, 114 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x114>
 200:	mov	x0, x22
 204:	bl	0 <_ZdlPv>
 208:	b	114 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x114>
 20c:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 210:	movk	x23, #0xaaab
 214:	b	228 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x228>
 218:	ldp	x22, x24, [x19, #96]
 21c:	strb	wzr, [x19, #140]
 220:	cmp	x22, x24
 224:	b.eq	2fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2fc>  // b.none
 228:	ldr	x8, [x19, #56]
 22c:	ldp	x8, x9, [x8, #56]
 230:	subs	x8, x9, x8
 234:	b.eq	250 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x250>  // b.none
 238:	ldr	x0, [x19, #120]
 23c:	asr	x8, x8, #4
 240:	mul	x2, x8, x23
 244:	mov	w1, wzr
 248:	bl	0 <memset>
 24c:	ldp	x22, x24, [x19, #96]
 250:	cmp	x22, x24
 254:	stp	xzr, xzr, [x21]
 258:	str	xzr, [x21, #16]
 25c:	b.eq	2a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2a8>  // b.none
 260:	mov	x25, x22
 264:	b	280 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x280>
 268:	ldr	x2, [x25], #32
 26c:	mov	x0, x19
 270:	mov	w1, w20
 274:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 278:	cmp	x24, x25
 27c:	b.eq	2a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2a8>  // b.none
 280:	ldur	q0, [x25, #8]
 284:	ldr	x0, [x19]
 288:	str	q0, [x19]
 28c:	ldr	x8, [x25, #24]
 290:	str	x8, [x19, #16]
 294:	stp	xzr, xzr, [x25, #8]
 298:	str	xzr, [x25, #24]
 29c:	cbz	x0, 268 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x268>
 2a0:	bl	0 <_ZdlPv>
 2a4:	b	268 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x268>
 2a8:	ldr	x8, [x19, #24]
 2ac:	ldr	x9, [x19, #40]
 2b0:	cmp	x8, x9
 2b4:	b.eq	304 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x304>  // b.none
 2b8:	add	x8, x8, #0x1
 2bc:	cmp	x22, x24
 2c0:	str	x8, [x19, #24]
 2c4:	b.eq	2ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2ec>  // b.none
 2c8:	mov	x25, x22
 2cc:	b	2dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2dc>
 2d0:	add	x25, x25, #0x20
 2d4:	cmp	x24, x25
 2d8:	b.eq	2ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2ec>  // b.none
 2dc:	ldr	x0, [x25, #8]
 2e0:	cbz	x0, 2d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2d0>
 2e4:	bl	0 <_ZdlPv>
 2e8:	b	2d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2d0>
 2ec:	cbz	x22, 218 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x218>
 2f0:	mov	x0, x22
 2f4:	bl	0 <_ZdlPv>
 2f8:	b	218 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x218>
 2fc:	mov	w23, wzr
 300:	b	340 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x340>
 304:	mov	w23, wzr
 308:	cmp	x22, x24
 30c:	b.eq	334 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x334>  // b.none
 310:	mov	x21, x22
 314:	b	324 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x324>
 318:	add	x21, x21, #0x20
 31c:	cmp	x24, x21
 320:	b.eq	334 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x334>  // b.none
 324:	ldr	x0, [x21, #8]
 328:	cbz	x0, 318 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x318>
 32c:	bl	0 <_ZdlPv>
 330:	b	318 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x318>
 334:	cbz	x22, 340 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x340>
 338:	mov	x0, x22
 33c:	bl	0 <_ZdlPv>
 340:	tst	w20, #0xff
 344:	b.ne	354 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x354>  // b.any
 348:	ldrb	w8, [x19, #140]
 34c:	cmp	w8, #0x0
 350:	cset	w23, ne  // ne = any
 354:	ldp	x20, x21, [x19, #96]
 358:	cmp	x21, x20
 35c:	b.eq	388 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x388>  // b.none
 360:	mov	x22, x20
 364:	b	374 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x374>
 368:	add	x22, x22, #0x20
 36c:	cmp	x21, x22
 370:	b.eq	384 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x384>  // b.none
 374:	ldr	x0, [x22, #8]
 378:	cbz	x0, 368 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x368>
 37c:	bl	0 <_ZdlPv>
 380:	b	368 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x368>
 384:	str	x20, [x19, #104]
 388:	mov	w0, w23
 38c:	ldp	x20, x19, [sp, #80]
 390:	ldp	x22, x21, [sp, #64]
 394:	ldp	x24, x23, [sp, #48]
 398:	ldp	x26, x25, [sp, #32]
 39c:	ldp	x29, x30, [sp, #16]
 3a0:	add	sp, sp, #0x60
 3a4:	ret
 3a8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #120]
  20:	ldrb	w9, [x8, x2]
  24:	cbz	w9, 44 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x44>
  28:	ldp	x20, x19, [sp, #80]
  2c:	ldp	x22, x21, [sp, #64]
  30:	ldp	x24, x23, [sp, #48]
  34:	ldp	x26, x25, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x60
  40:	ret
  44:	mov	w9, #0x1                   	// #1
  48:	strb	w9, [x8, x2]
  4c:	ldr	x8, [x0, #56]
  50:	mov	w9, #0x30                  	// #48
  54:	mul	x9, x2, x9
  58:	mov	x19, x0
  5c:	ldr	x22, [x8, #56]
  60:	mov	x21, x2
  64:	ldr	w9, [x22, x9]
  68:	sub	w9, w9, #0x1
  6c:	cmp	w9, #0xb
  70:	b.hi	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.pmore
  74:	adrp	x10, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  78:	add	x10, x10, #0x0
  7c:	adr	x11, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  80:	ldrb	w12, [x10, x9]
  84:	add	x11, x11, x12, lsl #2
  88:	mov	w20, w1
  8c:	br	x11
  90:	ldr	w24, [x8, #24]
  94:	mov	w8, #0x30                  	// #48
  98:	madd	x8, x21, x8, x22
  9c:	ldr	x2, [x8, #16]
  a0:	mov	x0, x19
  a4:	mov	w1, w20
  a8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  ac:	ldrb	w23, [x19, #140]
  b0:	tbnz	w24, #4, 3f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3f0>
  b4:	mov	w8, #0x30                  	// #48
  b8:	strb	wzr, [x19, #140]
  bc:	madd	x8, x21, x8, x22
  c0:	ldr	x2, [x8, #8]
  c4:	mov	x0, x19
  c8:	mov	w1, w20
  cc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  d0:	ldrb	w8, [x19, #140]
  d4:	orr	w8, w8, w23
  d8:	strb	w8, [x19, #140]
  dc:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  e0:	ldp	x8, x9, [x19, #24]
  e4:	cmp	x8, x9
  e8:	b.ne	f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xf4>  // b.any
  ec:	ldrb	w9, [x19, #136]
  f0:	tbnz	w9, #5, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  f4:	and	w9, w20, #0xff
  f8:	cmp	w9, #0x1
  fc:	b.eq	10c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x10c>  // b.none
 100:	ldr	x9, [x19, #40]
 104:	cmp	x8, x9
 108:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 10c:	ldrb	w8, [x19, #140]
 110:	cbnz	w8, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 114:	mov	w8, #0x1                   	// #1
 118:	strb	w8, [x19, #140]
 11c:	ldr	x0, [x19, #64]
 120:	mov	x1, x19
 124:	ldp	x20, x19, [sp, #80]
 128:	ldp	x22, x21, [sp, #64]
 12c:	ldp	x24, x23, [sp, #48]
 130:	ldp	x26, x25, [sp, #32]
 134:	ldp	x29, x30, [sp, #16]
 138:	add	sp, sp, #0x60
 13c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 140:	ldr	x8, [x19, #24]
 144:	ldr	x9, [x19, #40]
 148:	cmp	x8, x9
 14c:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 150:	ldrb	w8, [x19, #136]
 154:	tbnz	w8, #1, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 158:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 15c:	mov	x0, x19
 160:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 164:	mov	w8, #0x30                  	// #48
 168:	madd	x8, x21, x8, x22
 16c:	ldrb	w8, [x8, #24]
 170:	b	26c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x26c>
 174:	ldp	x8, x9, [x19, #24]
 178:	cmp	x8, x9
 17c:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 180:	ldrb	w8, [x19, #136]
 184:	tst	w8, #0xffffff81
 188:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 18c:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 190:	mov	x0, x19
 194:	mov	w1, w20
 198:	mov	x2, x21
 19c:	ldp	x20, x19, [sp, #80]
 1a0:	ldp	x22, x21, [sp, #64]
 1a4:	ldp	x24, x23, [sp, #48]
 1a8:	ldp	x26, x25, [sp, #32]
 1ac:	ldp	x29, x30, [sp, #16]
 1b0:	add	sp, sp, #0x60
 1b4:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1b8:	mov	w8, #0x30                  	// #48
 1bc:	madd	x8, x21, x8, x22
 1c0:	ldrb	w8, [x8, #24]
 1c4:	cbz	w8, 3f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3f8>
 1c8:	ldrb	w8, [x19, #140]
 1cc:	cbnz	w8, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 1d0:	mov	w8, #0x30                  	// #48
 1d4:	madd	x8, x21, x8, x22
 1d8:	ldr	x2, [x8, #8]
 1dc:	mov	x0, x19
 1e0:	mov	w1, w20
 1e4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1e8:	ldrb	w8, [x19, #140]
 1ec:	cbnz	w8, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 1f0:	ldr	x8, [x19, #72]
 1f4:	ldr	x9, [x19, #56]
 1f8:	add	x24, x8, x21, lsl #4
 1fc:	mov	x22, x24
 200:	ldr	x8, [x9, #56]
 204:	ldr	w23, [x22, #8]!
 208:	cbz	w23, 4cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4cc>
 20c:	ldr	x25, [x24]
 210:	ldr	x9, [x19, #24]
 214:	cmp	x25, x9
 218:	b.ne	4d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4d4>  // b.any
 21c:	cmp	w23, #0x1
 220:	b.gt	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 224:	add	w9, w23, #0x1
 228:	mov	w10, #0x30                  	// #48
 22c:	str	w9, [x22]
 230:	madd	x8, x21, x10, x8
 234:	ldr	x2, [x8, #16]
 238:	mov	x0, x19
 23c:	mov	w1, w20
 240:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 244:	ldr	w8, [x22]
 248:	sub	w8, w8, #0x1
 24c:	str	w8, [x22]
 250:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 254:	mov	w8, #0x30                  	// #48
 258:	madd	x23, x21, x8, x22
 25c:	ldr	x1, [x23, #16]
 260:	mov	x0, x19
 264:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 268:	ldrb	w8, [x23, #24]
 26c:	eor	w8, w8, #0x1
 270:	and	w9, w0, #0x1
 274:	cmp	w8, w9
 278:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 27c:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 280:	mov	w8, #0x30                  	// #48
 284:	madd	x8, x21, x8, x22
 288:	ldr	x9, [x8, #16]
 28c:	ldr	x21, [x19]
 290:	ldr	x10, [x19, #24]
 294:	mov	w11, #0x18                  	// #24
 298:	mul	x22, x9, x11
 29c:	ldr	x23, [x21, x22]
 2a0:	str	x10, [x21, x22]
 2a4:	ldr	x2, [x8, #8]
 2a8:	mov	x0, x19
 2ac:	mov	w1, w20
 2b0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2b4:	str	x23, [x21, x22]
 2b8:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 2bc:	ldr	x8, [x19, #24]
 2c0:	ldr	x9, [x19, #40]
 2c4:	cmp	x8, x9
 2c8:	b.eq	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.none
 2cc:	ldrb	w8, [x8]
 2d0:	mov	w9, #0x30                  	// #48
 2d4:	strb	w8, [sp, #4]
 2d8:	madd	x8, x21, x9, x22
 2dc:	ldr	x8, [x8, #32]
 2e0:	cbz	x8, 504 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x504>
 2e4:	mov	w8, #0x30                  	// #48
 2e8:	madd	x8, x21, x8, x22
 2ec:	ldr	x9, [x8, #40]
 2f0:	add	x0, x8, #0x10
 2f4:	add	x1, sp, #0x4
 2f8:	blr	x9
 2fc:	tbz	w0, #0, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 300:	mov	w8, #0x30                  	// #48
 304:	madd	x8, x21, x8, x22
 308:	ldr	x8, [x8, #8]
 30c:	str	x8, [sp, #8]
 310:	ldp	x20, x9, [x19, #104]
 314:	cmp	x20, x9
 318:	b.eq	4b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4b4>  // b.none
 31c:	str	x8, [x20]
 320:	ldp	x9, x8, [x19]
 324:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 328:	movk	x10, #0xaaab
 32c:	stp	xzr, xzr, [x20, #8]
 330:	subs	x0, x8, x9
 334:	asr	x8, x0, #3
 338:	mul	x21, x8, x10
 33c:	str	xzr, [x20, #24]
 340:	b.eq	35c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x35c>  // b.none
 344:	mov	x8, #0x5555555555555555    	// #6148914691236517205
 348:	movk	x8, #0x5556
 34c:	movk	x8, #0x555, lsl #48
 350:	cmp	x21, x8
 354:	b.cs	508 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x508>  // b.hs, b.nlast
 358:	bl	0 <_Znwm>
 35c:	mov	w8, #0x18                  	// #24
 360:	madd	x8, x21, x8, x0
 364:	stp	x0, x0, [x20, #8]
 368:	str	x8, [x20, #24]
 36c:	ldp	x8, x9, [x19]
 370:	cmp	x8, x9
 374:	b.eq	390 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x390>  // b.none
 378:	ldr	x10, [x8, #16]
 37c:	ldr	q0, [x8], #24
 380:	str	x10, [x0, #16]
 384:	cmp	x9, x8
 388:	str	q0, [x0], #24
 38c:	b.ne	378 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x378>  // b.any
 390:	str	x0, [x20, #16]
 394:	ldr	x8, [x19, #104]
 398:	add	x8, x8, #0x20
 39c:	str	x8, [x19, #104]
 3a0:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 3a4:	mov	w8, #0x30                  	// #48
 3a8:	madd	x8, x21, x8, x22
 3ac:	ldr	x9, [x19]
 3b0:	ldr	x10, [x8, #16]
 3b4:	ldr	x12, [x19, #24]
 3b8:	mov	w11, #0x18                  	// #24
 3bc:	mov	w13, #0x1                   	// #1
 3c0:	madd	x21, x10, x11, x9
 3c4:	ldp	x22, x23, [x21]
 3c8:	ldrb	w24, [x21, #16]
 3cc:	str	x12, [x21, #8]
 3d0:	strb	w13, [x21, #16]
 3d4:	ldr	x2, [x8, #8]
 3d8:	mov	x0, x19
 3dc:	mov	w1, w20
 3e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 3e4:	stp	x22, x23, [x21]
 3e8:	strb	w24, [x21, #16]
 3ec:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 3f0:	cbnz	w23, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 3f4:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 3f8:	ldr	x8, [x19, #72]
 3fc:	add	x25, x8, x21, lsl #4
 400:	mov	x23, x25
 404:	ldr	w24, [x23, #8]!
 408:	cbz	w24, 450 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x450>
 40c:	ldr	x26, [x25]
 410:	ldr	x8, [x19, #24]
 414:	cmp	x26, x8
 418:	b.ne	458 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x458>  // b.any
 41c:	cmp	w24, #0x1
 420:	b.gt	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 424:	add	w8, w24, #0x1
 428:	mov	w9, #0x30                  	// #48
 42c:	str	w8, [x23]
 430:	madd	x8, x21, x9, x22
 434:	ldr	x2, [x8, #16]
 438:	mov	x0, x19
 43c:	mov	w1, w20
 440:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 444:	ldr	w8, [x23]
 448:	sub	w24, w8, #0x1
 44c:	b	480 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x480>
 450:	ldr	x26, [x25]
 454:	ldr	x8, [x19, #24]
 458:	str	x8, [x25]
 45c:	mov	w8, #0x1                   	// #1
 460:	mov	w9, #0x30                  	// #48
 464:	str	w8, [x23]
 468:	madd	x8, x21, x9, x22
 46c:	ldr	x2, [x8, #16]
 470:	mov	x0, x19
 474:	mov	w1, w20
 478:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 47c:	str	x26, [x25]
 480:	str	w24, [x23]
 484:	mov	w8, #0x30                  	// #48
 488:	madd	x8, x21, x8, x22
 48c:	ldr	x2, [x8, #8]
 490:	mov	x0, x19
 494:	mov	w1, w20
 498:	ldp	x20, x19, [sp, #80]
 49c:	ldp	x22, x21, [sp, #64]
 4a0:	ldp	x24, x23, [sp, #48]
 4a4:	ldp	x26, x25, [sp, #32]
 4a8:	ldp	x29, x30, [sp, #16]
 4ac:	add	sp, sp, #0x60
 4b0:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4b4:	add	x0, x19, #0x60
 4b8:	add	x2, sp, #0x8
 4bc:	mov	x1, x20
 4c0:	mov	x3, x19
 4c4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4c8:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 4cc:	ldr	x25, [x24]
 4d0:	ldr	x9, [x19, #24]
 4d4:	str	x9, [x24]
 4d8:	mov	w9, #0x1                   	// #1
 4dc:	mov	w10, #0x30                  	// #48
 4e0:	str	w9, [x22]
 4e4:	madd	x8, x21, x10, x8
 4e8:	ldr	x2, [x8, #16]
 4ec:	mov	x0, x19
 4f0:	mov	w1, w20
 4f4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4f8:	str	x25, [x24]
 4fc:	str	w23, [x22]
 500:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 504:	bl	0 <_ZSt25__throw_bad_function_callv>
 508:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x25, [x0]
  20:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  24:	sub	x8, x25, x20
  28:	cmp	x8, x9
  2c:	b.eq	1ac <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1ac>  // b.none
  30:	asr	x9, x8, #5
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #58
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  58:	cmp	w10, #0x0
  5c:	csel	x26, x8, x9, ne  // ne = any
  60:	mov	x19, x0
  64:	lsl	x0, x26, #5
  68:	mov	x23, x3
  6c:	mov	x24, x2
  70:	mov	x21, x1
  74:	sub	x27, x1, x20
  78:	bl	0 <_Znwm>
  7c:	ldr	x8, [x24]
  80:	add	x24, x0, x27
  84:	mov	x22, x0
  88:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  8c:	str	x8, [x24]
  90:	ldp	x8, x9, [x23]
  94:	movk	x10, #0xaaab
  98:	str	xzr, [x24, #8]!
  9c:	stp	xzr, xzr, [x24, #8]
  a0:	subs	x0, x9, x8
  a4:	asr	x11, x0, #3
  a8:	mul	x28, x11, x10
  ac:	b.eq	cc <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xcc>  // b.none
  b0:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  b4:	movk	x8, #0x5556
  b8:	movk	x8, #0x555, lsl #48
  bc:	cmp	x28, x8
  c0:	b.cs	1b8 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1b8>  // b.hs, b.nlast
  c4:	bl	0 <_Znwm>
  c8:	ldp	x8, x9, [x23]
  cc:	asr	x10, x27, #5
  d0:	mov	w11, #0x18                  	// #24
  d4:	add	x10, x22, x10, lsl #5
  d8:	str	x0, [x24]
  dc:	madd	x11, x28, x11, x0
  e0:	str	x0, [x10, #16]!
  e4:	cmp	x8, x9
  e8:	str	x11, [x10, #8]
  ec:	b.eq	108 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x108>  // b.none
  f0:	ldr	x11, [x8, #16]
  f4:	ldr	q0, [x8], #24
  f8:	str	x11, [x0, #16]
  fc:	cmp	x9, x8
 100:	str	q0, [x0], #24
 104:	b.ne	f0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xf0>  // b.any
 108:	cmp	x20, x21
 10c:	mov	x8, x22
 110:	str	x0, [x10]
 114:	b.eq	144 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x144>  // b.none
 118:	mov	x9, x20
 11c:	ldr	q0, [x9]
 120:	str	q0, [x8]
 124:	ldr	q0, [x9, #16]
 128:	str	q0, [x8, #16]
 12c:	stp	xzr, xzr, [x9, #8]
 130:	str	xzr, [x9, #24]
 134:	add	x9, x9, #0x20
 138:	cmp	x9, x21
 13c:	add	x8, x8, #0x20
 140:	b.ne	11c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x11c>  // b.any
 144:	cmp	x25, x21
 148:	add	x23, x8, #0x20
 14c:	b.eq	178 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x178>  // b.none
 150:	ldr	q0, [x21]
 154:	str	q0, [x23]
 158:	ldr	q0, [x21, #16]
 15c:	str	q0, [x23, #16]
 160:	stp	xzr, xzr, [x21, #8]
 164:	str	xzr, [x21, #24]
 168:	add	x21, x21, #0x20
 16c:	cmp	x21, x25
 170:	add	x23, x23, #0x20
 174:	b.ne	150 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x150>  // b.any
 178:	cbz	x20, 184 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x184>
 17c:	mov	x0, x20
 180:	bl	0 <_ZdlPv>
 184:	add	x8, x22, x26, lsl #5
 188:	stp	x22, x23, [x19]
 18c:	str	x8, [x19, #16]
 190:	ldp	x20, x19, [sp, #80]
 194:	ldp	x22, x21, [sp, #64]
 198:	ldp	x24, x23, [sp, #48]
 19c:	ldp	x26, x25, [sp, #32]
 1a0:	ldp	x28, x27, [sp, #16]
 1a4:	ldp	x29, x30, [sp], #96
 1a8:	ret
 1ac:	adrp	x0, 0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
 1b0:	add	x0, x0, #0x0
 1b4:	bl	0 <_ZSt20__throw_length_errorPKc>
 1b8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #56]
  20:	ldr	x9, [x0]
  24:	mov	w10, #0x18                  	// #24
  28:	ldr	x23, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x23
  34:	ldr	x8, [x8, #16]
  38:	madd	x10, x8, x10, x9
  3c:	ldrb	w11, [x10, #16]
  40:	cbz	w11, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  44:	ldr	x3, [x0, #24]
  48:	ldr	x24, [x0, #40]
  4c:	mov	x20, x2
  50:	mov	x19, x0
  54:	mov	w21, w1
  58:	cmp	x24, x3
  5c:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x9c>  // b.none
  60:	mov	w11, #0x18                  	// #24
  64:	madd	x11, x8, x11, x9
  68:	ldr	x12, [x10]
  6c:	ldr	x11, [x11, #8]
  70:	subs	x12, x11, x12
  74:	add	x11, x3, x12
  78:	b.eq	a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xa8>  // b.none
  7c:	sub	x13, x24, #0x1
  80:	mov	x22, x3
  84:	cmp	x13, x22
  88:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb4>  // b.none
  8c:	subs	x12, x12, #0x1
  90:	add	x22, x22, #0x1
  94:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x84>  // b.any
  98:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xac>
  9c:	mov	x22, x3
  a0:	mov	x24, x3
  a4:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  a8:	mov	x22, x3
  ac:	mov	x24, x11
  b0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  b4:	mov	x22, x24
  b8:	ldr	x11, [x19, #48]
  bc:	mov	w13, #0x18                  	// #24
  c0:	madd	x8, x8, x13, x9
  c4:	mov	x0, sp
  c8:	ldr	x12, [x11, #16]
  cc:	ldrb	w11, [x11]
  d0:	mov	x4, x22
  d4:	add	x9, x12, #0x50
  d8:	and	w11, w11, #0x1
  dc:	strb	w11, [sp]
  e0:	str	x9, [sp, #8]
  e4:	ldr	x1, [x10]
  e8:	ldr	x2, [x8, #8]
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
  f0:	tbz	w0, #0, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  f4:	ldr	x25, [x19, #24]
  f8:	cmp	x25, x24
  fc:	b.eq	124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x124>  // b.none
 100:	mov	w8, #0x30                  	// #48
 104:	str	x22, [x19, #24]
 108:	madd	x8, x20, x8, x23
 10c:	ldr	x2, [x8, #8]
 110:	mov	x0, x19
 114:	mov	w1, w21
 118:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 11c:	str	x25, [x19, #24]
 120:	b	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
 124:	mov	w8, #0x30                  	// #48
 128:	madd	x8, x20, x8, x23
 12c:	ldr	x2, [x8, #8]
 130:	mov	x0, x19
 134:	mov	w1, w21
 138:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldr	x25, [sp, #32]
 14c:	ldp	x29, x30, [sp, #16]
 150:	add	sp, sp, #0x60
 154:	ret

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0, #24]
  18:	mov	x19, x0
  1c:	cmp	x8, x9
  20:	b.ne	2c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x2c>  // b.any
  24:	ldrb	w10, [x19, #136]
  28:	tbnz	w10, #2, b0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xb0>
  2c:	ldr	x10, [x19, #40]
  30:	cmp	x8, x10
  34:	b.ne	40 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x40>  // b.any
  38:	ldrb	w10, [x19, #136]
  3c:	tbnz	w10, #3, b0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xb0>
  40:	adrp	x20, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  44:	ldr	x20, [x20]
  48:	cmp	x8, x9
  4c:	b.ne	58 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x58>  // b.any
  50:	ldrb	w9, [x19, #136]
  54:	tbz	w9, #7, fc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xfc>
  58:	ldr	x9, [x19, #48]
  5c:	ldurb	w23, [x8, #-1]
  60:	add	x2, x20, #0x1
  64:	mov	x1, x20
  68:	ldr	x9, [x9, #16]
  6c:	mov	w3, wzr
  70:	add	x21, x9, #0x50
  74:	mov	x0, x21
  78:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  7c:	mov	x22, x0
  80:	mov	x0, x21
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0, #48]
  8c:	ldrh	w8, [x8, x23, lsl #1]
  90:	tst	w22, w8
  94:	b.eq	b8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xb8>  // b.none
  98:	mov	w21, #0x1                   	// #1
  9c:	ldr	x8, [x19, #24]
  a0:	ldr	x9, [x19, #40]
  a4:	cmp	x8, x9
  a8:	b.ne	110 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x110>  // b.any
  ac:	b	15c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x15c>
  b0:	mov	w0, wzr
  b4:	b	168 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x168>
  b8:	tbz	w22, #16, fc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xfc>
  bc:	ldrb	w8, [x0, #56]
  c0:	mov	x21, x0
  c4:	cbz	w8, d8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xd8>
  c8:	ldrb	w0, [x21, #152]
  cc:	cmp	w23, w0, uxtb
  d0:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x98>  // b.none
  d4:	b	fc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xfc>
  d8:	mov	x0, x21
  dc:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  e0:	ldr	x8, [x21]
  e4:	mov	w1, #0x5f                  	// #95
  e8:	mov	x0, x21
  ec:	ldr	x8, [x8, #48]
  f0:	blr	x8
  f4:	cmp	w23, w0, uxtb
  f8:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x98>  // b.none
  fc:	mov	w21, wzr
 100:	ldr	x8, [x19, #24]
 104:	ldr	x9, [x19, #40]
 108:	cmp	x8, x9
 10c:	b.eq	15c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x15c>  // b.none
 110:	ldr	x9, [x19, #48]
 114:	ldrb	w22, [x8]
 118:	add	x2, x20, #0x1
 11c:	mov	x1, x20
 120:	ldr	x9, [x9, #16]
 124:	mov	w3, wzr
 128:	add	x19, x9, #0x50
 12c:	mov	x0, x19
 130:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
 134:	mov	x20, x0
 138:	mov	x0, x19
 13c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 140:	ldr	x8, [x0, #48]
 144:	ldrh	w8, [x8, x22, lsl #1]
 148:	tst	w20, w8
 14c:	b.eq	158 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x158>  // b.none
 150:	mov	w8, #0x1                   	// #1
 154:	b	160 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x160>
 158:	tbnz	w20, #16, 17c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x17c>
 15c:	mov	w8, wzr
 160:	cmp	w21, w8
 164:	cset	w0, ne  // ne = any
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldp	x22, x21, [sp, #32]
 170:	ldr	x23, [sp, #16]
 174:	ldp	x29, x30, [sp], #64
 178:	ret
 17c:	ldrb	w8, [x0, #56]
 180:	mov	x19, x0
 184:	cbz	w8, 190 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x190>
 188:	ldrb	w0, [x19, #152]
 18c:	b	1ac <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x1ac>
 190:	mov	x0, x19
 194:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 198:	ldr	x8, [x19]
 19c:	mov	w1, #0x5f                  	// #95
 1a0:	mov	x0, x19
 1a4:	ldr	x8, [x8, #48]
 1a8:	blr	x8
 1ac:	cmp	w22, w0, uxtb
 1b0:	cset	w8, eq  // eq = none
 1b4:	b	160 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x160>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #176]
   8:	str	x23, [sp, #192]
   c:	stp	x22, x21, [sp, #208]
  10:	stp	x20, x19, [sp, #224]
  14:	add	x29, sp, #0xb0
  18:	ldp	x8, x9, [x0]
  1c:	mov	x19, x0
  20:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x10, #0xaaab
  28:	subs	x0, x9, x8
  2c:	asr	x11, x0, #3
  30:	mov	x20, x1
  34:	mul	x21, x11, x10
  38:	stp	xzr, xzr, [x29, #-24]
  3c:	stur	xzr, [x29, #-8]
  40:	b.eq	60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x60>  // b.none
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x8, #0x5556
  4c:	movk	x8, #0x555, lsl #48
  50:	cmp	x21, x8
  54:	b.cs	304 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x304>  // b.hs, b.nlast
  58:	bl	0 <_Znwm>
  5c:	ldp	x8, x9, [x19]
  60:	mov	w10, #0x18                  	// #24
  64:	madd	x10, x21, x10, x0
  68:	cmp	x8, x9
  6c:	stp	x0, x0, [x29, #-24]
  70:	stur	x10, [x29, #-8]
  74:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x90>  // b.none
  78:	ldr	x10, [x8, #16]
  7c:	ldr	q0, [x8], #24
  80:	str	x10, [x0, #16]
  84:	cmp	x9, x8
  88:	str	q0, [x0], #24
  8c:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x78>  // b.any
  90:	stur	x0, [x29, #-16]
  94:	ldr	x8, [x19, #24]
  98:	ldp	x9, x10, [x19, #40]
  9c:	movi	v0.2d, #0x0
  a0:	ldr	w23, [x19, #136]
  a4:	stp	q0, q0, [sp]
  a8:	stp	x8, x9, [sp, #32]
  ac:	str	x10, [sp, #48]
  b0:	ldr	x8, [x10, #16]
  b4:	sub	x9, x29, #0x18
  b8:	stp	x8, x9, [sp, #56]
  bc:	ldp	x8, x9, [x8, #56]
  c0:	sub	x22, x9, x8
  c4:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c8:	asr	x8, x22, #4
  cc:	movk	x9, #0xaaab
  d0:	mul	x21, x8, x9
  d4:	lsr	x8, x21, #59
  d8:	cbnz	x8, 2f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2f8>
  dc:	mov	x8, sp
  e0:	add	x8, x8, #0x48
  e4:	stp	xzr, xzr, [x8]
  e8:	str	xzr, [x8, #16]
  ec:	cbz	x22, 11c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x11c>
  f0:	lsl	x0, x21, #4
  f4:	bl	0 <_Znwm>
  f8:	add	x8, x0, x21, lsl #4
  fc:	stp	x0, x0, [sp, #72]
 100:	str	x8, [sp, #88]
 104:	cbz	x22, 130 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x130>
 108:	cmp	x21, #0x2
 10c:	b.cs	138 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x138>  // b.hs, b.nlast
 110:	mov	x8, x0
 114:	mov	x9, x21
 118:	b	170 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x170>
 11c:	mov	x0, xzr
 120:	add	x8, x0, x21, lsl #4
 124:	stp	x0, x0, [sp, #72]
 128:	str	x8, [sp, #88]
 12c:	cbnz	x22, 108 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x108>
 130:	mov	x8, x0
 134:	b	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x184>
 138:	and	x10, x21, #0xfffffffffffffffe
 13c:	and	x9, x21, #0x1
 140:	add	x8, x0, x10, lsl #4
 144:	add	x11, x0, #0x10
 148:	mov	x12, x10
 14c:	stur	xzr, [x11, #-16]
 150:	str	xzr, [x11]
 154:	stur	wzr, [x11, #-8]
 158:	str	wzr, [x11, #8]
 15c:	subs	x12, x12, #0x2
 160:	add	x11, x11, #0x20
 164:	b.ne	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x14c>  // b.any
 168:	cmp	x21, x10
 16c:	b.eq	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x184>  // b.none
 170:	str	xzr, [x8]
 174:	str	wzr, [x8, #8]
 178:	subs	x9, x9, #0x1
 17c:	add	x8, x8, #0x10
 180:	b.ne	170 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x170>  // b.any
 184:	ldr	x9, [sp, #56]
 188:	str	x8, [sp, #80]
 18c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 190:	movk	x10, #0xaaab
 194:	ldp	x9, x8, [x9, #56]
 198:	stp	xzr, xzr, [sp, #104]
 19c:	str	xzr, [sp, #96]
 1a0:	sub	x8, x8, x9
 1a4:	asr	x8, x8, #4
 1a8:	mul	x21, x8, x10
 1ac:	mov	x0, x21
 1b0:	bl	0 <_Znam>
 1b4:	mov	w1, wzr
 1b8:	mov	x2, x21
 1bc:	mov	x22, x0
 1c0:	bl	0 <memset>
 1c4:	ldr	x9, [sp, #32]
 1c8:	mov	w8, #0xfffffffa            	// #-6
 1cc:	tst	w23, #0x80
 1d0:	and	w8, w23, w8
 1d4:	csel	w8, w23, w8, eq  // eq = none
 1d8:	mov	x0, sp
 1dc:	mov	w1, #0x1                   	// #1
 1e0:	stp	x22, x20, [sp, #120]
 1e4:	str	w8, [sp, #136]
 1e8:	str	x9, [sp, #24]
 1ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 1f0:	mov	w20, wzr
 1f4:	tbz	w0, #0, 208 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x208>
 1f8:	ldp	x12, x11, [x29, #-24]
 1fc:	cmp	x11, x12
 200:	b.ne	298 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x298>  // b.any
 204:	mov	w20, #0x1                   	// #1
 208:	ldr	x0, [sp, #120]
 20c:	cbz	x0, 214 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x214>
 210:	bl	0 <_ZdaPv>
 214:	ldp	x19, x21, [sp, #96]
 218:	str	xzr, [sp, #120]
 21c:	cmp	x19, x21
 220:	b.ne	27c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x27c>  // b.any
 224:	cbz	x19, 230 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x230>
 228:	mov	x0, x19
 22c:	bl	0 <_ZdlPv>
 230:	ldr	x0, [sp, #72]
 234:	cbz	x0, 23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x23c>
 238:	bl	0 <_ZdlPv>
 23c:	ldr	x0, [sp]
 240:	cbz	x0, 248 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x248>
 244:	bl	0 <_ZdlPv>
 248:	ldur	x0, [x29, #-24]
 24c:	cbz	x0, 254 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x254>
 250:	bl	0 <_ZdlPv>
 254:	mov	w0, w20
 258:	ldp	x20, x19, [sp, #224]
 25c:	ldp	x22, x21, [sp, #208]
 260:	ldr	x23, [sp, #192]
 264:	ldp	x29, x30, [sp, #176]
 268:	add	sp, sp, #0xf0
 26c:	ret
 270:	add	x19, x19, #0x20
 274:	cmp	x21, x19
 278:	b.eq	28c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x28c>  // b.none
 27c:	ldr	x0, [x19, #8]
 280:	cbz	x0, 270 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x270>
 284:	bl	0 <_ZdlPv>
 288:	b	270 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x270>
 28c:	ldr	x19, [sp, #96]
 290:	cbnz	x19, 228 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x228>
 294:	b	230 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x230>
 298:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 29c:	mov	x8, xzr
 2a0:	mov	x9, xzr
 2a4:	movk	x10, #0xaaab
 2a8:	b	2c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2c8>
 2ac:	sub	x13, x11, x12
 2b0:	asr	x13, x13, #3
 2b4:	add	x9, x9, #0x1
 2b8:	mul	x13, x13, x10
 2bc:	cmp	x9, x13
 2c0:	add	x8, x8, #0x18
 2c4:	b.cs	204 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x204>  // b.hs, b.nlast
 2c8:	add	x14, x12, x8
 2cc:	ldrb	w13, [x14, #16]
 2d0:	cbz	w13, 2ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2ac>
 2d4:	ldr	x11, [x19]
 2d8:	ldr	x12, [x14]
 2dc:	add	x11, x11, x8
 2e0:	str	x12, [x11]
 2e4:	ldr	x12, [x14, #8]
 2e8:	strb	w13, [x11, #16]
 2ec:	str	x12, [x11, #8]
 2f0:	ldp	x12, x11, [x29, #-24]
 2f4:	b	2ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2ac>
 2f8:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 2fc:	add	x0, x0, #0x0
 300:	bl	0 <_ZSt20__throw_length_errorPKc>
 304:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_:

0000000000000000 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldrb	w8, [x0]
  1c:	mov	x23, x4
  20:	mov	x19, x3
  24:	mov	x21, x2
  28:	mov	x20, x1
  2c:	cbz	w8, b4 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xb4>
  30:	ldr	x1, [x0, #8]
  34:	add	x0, sp, #0x8
  38:	bl	0 <_ZNSt6localeC1ERKS_>
  3c:	add	x0, sp, #0x8
  40:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  44:	mov	x22, x0
  48:	add	x0, sp, #0x8
  4c:	bl	0 <_ZNSt6localeD1Ev>
  50:	sub	x8, x21, x20
  54:	sub	x9, x23, x19
  58:	cmp	x8, x9
  5c:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  60:	cmp	x20, x21
  64:	b.eq	e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>  // b.none
  68:	ldr	x8, [x22]
  6c:	ldrb	w1, [x20]
  70:	ldrb	w23, [x19]
  74:	mov	x0, x22
  78:	ldr	x8, [x8, #32]
  7c:	blr	x8
  80:	ldr	x8, [x22]
  84:	and	w24, w0, #0xff
  88:	mov	x0, x22
  8c:	mov	w1, w23
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	cmp	w24, w0, uxtb
  9c:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  a0:	add	x20, x20, #0x1
  a4:	cmp	x21, x20
  a8:	add	x19, x19, #0x1
  ac:	b.ne	68 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x68>  // b.any
  b0:	b	e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>
  b4:	sub	x2, x21, x20
  b8:	sub	x8, x23, x19
  bc:	cmp	x2, x8
  c0:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  c4:	cbz	x2, e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>
  c8:	mov	x0, x20
  cc:	mov	x1, x19
  d0:	bl	0 <bcmp>
  d4:	cmp	w0, #0x0
  d8:	cset	w0, eq  // eq = none
  dc:	b	ec <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xec>
  e0:	mov	w0, wzr
  e4:	b	ec <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xec>
  e8:	mov	w0, #0x1                   	// #1
  ec:	ldp	x20, x19, [sp, #64]
  f0:	ldp	x22, x21, [sp, #48]
  f4:	ldp	x24, x23, [sp, #32]
  f8:	ldp	x29, x30, [sp, #16]
  fc:	add	sp, sp, #0x50
 100:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	cmp	x1, x0
  1c:	b.eq	1c8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1c8>  // b.none
  20:	ldp	x22, x23, [x1]
  24:	ldr	x9, [x19, #16]
  28:	ldr	x8, [x19]
  2c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	sub	x0, x23, x22
  34:	movk	x10, #0xaaab
  38:	sub	x9, x9, x8
  3c:	asr	x11, x0, #3
  40:	asr	x9, x9, #3
  44:	mul	x21, x11, x10
  48:	mul	x9, x9, x10
  4c:	cmp	x21, x9
  50:	b.ls	80 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x80>  // b.plast
  54:	cbz	x0, 174 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x174>
  58:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  5c:	movk	x8, #0x5556
  60:	movk	x8, #0x555, lsl #48
  64:	cmp	x21, x8
  68:	b.cs	1e0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1e0>  // b.hs, b.nlast
  6c:	bl	0 <_Znwm>
  70:	mov	x20, x0
  74:	cmp	x22, x23
  78:	b.ne	180 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x180>  // b.any
  7c:	b	19c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x19c>
  80:	ldr	x9, [x19, #8]
  84:	sub	x11, x9, x8
  88:	asr	x12, x11, #3
  8c:	mul	x10, x12, x10
  90:	cmp	x10, x21
  94:	b.cs	128 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x128>  // b.hs, b.nlast
  98:	cmp	x11, #0x1
  9c:	b.lt	fc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xfc>  // b.tstop
  a0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x9, #0xaaab
  a8:	umulh	x9, x11, x9
  ac:	lsr	x9, x9, #4
  b0:	add	x9, x9, #0x1
  b4:	ldr	x10, [x22]
  b8:	sub	x9, x9, #0x1
  bc:	cmp	x9, #0x1
  c0:	str	x10, [x8]
  c4:	ldr	x10, [x22, #8]
  c8:	str	x10, [x8, #8]
  cc:	ldrb	w10, [x22, #16]
  d0:	add	x22, x22, #0x18
  d4:	strb	w10, [x8, #16]
  d8:	add	x8, x8, #0x18
  dc:	b.gt	b4 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xb4>
  e0:	ldp	x8, x9, [x19]
  e4:	ldp	x22, x23, [x1]
  e8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ec:	movk	x10, #0xaaab
  f0:	sub	x8, x9, x8
  f4:	asr	x8, x8, #3
  f8:	mul	x10, x8, x10
  fc:	mov	w8, #0x18                  	// #24
 100:	madd	x8, x10, x8, x22
 104:	cmp	x8, x23
 108:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>  // b.none
 10c:	ldr	x10, [x8, #16]
 110:	ldr	q0, [x8], #24
 114:	str	x10, [x9, #16]
 118:	cmp	x23, x8
 11c:	str	q0, [x9], #24
 120:	b.ne	10c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x10c>  // b.any
 124:	b	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>
 128:	cmp	x0, #0x1
 12c:	b.lt	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>  // b.tstop
 130:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 134:	movk	x9, #0xaaab
 138:	umulh	x9, x0, x9
 13c:	lsr	x9, x9, #4
 140:	add	x9, x9, #0x1
 144:	ldr	x10, [x22]
 148:	sub	x9, x9, #0x1
 14c:	cmp	x9, #0x1
 150:	str	x10, [x8]
 154:	ldr	x10, [x22, #8]
 158:	str	x10, [x8, #8]
 15c:	ldrb	w10, [x22, #16]
 160:	add	x22, x22, #0x18
 164:	strb	w10, [x8, #16]
 168:	add	x8, x8, #0x18
 16c:	b.gt	144 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x144>
 170:	b	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>
 174:	mov	x20, xzr
 178:	cmp	x22, x23
 17c:	b.eq	19c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x19c>  // b.none
 180:	mov	x8, x20
 184:	ldr	x9, [x22, #16]
 188:	ldr	q0, [x22], #24
 18c:	str	x9, [x8, #16]
 190:	cmp	x23, x22
 194:	str	q0, [x8], #24
 198:	b.ne	184 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x184>  // b.any
 19c:	ldr	x0, [x19]
 1a0:	cbz	x0, 1a8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1a8>
 1a4:	bl	0 <_ZdlPv>
 1a8:	mov	w8, #0x18                  	// #24
 1ac:	madd	x8, x21, x8, x20
 1b0:	str	x20, [x19]
 1b4:	str	x8, [x19, #16]
 1b8:	ldr	x8, [x19]
 1bc:	mov	w9, #0x18                  	// #24
 1c0:	madd	x8, x21, x9, x8
 1c4:	str	x8, [x19, #8]
 1c8:	mov	x0, x19
 1cc:	ldp	x20, x19, [sp, #48]
 1d0:	ldp	x22, x21, [sp, #32]
 1d4:	ldr	x23, [sp, #16]
 1d8:	ldp	x29, x30, [sp], #64
 1dc:	ret
 1e0:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldr	x8, [x0, #56]
  1c:	mov	w9, #0x30                  	// #48
  20:	mul	x9, x2, x9
  24:	ldr	x22, [x8, #56]
  28:	ldr	w9, [x22, x9]
  2c:	sub	w9, w9, #0x1
  30:	cmp	w9, #0xb
  34:	b.hi	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>  // b.pmore
  38:	adrp	x10, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  3c:	add	x10, x10, #0x0
  40:	adr	x11, 5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5c>
  44:	ldrb	w12, [x10, x9]
  48:	add	x11, x11, x12, lsl #2
  4c:	mov	x21, x2
  50:	mov	x19, x0
  54:	mov	w20, w1
  58:	br	x11
  5c:	ldr	w24, [x8, #24]
  60:	mov	w8, #0x30                  	// #48
  64:	madd	x8, x21, x8, x22
  68:	ldr	x2, [x8, #16]
  6c:	mov	x0, x19
  70:	mov	w1, w20
  74:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  78:	ldrb	w23, [x19, #116]
  7c:	tbnz	w24, #4, 2bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2bc>
  80:	mov	w8, #0x30                  	// #48
  84:	strb	wzr, [x19, #116]
  88:	madd	x8, x21, x8, x22
  8c:	ldr	x2, [x8, #8]
  90:	mov	x0, x19
  94:	mov	w1, w20
  98:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  9c:	ldrb	w8, [x19, #116]
  a0:	orr	w8, w8, w23
  a4:	strb	w8, [x19, #116]
  a8:	b	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
  ac:	ldr	x9, [x19, #24]
  b0:	tst	w20, #0xff
  b4:	b.eq	2c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2c4>  // b.none
  b8:	mov	w12, #0x1                   	// #1
  bc:	ldr	x10, [x19, #32]
  c0:	strb	w12, [x19, #116]
  c4:	subs	x11, x9, x10
  c8:	b.ne	2e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2e8>  // b.any
  cc:	b	2e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2e0>
  d0:	ldr	x8, [x19, #24]
  d4:	ldr	x9, [x19, #40]
  d8:	cmp	x8, x9
  dc:	b.ne	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>  // b.any
  e0:	ldrb	w8, [x19, #112]
  e4:	tbz	w8, #1, 190 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x190>
  e8:	b	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  f4:	mov	w8, #0x30                  	// #48
  f8:	madd	x8, x21, x8, x22
  fc:	ldrb	w8, [x8, #24]
 100:	b	180 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x180>
 104:	ldp	x8, x9, [x19, #24]
 108:	cmp	x8, x9
 10c:	b.ne	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>  // b.any
 110:	ldrb	w8, [x19, #112]
 114:	tst	w8, #0xffffff81
 118:	b.ne	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>  // b.any
 11c:	b	190 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x190>
 120:	mov	x0, x19
 124:	mov	w1, w20
 128:	mov	x2, x21
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x29, x30, [sp, #16]
 13c:	add	sp, sp, #0x50
 140:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 144:	mov	x0, x19
 148:	mov	w1, w20
 14c:	mov	x2, x21
 150:	ldp	x20, x19, [sp, #64]
 154:	ldp	x22, x21, [sp, #48]
 158:	ldp	x24, x23, [sp, #32]
 15c:	ldp	x29, x30, [sp, #16]
 160:	add	sp, sp, #0x50
 164:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 168:	mov	w8, #0x30                  	// #48
 16c:	madd	x23, x21, x8, x22
 170:	ldr	x1, [x23, #16]
 174:	mov	x0, x19
 178:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 17c:	ldrb	w8, [x23, #24]
 180:	eor	w8, w8, #0x1
 184:	and	w9, w0, #0x1
 188:	cmp	w8, w9
 18c:	b.ne	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>  // b.any
 190:	mov	w8, #0x30                  	// #48
 194:	madd	x8, x21, x8, x22
 198:	ldr	x2, [x8, #8]
 19c:	mov	x0, x19
 1a0:	mov	w1, w20
 1a4:	ldp	x20, x19, [sp, #64]
 1a8:	ldp	x22, x21, [sp, #48]
 1ac:	ldp	x24, x23, [sp, #32]
 1b0:	ldp	x29, x30, [sp, #16]
 1b4:	add	sp, sp, #0x50
 1b8:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1bc:	mov	w8, #0x30                  	// #48
 1c0:	madd	x8, x21, x8, x22
 1c4:	ldr	x9, [x8, #16]
 1c8:	ldr	x21, [x19]
 1cc:	ldr	x10, [x19, #24]
 1d0:	mov	w11, #0x18                  	// #24
 1d4:	mul	x22, x9, x11
 1d8:	ldr	x23, [x21, x22]
 1dc:	str	x10, [x21, x22]
 1e0:	ldr	x2, [x8, #8]
 1e4:	mov	x0, x19
 1e8:	mov	w1, w20
 1ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1f0:	str	x23, [x21, x22]
 1f4:	b	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
 1f8:	ldr	x8, [x19, #24]
 1fc:	ldr	x9, [x19, #40]
 200:	cmp	x8, x9
 204:	b.eq	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>  // b.none
 208:	ldrb	w8, [x8]
 20c:	mov	w9, #0x30                  	// #48
 210:	sturb	w8, [x29, #-4]
 214:	madd	x8, x21, x9, x22
 218:	ldr	x8, [x8, #32]
 21c:	cbz	x8, 350 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x350>
 220:	mov	w8, #0x30                  	// #48
 224:	madd	x8, x21, x8, x22
 228:	ldr	x9, [x8, #40]
 22c:	add	x0, x8, #0x10
 230:	sub	x1, x29, #0x4
 234:	blr	x9
 238:	tbz	w0, #0, 338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
 23c:	ldr	x8, [x19, #24]
 240:	mov	w9, #0x30                  	// #48
 244:	mov	x0, x19
 248:	mov	w1, w20
 24c:	add	x8, x8, #0x1
 250:	str	x8, [x19, #24]
 254:	madd	x8, x21, x9, x22
 258:	ldr	x2, [x8, #8]
 25c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 260:	ldr	x8, [x19, #24]
 264:	sub	x8, x8, #0x1
 268:	str	x8, [x19, #24]
 26c:	b	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
 270:	mov	w8, #0x30                  	// #48
 274:	madd	x8, x21, x8, x22
 278:	ldr	x9, [x19]
 27c:	ldr	x10, [x8, #16]
 280:	ldr	x12, [x19, #24]
 284:	mov	w11, #0x18                  	// #24
 288:	mov	w13, #0x1                   	// #1
 28c:	madd	x21, x10, x11, x9
 290:	ldp	x22, x23, [x21]
 294:	ldrb	w24, [x21, #16]
 298:	str	x12, [x21, #8]
 29c:	strb	w13, [x21, #16]
 2a0:	ldr	x2, [x8, #8]
 2a4:	mov	x0, x19
 2a8:	mov	w1, w20
 2ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2b0:	stp	x22, x23, [x21]
 2b4:	strb	w24, [x21, #16]
 2b8:	b	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
 2bc:	cbnz	w23, 338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
 2c0:	b	190 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x190>
 2c4:	ldr	x10, [x19, #40]
 2c8:	cmp	x9, x10
 2cc:	cset	w12, eq  // eq = none
 2d0:	ldr	x10, [x19, #32]
 2d4:	strb	w12, [x19, #116]
 2d8:	subs	x11, x9, x10
 2dc:	b.ne	2e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2e8>  // b.any
 2e0:	ldrb	w13, [x19, #112]
 2e4:	tbnz	w13, #5, 334 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x334>
 2e8:	cbz	w12, 338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>
 2ec:	ldrb	w8, [x8, #24]
 2f0:	tbnz	w8, #4, 314 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x314>
 2f4:	ldr	x8, [x19, #104]
 2f8:	cbz	x8, 308 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x308>
 2fc:	sub	x8, x8, x10
 300:	cmp	x8, x11
 304:	b.ge	338 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x338>  // b.tcont
 308:	ldr	x0, [x19, #64]
 30c:	str	x9, [x19, #104]
 310:	b	318 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x318>
 314:	ldr	x0, [x19, #64]
 318:	mov	x1, x19
 31c:	ldp	x20, x19, [sp, #64]
 320:	ldp	x22, x21, [sp, #48]
 324:	ldp	x24, x23, [sp, #32]
 328:	ldp	x29, x30, [sp, #16]
 32c:	add	sp, sp, #0x50
 330:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 334:	strb	wzr, [x19, #116]
 338:	ldp	x20, x19, [sp, #64]
 33c:	ldp	x22, x21, [sp, #48]
 340:	ldp	x24, x23, [sp, #32]
 344:	ldp	x29, x30, [sp, #16]
 348:	add	sp, sp, #0x50
 34c:	ret
 350:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #56]
  1c:	mov	x21, x2
  20:	mov	x19, x0
  24:	mov	w20, w1
  28:	ldr	x22, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x22
  34:	ldrb	w8, [x8, #24]
  38:	cbz	w8, c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0xc0>
  3c:	mov	w8, #0x30                  	// #48
  40:	madd	x8, x21, x8, x22
  44:	ldr	x2, [x8, #8]
  48:	mov	x0, x19
  4c:	mov	w1, w20
  50:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
  54:	ldrb	w8, [x19, #116]
  58:	cbnz	w8, 1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
  5c:	ldr	x8, [x19, #72]
  60:	ldr	x9, [x19, #56]
  64:	add	x24, x8, x21, lsl #4
  68:	mov	x22, x24
  6c:	ldr	x8, [x9, #56]
  70:	ldr	w23, [x22, #8]!
  74:	cbz	w23, 180 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x180>
  78:	ldr	x25, [x24]
  7c:	ldr	x9, [x19, #24]
  80:	cmp	x25, x9
  84:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x188>  // b.any
  88:	cmp	w23, #0x1
  8c:	b.gt	1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
  90:	add	w9, w23, #0x1
  94:	mov	w10, #0x30                  	// #48
  98:	str	w9, [x22]
  9c:	madd	x8, x21, x10, x8
  a0:	ldr	x2, [x8, #16]
  a4:	mov	x0, x19
  a8:	mov	w1, w20
  ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
  b0:	ldr	w8, [x22]
  b4:	sub	w8, w8, #0x1
  b8:	str	w8, [x22]
  bc:	b	1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
  c0:	ldr	x8, [x19, #72]
  c4:	add	x25, x8, x21, lsl #4
  c8:	mov	x23, x25
  cc:	ldr	w24, [x23, #8]!
  d0:	cbz	w24, 118 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x118>
  d4:	ldr	x26, [x25]
  d8:	ldr	x8, [x19, #24]
  dc:	cmp	x26, x8
  e0:	b.ne	120 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x120>  // b.any
  e4:	cmp	w24, #0x1
  e8:	b.gt	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x14c>
  ec:	add	w8, w24, #0x1
  f0:	mov	w9, #0x30                  	// #48
  f4:	str	w8, [x23]
  f8:	madd	x8, x21, x9, x22
  fc:	ldr	x2, [x8, #16]
 100:	mov	x0, x19
 104:	mov	w1, w20
 108:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 10c:	ldr	w8, [x23]
 110:	sub	w24, w8, #0x1
 114:	b	148 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x148>
 118:	ldr	x26, [x25]
 11c:	ldr	x8, [x19, #24]
 120:	str	x8, [x25]
 124:	mov	w8, #0x1                   	// #1
 128:	mov	w9, #0x30                  	// #48
 12c:	str	w8, [x23]
 130:	madd	x8, x21, x9, x22
 134:	ldr	x2, [x8, #16]
 138:	mov	x0, x19
 13c:	mov	w1, w20
 140:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 144:	str	x26, [x25]
 148:	str	w24, [x23]
 14c:	ldrb	w8, [x19, #116]
 150:	cbnz	w8, 1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
 154:	mov	w8, #0x30                  	// #48
 158:	madd	x8, x21, x8, x22
 15c:	ldr	x2, [x8, #8]
 160:	mov	x0, x19
 164:	mov	w1, w20
 168:	ldp	x20, x19, [sp, #64]
 16c:	ldp	x22, x21, [sp, #48]
 170:	ldp	x24, x23, [sp, #32]
 174:	ldp	x26, x25, [sp, #16]
 178:	ldp	x29, x30, [sp], #80
 17c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 180:	ldr	x25, [x24]
 184:	ldr	x9, [x19, #24]
 188:	str	x9, [x24]
 18c:	mov	w9, #0x1                   	// #1
 190:	mov	w10, #0x30                  	// #48
 194:	str	w9, [x22]
 198:	madd	x8, x21, x10, x8
 19c:	ldr	x2, [x8, #16]
 1a0:	mov	x0, x19
 1a4:	mov	w1, w20
 1a8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 1ac:	str	x25, [x24]
 1b0:	str	w23, [x22]
 1b4:	ldp	x20, x19, [sp, #64]
 1b8:	ldp	x22, x21, [sp, #48]
 1bc:	ldp	x24, x23, [sp, #32]
 1c0:	ldp	x26, x25, [sp, #16]
 1c4:	ldp	x29, x30, [sp], #80
 1c8:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #56]
  20:	ldr	x9, [x0]
  24:	mov	w10, #0x18                  	// #24
  28:	ldr	x23, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x23
  34:	ldr	x8, [x8, #16]
  38:	madd	x10, x8, x10, x9
  3c:	ldrb	w11, [x10, #16]
  40:	cbz	w11, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  44:	ldr	x3, [x0, #24]
  48:	ldr	x24, [x0, #40]
  4c:	mov	x20, x2
  50:	mov	x19, x0
  54:	mov	w21, w1
  58:	cmp	x24, x3
  5c:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x9c>  // b.none
  60:	mov	w11, #0x18                  	// #24
  64:	madd	x11, x8, x11, x9
  68:	ldr	x12, [x10]
  6c:	ldr	x11, [x11, #8]
  70:	subs	x12, x11, x12
  74:	add	x11, x3, x12
  78:	b.eq	a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xa8>  // b.none
  7c:	sub	x13, x24, #0x1
  80:	mov	x22, x3
  84:	cmp	x13, x22
  88:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb4>  // b.none
  8c:	subs	x12, x12, #0x1
  90:	add	x22, x22, #0x1
  94:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x84>  // b.any
  98:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xac>
  9c:	mov	x22, x3
  a0:	mov	x24, x3
  a4:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  a8:	mov	x22, x3
  ac:	mov	x24, x11
  b0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  b4:	mov	x22, x24
  b8:	ldr	x11, [x19, #48]
  bc:	mov	w13, #0x18                  	// #24
  c0:	madd	x8, x8, x13, x9
  c4:	mov	x0, sp
  c8:	ldr	x12, [x11, #16]
  cc:	ldrb	w11, [x11]
  d0:	mov	x4, x22
  d4:	add	x9, x12, #0x50
  d8:	and	w11, w11, #0x1
  dc:	strb	w11, [sp]
  e0:	str	x9, [sp, #8]
  e4:	ldr	x1, [x10]
  e8:	ldr	x2, [x8, #8]
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
  f0:	tbz	w0, #0, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  f4:	ldr	x25, [x19, #24]
  f8:	cmp	x25, x24
  fc:	b.eq	124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x124>  // b.none
 100:	mov	w8, #0x30                  	// #48
 104:	str	x22, [x19, #24]
 108:	madd	x8, x20, x8, x23
 10c:	ldr	x2, [x8, #8]
 110:	mov	x0, x19
 114:	mov	w1, w21
 118:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
 11c:	str	x25, [x19, #24]
 120:	b	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
 124:	mov	w8, #0x30                  	// #48
 128:	madd	x8, x20, x8, x23
 12c:	ldr	x2, [x8, #8]
 130:	mov	x0, x19
 134:	mov	w1, w21
 138:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldr	x25, [sp, #32]
 14c:	ldp	x29, x30, [sp, #16]
 150:	add	sp, sp, #0x60
 154:	ret

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0, #24]
  18:	mov	x19, x0
  1c:	cmp	x8, x9
  20:	b.ne	2c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x2c>  // b.any
  24:	ldrb	w10, [x19, #112]
  28:	tbnz	w10, #2, b0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xb0>
  2c:	ldr	x10, [x19, #40]
  30:	cmp	x8, x10
  34:	b.ne	40 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x40>  // b.any
  38:	ldrb	w10, [x19, #112]
  3c:	tbnz	w10, #3, b0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xb0>
  40:	adrp	x20, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  44:	ldr	x20, [x20]
  48:	cmp	x8, x9
  4c:	b.ne	58 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x58>  // b.any
  50:	ldrb	w9, [x19, #112]
  54:	tbz	w9, #7, fc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xfc>
  58:	ldr	x9, [x19, #48]
  5c:	ldurb	w23, [x8, #-1]
  60:	add	x2, x20, #0x1
  64:	mov	x1, x20
  68:	ldr	x9, [x9, #16]
  6c:	mov	w3, wzr
  70:	add	x21, x9, #0x50
  74:	mov	x0, x21
  78:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  7c:	mov	x22, x0
  80:	mov	x0, x21
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0, #48]
  8c:	ldrh	w8, [x8, x23, lsl #1]
  90:	tst	w22, w8
  94:	b.eq	b8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xb8>  // b.none
  98:	mov	w21, #0x1                   	// #1
  9c:	ldr	x8, [x19, #24]
  a0:	ldr	x9, [x19, #40]
  a4:	cmp	x8, x9
  a8:	b.ne	110 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x110>  // b.any
  ac:	b	15c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x15c>
  b0:	mov	w0, wzr
  b4:	b	168 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x168>
  b8:	tbz	w22, #16, fc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xfc>
  bc:	ldrb	w8, [x0, #56]
  c0:	mov	x21, x0
  c4:	cbz	w8, d8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xd8>
  c8:	ldrb	w0, [x21, #152]
  cc:	cmp	w23, w0, uxtb
  d0:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x98>  // b.none
  d4:	b	fc <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xfc>
  d8:	mov	x0, x21
  dc:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  e0:	ldr	x8, [x21]
  e4:	mov	w1, #0x5f                  	// #95
  e8:	mov	x0, x21
  ec:	ldr	x8, [x8, #48]
  f0:	blr	x8
  f4:	cmp	w23, w0, uxtb
  f8:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x98>  // b.none
  fc:	mov	w21, wzr
 100:	ldr	x8, [x19, #24]
 104:	ldr	x9, [x19, #40]
 108:	cmp	x8, x9
 10c:	b.eq	15c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x15c>  // b.none
 110:	ldr	x9, [x19, #48]
 114:	ldrb	w22, [x8]
 118:	add	x2, x20, #0x1
 11c:	mov	x1, x20
 120:	ldr	x9, [x9, #16]
 124:	mov	w3, wzr
 128:	add	x19, x9, #0x50
 12c:	mov	x0, x19
 130:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
 134:	mov	x20, x0
 138:	mov	x0, x19
 13c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 140:	ldr	x8, [x0, #48]
 144:	ldrh	w8, [x8, x22, lsl #1]
 148:	tst	w20, w8
 14c:	b.eq	158 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x158>  // b.none
 150:	mov	w8, #0x1                   	// #1
 154:	b	160 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x160>
 158:	tbnz	w20, #16, 17c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x17c>
 15c:	mov	w8, wzr
 160:	cmp	w21, w8
 164:	cset	w0, ne  // ne = any
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldp	x22, x21, [sp, #32]
 170:	ldr	x23, [sp, #16]
 174:	ldp	x29, x30, [sp], #64
 178:	ret
 17c:	ldrb	w8, [x0, #56]
 180:	mov	x19, x0
 184:	cbz	w8, 190 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x190>
 188:	ldrb	w0, [x19, #152]
 18c:	b	1ac <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x1ac>
 190:	mov	x0, x19
 194:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 198:	ldr	x8, [x19]
 19c:	mov	w1, #0x5f                  	// #95
 1a0:	mov	x0, x19
 1a4:	ldr	x8, [x8, #48]
 1a8:	blr	x8
 1ac:	cmp	w22, w0, uxtb
 1b0:	cset	w8, eq  // eq = none
 1b4:	b	160 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x160>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #144]
   8:	str	x23, [sp, #160]
   c:	stp	x22, x21, [sp, #176]
  10:	stp	x20, x19, [sp, #192]
  14:	add	x29, sp, #0x90
  18:	ldp	x8, x9, [x0]
  1c:	mov	x19, x0
  20:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x10, #0xaaab
  28:	subs	x0, x9, x8
  2c:	asr	x11, x0, #3
  30:	mov	x20, x1
  34:	mul	x21, x11, x10
  38:	stp	xzr, xzr, [x29, #-24]
  3c:	stur	xzr, [x29, #-8]
  40:	b.eq	60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x60>  // b.none
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x8, #0x5556
  4c:	movk	x8, #0x555, lsl #48
  50:	cmp	x21, x8
  54:	b.cs	29c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x29c>  // b.hs, b.nlast
  58:	bl	0 <_Znwm>
  5c:	ldp	x8, x9, [x19]
  60:	mov	w10, #0x18                  	// #24
  64:	madd	x10, x21, x10, x0
  68:	cmp	x8, x9
  6c:	stp	x0, x0, [x29, #-24]
  70:	stur	x10, [x29, #-8]
  74:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x90>  // b.none
  78:	ldr	x10, [x8, #16]
  7c:	ldr	q0, [x8], #24
  80:	str	x10, [x0, #16]
  84:	cmp	x9, x8
  88:	str	q0, [x0], #24
  8c:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x78>  // b.any
  90:	stur	x0, [x29, #-16]
  94:	ldr	x8, [x19, #24]
  98:	ldp	x9, x10, [x19, #40]
  9c:	movi	v0.2d, #0x0
  a0:	ldr	w21, [x19, #112]
  a4:	stp	q0, q0, [sp]
  a8:	stp	x8, x9, [sp, #32]
  ac:	str	x10, [sp, #48]
  b0:	ldr	x8, [x10, #16]
  b4:	sub	x9, x29, #0x18
  b8:	stp	x8, x9, [sp, #56]
  bc:	ldp	x8, x9, [x8, #56]
  c0:	sub	x23, x9, x8
  c4:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c8:	asr	x8, x23, #4
  cc:	movk	x9, #0xaaab
  d0:	mul	x22, x8, x9
  d4:	lsr	x8, x22, #59
  d8:	cbnz	x8, 290 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x290>
  dc:	mov	x8, sp
  e0:	add	x8, x8, #0x48
  e4:	stp	xzr, xzr, [x8]
  e8:	str	xzr, [x8, #16]
  ec:	cbz	x23, 11c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x11c>
  f0:	lsl	x0, x22, #4
  f4:	bl	0 <_Znwm>
  f8:	add	x8, x0, x22, lsl #4
  fc:	stp	x0, x0, [sp, #72]
 100:	str	x8, [sp, #88]
 104:	cbz	x23, 130 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x130>
 108:	cmp	x22, #0x2
 10c:	b.cs	138 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x138>  // b.hs, b.nlast
 110:	mov	x8, x0
 114:	mov	x9, x22
 118:	b	170 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x170>
 11c:	mov	x0, xzr
 120:	add	x8, x0, x22, lsl #4
 124:	stp	x0, x0, [sp, #72]
 128:	str	x8, [sp, #88]
 12c:	cbnz	x23, 108 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x108>
 130:	mov	x8, x0
 134:	b	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x184>
 138:	and	x10, x22, #0xfffffffffffffffe
 13c:	and	x9, x22, #0x1
 140:	add	x8, x0, x10, lsl #4
 144:	add	x11, x0, #0x10
 148:	mov	x12, x10
 14c:	stur	xzr, [x11, #-16]
 150:	str	xzr, [x11]
 154:	stur	wzr, [x11, #-8]
 158:	str	wzr, [x11, #8]
 15c:	subs	x12, x12, #0x2
 160:	add	x11, x11, #0x20
 164:	b.ne	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x14c>  // b.any
 168:	cmp	x22, x10
 16c:	b.eq	184 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x184>  // b.none
 170:	str	xzr, [x8]
 174:	str	wzr, [x8, #8]
 178:	subs	x9, x9, #0x1
 17c:	add	x8, x8, #0x10
 180:	b.ne	170 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x170>  // b.any
 184:	str	x8, [sp, #80]
 188:	ldr	x8, [sp, #32]
 18c:	ldr	x1, [sp, #64]
 190:	mov	w9, #0xfffffffa            	// #-6
 194:	tst	w21, #0x80
 198:	and	w9, w21, w9
 19c:	csel	w9, w21, w9, eq  // eq = none
 1a0:	mov	x0, sp
 1a4:	stp	x20, xzr, [sp, #96]
 1a8:	strb	wzr, [sp, #116]
 1ac:	str	w9, [sp, #112]
 1b0:	str	x8, [sp, #24]
 1b4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 1b8:	ldr	x2, [sp, #96]
 1bc:	mov	x0, sp
 1c0:	mov	w1, #0x1                   	// #1
 1c4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 1c8:	ldrb	w8, [sp, #116]
 1cc:	cbz	w8, 220 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x220>
 1d0:	ldp	x12, x11, [x29, #-24]
 1d4:	cmp	x11, x12
 1d8:	b.ne	230 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x230>  // b.any
 1dc:	mov	w19, #0x1                   	// #1
 1e0:	ldr	x0, [sp, #72]
 1e4:	cbz	x0, 1ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1ec>
 1e8:	bl	0 <_ZdlPv>
 1ec:	ldr	x0, [sp]
 1f0:	cbz	x0, 1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1f8>
 1f4:	bl	0 <_ZdlPv>
 1f8:	ldur	x0, [x29, #-24]
 1fc:	cbz	x0, 204 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x204>
 200:	bl	0 <_ZdlPv>
 204:	mov	w0, w19
 208:	ldp	x20, x19, [sp, #192]
 20c:	ldp	x22, x21, [sp, #176]
 210:	ldr	x23, [sp, #160]
 214:	ldp	x29, x30, [sp, #144]
 218:	add	sp, sp, #0xd0
 21c:	ret
 220:	mov	w19, wzr
 224:	ldr	x0, [sp, #72]
 228:	cbnz	x0, 1e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1e8>
 22c:	b	1ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1ec>
 230:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 234:	mov	x8, xzr
 238:	mov	x9, xzr
 23c:	movk	x10, #0xaaab
 240:	b	260 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x260>
 244:	sub	x13, x11, x12
 248:	asr	x13, x13, #3
 24c:	add	x9, x9, #0x1
 250:	mul	x13, x13, x10
 254:	cmp	x9, x13
 258:	add	x8, x8, #0x18
 25c:	b.cs	1dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1dc>  // b.hs, b.nlast
 260:	add	x14, x12, x8
 264:	ldrb	w13, [x14, #16]
 268:	cbz	w13, 244 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x244>
 26c:	ldr	x11, [x19]
 270:	ldr	x12, [x14]
 274:	add	x11, x11, x8
 278:	str	x12, [x11]
 27c:	ldr	x12, [x14, #8]
 280:	strb	w13, [x11, #16]
 284:	str	x12, [x11, #8]
 288:	ldp	x12, x11, [x29, #-24]
 28c:	b	244 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x244>
 290:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 294:	add	x0, x0, #0x0
 298:	bl	0 <_ZSt20__throw_length_errorPKc>
 29c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x26, x25, [sp, #160]
   c:	stp	x24, x23, [sp, #176]
  10:	stp	x22, x21, [sp, #192]
  14:	stp	x20, x19, [sp, #208]
  18:	add	x29, sp, #0x90
  1c:	ldr	x8, [x3, #16]
  20:	cbz	x8, 4d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d4>
  24:	str	x0, [x2, #24]
  28:	ldr	x10, [x3, #16]
  2c:	ldp	x9, x8, [x2]
  30:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	movk	x11, #0xaaab
  38:	ldr	w10, [x10, #40]
  3c:	sub	x12, x8, x9
  40:	asr	x12, x12, #3
  44:	mul	x11, x12, x11
  48:	add	w10, w10, #0x3
  4c:	mov	w22, w4
  50:	mov	x23, x3
  54:	mov	x20, x2
  58:	mov	x19, x1
  5c:	mov	x21, x0
  60:	subs	x1, x10, x11
  64:	b.ls	78 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x78>  // b.plast
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  70:	ldp	x9, x8, [x20]
  74:	b	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>
  78:	b.cs	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.hs, b.nlast
  7c:	mov	w11, #0x18                  	// #24
  80:	madd	x10, x10, x11, x9
  84:	cmp	x10, x8
  88:	b.eq	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.none
  8c:	mov	x8, x10
  90:	str	x10, [x20, #8]
  94:	cmp	x9, x8
  98:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  9c:	sub	x10, x8, x9
  a0:	sub	x10, x10, #0x18
  a4:	cmp	x10, #0x17
  a8:	b.hi	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>  // b.pmore
  ac:	mov	x10, x9
  b0:	b	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>
  b4:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b8:	movk	x11, #0xaaab
  bc:	umulh	x10, x10, x11
  c0:	lsr	x10, x10, #4
  c4:	add	x11, x10, #0x1
  c8:	mov	w13, #0x18                  	// #24
  cc:	and	x12, x11, #0x1ffffffffffffffe
  d0:	madd	x10, x12, x13, x9
  d4:	add	x9, x9, #0x28
  d8:	mov	x13, x12
  dc:	sturb	wzr, [x9, #-24]
  e0:	strb	wzr, [x9], #48
  e4:	subs	x13, x13, #0x2
  e8:	b.ne	dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xdc>  // b.any
  ec:	cmp	x11, x12
  f0:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  f4:	strb	wzr, [x10, #16]
  f8:	add	x10, x10, #0x18
  fc:	cmp	x8, x10
 100:	b.ne	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>  // b.any
 104:	ldrb	w8, [x23, #1]
 108:	tbnz	w8, #2, 184 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x184>
 10c:	movi	v0.2d, #0x0
 110:	stp	x21, x19, [sp, #32]
 114:	str	x23, [sp, #48]
 118:	stp	q0, q0, [sp]
 11c:	ldr	x23, [x23, #16]
 120:	stp	x23, x20, [sp, #56]
 124:	ldp	x9, x8, [x23, #56]
 128:	sub	x25, x8, x9
 12c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 130:	asr	x8, x25, #4
 134:	movk	x9, #0xaaab
 138:	mul	x24, x8, x9
 13c:	lsr	x8, x24, #59
 140:	cbnz	x8, 4f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4f4>
 144:	mov	x8, sp
 148:	add	x8, x8, #0x48
 14c:	stp	xzr, xzr, [x8]
 150:	str	xzr, [x8, #16]
 154:	cbz	x25, 1fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1fc>
 158:	lsl	x0, x24, #4
 15c:	bl	0 <_Znwm>
 160:	add	x8, x0, x24, lsl #4
 164:	stp	x0, x0, [sp, #72]
 168:	str	x8, [sp, #88]
 16c:	cbz	x25, 210 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x210>
 170:	cmp	x24, #0x2
 174:	b.cs	234 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x234>  // b.hs, b.nlast
 178:	mov	x8, x0
 17c:	mov	x9, x24
 180:	b	26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>
 184:	movi	v0.2d, #0x0
 188:	stp	x21, x19, [sp, #32]
 18c:	str	x23, [sp, #48]
 190:	stp	q0, q0, [sp]
 194:	ldr	x23, [x23, #16]
 198:	stp	x23, x20, [sp, #56]
 19c:	ldp	x9, x8, [x23, #56]
 1a0:	sub	x25, x8, x9
 1a4:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1a8:	asr	x8, x25, #4
 1ac:	movk	x9, #0xaaab
 1b0:	mul	x24, x8, x9
 1b4:	lsr	x8, x24, #59
 1b8:	cbnz	x8, 4f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4f4>
 1bc:	mov	x8, sp
 1c0:	add	x8, x8, #0x48
 1c4:	stp	xzr, xzr, [x8]
 1c8:	str	xzr, [x8, #16]
 1cc:	cbz	x25, 218 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x218>
 1d0:	lsl	x0, x24, #4
 1d4:	bl	0 <_Znwm>
 1d8:	add	x8, x0, x24, lsl #4
 1dc:	stp	x0, x0, [sp, #72]
 1e0:	str	x8, [sp, #88]
 1e4:	cbz	x25, 22c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x22c>
 1e8:	cmp	x24, #0x2
 1ec:	b.cs	334 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x334>  // b.hs, b.nlast
 1f0:	mov	x8, x0
 1f4:	mov	x9, x24
 1f8:	b	36c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x36c>
 1fc:	mov	x0, xzr
 200:	add	x8, x0, x24, lsl #4
 204:	stp	x0, x0, [sp, #72]
 208:	str	x8, [sp, #88]
 20c:	cbnz	x25, 170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>
 210:	mov	x9, x21
 214:	b	288 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x288>
 218:	mov	x0, xzr
 21c:	add	x8, x0, x24, lsl #4
 220:	stp	x0, x0, [sp, #72]
 224:	str	x8, [sp, #88]
 228:	cbnz	x25, 1e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e8>
 22c:	mov	x25, x21
 230:	b	388 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x388>
 234:	and	x10, x24, #0xfffffffffffffffe
 238:	and	x9, x24, #0x1
 23c:	add	x8, x0, x10, lsl #4
 240:	add	x11, x0, #0x10
 244:	mov	x12, x10
 248:	stur	xzr, [x11, #-16]
 24c:	str	xzr, [x11]
 250:	stur	wzr, [x11, #-8]
 254:	str	wzr, [x11, #8]
 258:	subs	x12, x12, #0x2
 25c:	add	x11, x11, #0x20
 260:	b.ne	248 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x248>  // b.any
 264:	cmp	x24, x10
 268:	b.eq	280 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x280>  // b.none
 26c:	str	xzr, [x8]
 270:	str	wzr, [x8, #8]
 274:	subs	x9, x9, #0x1
 278:	add	x8, x8, #0x10
 27c:	b.ne	26c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x26c>  // b.any
 280:	ldr	x9, [sp, #32]
 284:	mov	x0, x8
 288:	str	x0, [sp, #80]
 28c:	ldr	x10, [x23, #32]
 290:	mov	w8, #0xfffffffa            	// #-6
 294:	tst	w22, #0x80
 298:	and	w8, w22, w8
 29c:	csel	w8, w22, w8, eq  // eq = none
 2a0:	mov	x0, sp
 2a4:	mov	x1, x20
 2a8:	strb	wzr, [sp, #116]
 2ac:	str	w8, [sp, #112]
 2b0:	stp	x10, xzr, [sp, #96]
 2b4:	str	x9, [sp, #24]
 2b8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2bc:	ldr	x2, [sp, #96]
 2c0:	mov	x0, sp
 2c4:	mov	w1, wzr
 2c8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2cc:	ldr	x0, [sp, #72]
 2d0:	ldrb	w22, [sp, #116]
 2d4:	cbz	x0, 2dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2dc>
 2d8:	bl	0 <_ZdlPv>
 2dc:	ldr	x0, [sp]
 2e0:	cbz	x0, 2e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2e8>
 2e4:	bl	0 <_ZdlPv>
 2e8:	cbz	w22, 43c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x43c>
 2ec:	ldp	x9, x8, [x20]
 2f0:	cmp	x9, x8
 2f4:	b.ne	308 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x308>  // b.any
 2f8:	b	31c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x31c>
 2fc:	add	x9, x9, #0x18
 300:	cmp	x8, x9
 304:	b.eq	318 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x318>  // b.none
 308:	ldrb	w10, [x9, #16]
 30c:	cbnz	w10, 2fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2fc>
 310:	stp	x19, x19, [x9]
 314:	b	2fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2fc>
 318:	ldr	x8, [x20, #8]
 31c:	sturb	wzr, [x8, #-32]
 320:	stp	x21, x21, [x8, #-48]
 324:	sturb	wzr, [x8, #-8]
 328:	stp	x19, x19, [x8, #-24]
 32c:	mov	w0, #0x1                   	// #1
 330:	b	4d8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d8>
 334:	and	x10, x24, #0xfffffffffffffffe
 338:	and	x9, x24, #0x1
 33c:	add	x8, x0, x10, lsl #4
 340:	add	x11, x0, #0x10
 344:	mov	x12, x10
 348:	stur	xzr, [x11, #-16]
 34c:	str	xzr, [x11]
 350:	stur	wzr, [x11, #-8]
 354:	str	wzr, [x11, #8]
 358:	subs	x12, x12, #0x2
 35c:	add	x11, x11, #0x20
 360:	b.ne	348 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x348>  // b.any
 364:	cmp	x24, x10
 368:	b.eq	380 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x380>  // b.none
 36c:	str	xzr, [x8]
 370:	str	wzr, [x8, #8]
 374:	subs	x9, x9, #0x1
 378:	add	x8, x8, #0x10
 37c:	b.ne	36c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x36c>  // b.any
 380:	ldr	x25, [sp, #32]
 384:	mov	x0, x8
 388:	str	x0, [sp, #80]
 38c:	ldp	x10, x9, [x23, #56]
 390:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 394:	movk	x8, #0xaaab
 398:	ldr	x26, [x23, #32]
 39c:	sub	x9, x9, x10
 3a0:	asr	x9, x9, #4
 3a4:	mul	x23, x9, x8
 3a8:	mov	x0, x23
 3ac:	stp	xzr, xzr, [sp, #96]
 3b0:	str	xzr, [sp, #112]
 3b4:	bl	0 <_Znam>
 3b8:	mov	w1, wzr
 3bc:	mov	x2, x23
 3c0:	mov	x24, x0
 3c4:	bl	0 <memset>
 3c8:	mov	w8, #0xfffffffa            	// #-6
 3cc:	tst	w22, #0x80
 3d0:	and	w8, w22, w8
 3d4:	csel	w8, w22, w8, eq  // eq = none
 3d8:	mov	x0, sp
 3dc:	mov	w1, wzr
 3e0:	stp	x24, x26, [sp, #120]
 3e4:	str	w8, [sp, #136]
 3e8:	str	x25, [sp, #24]
 3ec:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 3f0:	ldr	x8, [sp, #120]
 3f4:	mov	w22, w0
 3f8:	cbz	x8, 404 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x404>
 3fc:	mov	x0, x8
 400:	bl	0 <_ZdaPv>
 404:	ldp	x23, x24, [sp, #96]
 408:	str	xzr, [sp, #120]
 40c:	cmp	x23, x24
 410:	b.ne	480 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x480>  // b.any
 414:	cbz	x23, 420 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x420>
 418:	mov	x0, x23
 41c:	bl	0 <_ZdlPv>
 420:	ldr	x0, [sp, #72]
 424:	cbz	x0, 42c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x42c>
 428:	bl	0 <_ZdlPv>
 42c:	ldr	x0, [sp]
 430:	cbz	x0, 438 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x438>
 434:	bl	0 <_ZdlPv>
 438:	tbnz	w22, #0, 2ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2ec>
 43c:	ldp	x8, x9, [x20]
 440:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 444:	movk	x12, #0xaaab
 448:	sub	x10, x9, x8
 44c:	asr	x11, x10, #3
 450:	mul	x11, x11, x12
 454:	cmp	x11, #0x2
 458:	b.hi	49c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x49c>  // b.pmore
 45c:	mov	w8, #0x3                   	// #3
 460:	sub	x1, x8, x11
 464:	mov	x0, x20
 468:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 46c:	ldp	x8, x9, [x20]
 470:	b	4bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4bc>
 474:	add	x23, x23, #0x20
 478:	cmp	x24, x23
 47c:	b.eq	490 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x490>  // b.none
 480:	ldr	x0, [x23, #8]
 484:	cbz	x0, 474 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x474>
 488:	bl	0 <_ZdlPv>
 48c:	b	474 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x474>
 490:	ldr	x23, [sp, #96]
 494:	cbnz	x23, 418 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x418>
 498:	b	420 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x420>
 49c:	cmp	x10, #0x48
 4a0:	b.eq	4bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4bc>  // b.none
 4a4:	add	x10, x8, #0x48
 4a8:	cmp	x10, x9
 4ac:	b.eq	4bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4bc>  // b.none
 4b0:	mov	x9, x10
 4b4:	str	x10, [x20, #8]
 4b8:	b	4c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c4>
 4bc:	cmp	x8, x9
 4c0:	b.eq	4d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4d4>  // b.none
 4c4:	strb	wzr, [x8, #16]
 4c8:	stp	x19, x19, [x8], #24
 4cc:	cmp	x9, x8
 4d0:	b.ne	4c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c4>  // b.any
 4d4:	mov	w0, wzr
 4d8:	ldp	x20, x19, [sp, #208]
 4dc:	ldp	x22, x21, [sp, #192]
 4e0:	ldp	x24, x23, [sp, #176]
 4e4:	ldp	x26, x25, [sp, #160]
 4e8:	ldp	x29, x30, [sp, #144]
 4ec:	add	sp, sp, #0xe0
 4f0:	ret
 4f4:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 4f8:	add	x0, x0, #0x0
 4fc:	bl	0 <_ZSt20__throw_length_errorPKc>

Filesystem.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #144]
   8:	str	x21, [sp, #160]
   c:	stp	x20, x19, [sp, #176]
  10:	add	x29, sp, #0x90
  14:	adrp	x8, 0 <_ZN3lld14threadsEnabledE>
  18:	ldr	x8, [x8]
  1c:	stp	x0, x1, [x29, #-16]
  20:	ldrb	w8, [x8]
  24:	cbz	w8, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  28:	mov	w19, #0x105                 	// #261
  2c:	sub	x20, x29, #0x10
  30:	sub	x0, x29, #0x40
  34:	mov	w1, wzr
  38:	sturh	w19, [x29, #-48]
  3c:	stp	x20, xzr, [x29, #-64]
  40:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
  44:	cbz	w0, 5c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x5c>
  48:	ldp	x20, x19, [sp, #176]
  4c:	ldr	x21, [sp, #160]
  50:	ldp	x29, x30, [sp, #144]
  54:	add	sp, sp, #0xc0
  58:	ret
  5c:	add	x0, sp, #0x20
  60:	add	x1, sp, #0x8
  64:	strh	w19, [sp, #48]
  68:	stp	x20, xzr, [sp, #32]
  6c:	bl	0 <_ZN4llvm3sys2fs15is_regular_fileERKNS_5TwineERb>
  70:	ldrb	w8, [sp, #8]
  74:	cbz	w8, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  78:	cbnz	w0, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  7c:	mov	w20, #0x105                 	// #261
  80:	sub	x21, x29, #0x10
  84:	sub	x0, x29, #0x40
  88:	add	x1, x29, #0x1c
  8c:	mov	w2, wzr
  90:	mov	x3, xzr
  94:	sturh	w20, [x29, #-48]
  98:	stp	x21, xzr, [x29, #-64]
  9c:	bl	0 <_ZN4llvm3sys2fs15openFileForReadERKNS_5TwineERiNS1_9OpenFlagsEPNS_15SmallVectorImplIcEE>
  a0:	mov	x19, x0
  a4:	sub	x0, x29, #0x40
  a8:	mov	w1, #0x1                   	// #1
  ac:	sturh	w20, [x29, #-48]
  b0:	stp	x21, xzr, [x29, #-64]
  b4:	sub	x20, x29, #0x40
  b8:	bl	0 <_ZN4llvm3sys2fs6removeERKNS_5TwineEb>
  bc:	cbnz	w19, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  c0:	movi	v0.2d, #0x0
  c4:	add	x0, sp, #0x20
  c8:	stur	xzr, [x29, #-32]
  cc:	stp	q0, q0, [x29, #-64]
  d0:	add	x19, sp, #0x20
  d4:	bl	0 <_ZNSt18condition_variableC1Ev>
  d8:	ldr	w21, [x29, #28]
  dc:	mov	w0, #0x28                  	// #40
  e0:	strb	wzr, [x29, #24]
  e4:	str	xzr, [sp, #24]
  e8:	bl	0 <_Znwm>
  ec:	adrp	x8, 0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
  f0:	add	x8, x8, #0x0
  f4:	add	x9, x29, #0x18
  f8:	str	w21, [x0, #8]
  fc:	stp	x9, x19, [x0, #24]
 100:	str	x8, [x0]
 104:	str	x20, [x0, #16]
 108:	str	x0, [sp, #8]
 10c:	adrp	x2, 0 <pthread_create>
 110:	ldr	x2, [x2]
 114:	add	x0, sp, #0x18
 118:	add	x1, sp, #0x8
 11c:	bl	0 <_ZNSt6thread15_M_start_threadESt10unique_ptrINS_6_StateESt14default_deleteIS1_EEPFvvE>
 120:	ldr	x0, [sp, #8]
 124:	cbz	x0, 134 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x134>
 128:	ldr	x8, [x0]
 12c:	ldr	x8, [x8, #8]
 130:	blr	x8
 134:	add	x0, sp, #0x18
 138:	bl	0 <_ZNSt6thread6detachEv>
 13c:	ldr	x8, [sp, #24]
 140:	cbnz	x8, 1b4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 144:	adrp	x19, 0 <__pthread_key_create>
 148:	ldr	x19, [x19]
 14c:	sub	x8, x29, #0x40
 150:	str	x8, [sp, #8]
 154:	strb	wzr, [sp, #16]
 158:	cbz	x19, 168 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x168>
 15c:	sub	x0, x29, #0x40
 160:	bl	0 <pthread_mutex_lock>
 164:	cbnz	w0, 1b8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b8>
 168:	ldrb	w8, [x29, #24]
 16c:	mov	w9, #0x1                   	// #1
 170:	strb	w9, [sp, #16]
 174:	cbnz	w8, 194 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x194>
 178:	add	x0, sp, #0x20
 17c:	add	x1, sp, #0x8
 180:	bl	0 <_ZNSt18condition_variable4waitERSt11unique_lockISt5mutexE>
 184:	ldrb	w8, [x29, #24]
 188:	cbz	w8, 178 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x178>
 18c:	ldrb	w8, [sp, #16]
 190:	cbz	w8, 1a8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a8>
 194:	ldr	x0, [sp, #8]
 198:	cbz	x0, 1a8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a8>
 19c:	cbz	x19, 1a4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a4>
 1a0:	bl	0 <pthread_mutex_unlock>
 1a4:	strb	wzr, [sp, #16]
 1a8:	add	x0, sp, #0x20
 1ac:	bl	0 <_ZNSt18condition_variableD1Ev>
 1b0:	b	48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
 1b4:	bl	0 <_ZSt9terminatev>
 1b8:	bl	0 <_ZSt20__throw_system_errori>

00000000000001bc <_ZN3lld13tryCreateFileEN4llvm9StringRefE>:
 1bc:	sub	sp, sp, #0x40
 1c0:	stp	x29, x30, [sp, #16]
 1c4:	str	x21, [sp, #32]
 1c8:	stp	x20, x19, [sp, #48]
 1cc:	add	x29, sp, #0x10
 1d0:	cmp	x1, #0x1
 1d4:	b.eq	1f0 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x34>  // b.none
 1d8:	cbnz	x1, 1fc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x40>
 1dc:	bl	0 <_ZNSt3_V215system_categoryEv>
 1e0:	mov	x19, x0
 1e4:	mov	x8, xzr
 1e8:	mov	x21, xzr
 1ec:	b	288 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xcc>
 1f0:	ldrb	w8, [x0]
 1f4:	cmp	w8, #0x2d
 1f8:	b.eq	1dc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x20>  // b.none
 1fc:	mov	x8, sp
 200:	mov	w2, #0x1                   	// #1
 204:	mov	w3, wzr
 208:	mov	w19, #0x1                   	// #1
 20c:	bl	0 <_ZN4llvm16FileOutputBuffer6createENS_9StringRefEmj>
 210:	ldrb	w8, [sp, #8]
 214:	and	w9, w8, #0xfffffffd
 218:	strb	w9, [sp, #8]
 21c:	tbz	w8, #0, 22c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x70>
 220:	ldr	x8, [sp]
 224:	str	xzr, [sp]
 228:	orr	x19, x8, #0x1
 22c:	add	x0, x29, #0x18
 230:	str	x19, [x29, #24]
 234:	bl	0 <_ZN4llvm16errorToErrorCodeENS_5ErrorE>
 238:	ldr	x8, [x29, #24]
 23c:	cbnz	x8, 2a4 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xe8>
 240:	ldrb	w8, [sp, #8]
 244:	tbnz	w8, #1, 2ac <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xf0>
 248:	mov	x20, x0
 24c:	mov	x19, x1
 250:	and	x21, x0, #0xffffffff00000000
 254:	tbnz	w8, #0, 26c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xb0>
 258:	ldr	x0, [sp]
 25c:	cbz	x0, 280 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc4>
 260:	ldr	x8, [x0]
 264:	ldr	x8, [x8, #40]
 268:	b	27c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc0>
 26c:	ldr	x0, [sp]
 270:	cbz	x0, 280 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc4>
 274:	ldr	x8, [x0]
 278:	ldr	x8, [x8, #8]
 27c:	blr	x8
 280:	and	x8, x20, #0xffffffff
 284:	str	xzr, [sp]
 288:	orr	x0, x21, x8
 28c:	mov	x1, x19
 290:	ldp	x20, x19, [sp, #48]
 294:	ldr	x21, [sp, #32]
 298:	ldp	x29, x30, [sp, #16]
 29c:	add	sp, sp, #0x40
 2a0:	ret
 2a4:	add	x0, x29, #0x18
 2a8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 2ac:	mov	x0, sp
 2b0:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>

00000000000002b4 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEED0Ev>:
 2b4:	stp	x29, x30, [sp, #-32]!
 2b8:	str	x19, [sp, #16]
 2bc:	mov	x29, sp
 2c0:	mov	x19, x0
 2c4:	bl	0 <_ZNSt6thread6_StateD2Ev>
 2c8:	mov	x0, x19
 2cc:	ldr	x19, [sp, #16]
 2d0:	ldp	x29, x30, [sp], #32
 2d4:	b	0 <_ZdlPv>

00000000000002d8 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv>:
 2d8:	stp	x29, x30, [sp, #-48]!
 2dc:	str	x21, [sp, #16]
 2e0:	stp	x20, x19, [sp, #32]
 2e4:	mov	x29, sp
 2e8:	adrp	x21, 0 <__pthread_key_create>
 2ec:	ldr	x21, [x21]
 2f0:	mov	x19, x0
 2f4:	cbz	x21, 32c <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x54>
 2f8:	ldr	x20, [x19, #16]
 2fc:	mov	x0, x20
 300:	bl	0 <pthread_mutex_lock>
 304:	cbnz	w0, 354 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x7c>
 308:	ldr	x8, [x19, #24]
 30c:	mov	w9, #0x1                   	// #1
 310:	strb	w9, [x8]
 314:	ldr	x0, [x19, #32]
 318:	bl	0 <_ZNSt18condition_variable10notify_allEv>
 31c:	cbz	x21, 340 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x68>
 320:	mov	x0, x20
 324:	bl	0 <pthread_mutex_unlock>
 328:	b	340 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x68>
 32c:	ldr	x8, [x19, #24]
 330:	mov	w9, #0x1                   	// #1
 334:	strb	w9, [x8]
 338:	ldr	x0, [x19, #32]
 33c:	bl	0 <_ZNSt18condition_variable10notify_allEv>
 340:	ldr	w0, [x19, #8]
 344:	ldp	x20, x19, [sp, #32]
 348:	ldr	x21, [sp, #16]
 34c:	ldp	x29, x30, [sp], #48
 350:	b	0 <close>
 354:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	ldp	x9, x8, [x0, #16]
  18:	sub	x9, x9, x8
  1c:	cmp	x9, #0x39
  20:	b.hi	38 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x38>  // b.pmore
  24:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  28:	add	x1, x1, #0x0
  2c:	mov	w2, #0x3a                  	// #58
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  34:	b	64 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x64>
  38:	adrp	x9, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  3c:	add	x9, x9, #0x0
  40:	ldur	q0, [x9, #42]
  44:	ldp	q2, q1, [x9, #16]
  48:	ldr	q3, [x9]
  4c:	stur	q0, [x8, #42]
  50:	stp	q2, q1, [x8, #16]
  54:	str	q3, [x8]
  58:	ldr	x8, [x0, #24]
  5c:	add	x8, x8, #0x3a
  60:	str	x8, [x0, #24]
  64:	ldrb	w20, [x19, #8]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldp	x9, x8, [x0, #16]
  70:	sub	x9, x9, x8
  74:	tbnz	w20, #0, 94 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x94>
  78:	cmp	x9, #0x82
  7c:	b.hi	d4 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0xd4>  // b.pmore
  80:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x83                  	// #131
  8c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  90:	bl	0 <abort>
  94:	cmp	x9, #0x26
  98:	b.hi	118 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x118>  // b.pmore
  9c:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x27                  	// #39
  a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  ac:	ldrb	w8, [x19, #8]
  b0:	tbz	w8, #0, 144 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x144>
  b4:	ldr	x19, [x19]
  b8:	bl	0 <_ZN4llvm4dbgsEv>
  bc:	ldr	x8, [x19]
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	ldr	x8, [x8, #16]
  cc:	blr	x8
  d0:	bl	0 <abort>
  d4:	adrp	x9, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  d8:	add	x9, x9, #0x0
  dc:	ldp	q1, q0, [x9, #32]
  e0:	ldp	q2, q3, [x9]
  e4:	stp	q1, q0, [x8, #32]
  e8:	ldp	q0, q1, [x9, #96]
  ec:	stp	q2, q3, [x8]
  f0:	ldp	q2, q3, [x9, #64]
  f4:	mov	w9, #0x2964                	// #10596
  f8:	movk	w9, #0xa2e, lsl #16
  fc:	stur	w9, [x8, #127]
 100:	stp	q0, q1, [x8, #96]
 104:	stp	q2, q3, [x8, #64]
 108:	ldr	x8, [x0, #24]
 10c:	add	x8, x8, #0x83
 110:	str	x8, [x0, #24]
 114:	bl	0 <abort>
 118:	adrp	x9, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 11c:	add	x9, x9, #0x0
 120:	ldur	x10, [x9, #31]
 124:	ldp	q1, q0, [x9]
 128:	stur	x10, [x8, #31]
 12c:	stp	q1, q0, [x8]
 130:	ldr	x8, [x0, #24]
 134:	add	x8, x8, #0x27
 138:	str	x8, [x0, #24]
 13c:	ldrb	w8, [x19, #8]
 140:	tbnz	w8, #0, b4 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0xb4>
 144:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 148:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 14c:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x281                 	// #641
 160:	bl	0 <__assert_fail>

Memory.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld9freeArenaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 70 <_ZN3lld9freeArenaEv+0x70>
  14:	ldr	x8, [x8]
  18:	ldp	x19, x20, [x8]
  1c:	cmp	x19, x20
  20:	b.eq	3c <_ZN3lld9freeArenaEv+0x3c>  // b.none
  24:	ldr	x0, [x19], #8
  28:	ldr	x8, [x0]
  2c:	ldr	x8, [x8, #16]
  30:	blr	x8
  34:	cmp	x20, x19
  38:	b.ne	24 <_ZN3lld9freeArenaEv+0x24>  // b.any
  3c:	adrp	x19, 0 <_ZN3lld9freeArenaEv>
  40:	ldr	x19, [x19]
  44:	ldr	w8, [x19, #72]
  48:	cbz	w8, 64 <_ZN3lld9freeArenaEv+0x64>
  4c:	ldr	x20, [x19, #64]
  50:	lsl	x21, x8, #4
  54:	ldr	x0, [x20], #16
  58:	bl	0 <free>
  5c:	subs	x21, x21, #0x10
  60:	b.ne	54 <_ZN3lld9freeArenaEv+0x54>  // b.any
  64:	ldr	w9, [x19, #24]
  68:	str	wzr, [x19, #72]
  6c:	cbz	w9, 94 <_ZN3lld9freeArenaEv+0x94>
  70:	ldr	x8, [x19, #16]
  74:	str	xzr, [x19, #80]
  78:	cmp	w9, #0x1
  7c:	ldr	x10, [x8]
  80:	add	x11, x10, #0x1, lsl #12
  84:	stp	x10, x11, [x19]
  88:	b.ne	a4 <_ZN3lld9freeArenaEv+0xa4>  // b.any
  8c:	mov	w9, #0x1                   	// #1
  90:	b	c8 <_ZN3lld9freeArenaEv+0xc8>
  94:	ldp	x20, x19, [sp, #32]
  98:	ldr	x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret
  a4:	add	x20, x8, #0x8
  a8:	lsl	x8, x9, #3
  ac:	sub	x21, x8, #0x8
  b0:	ldr	x0, [x20], #8
  b4:	bl	0 <free>
  b8:	subs	x21, x21, #0x8
  bc:	b.ne	b0 <_ZN3lld9freeArenaEv+0xb0>  // b.any
  c0:	ldr	x8, [x19, #16]
  c4:	ldr	w9, [x19, #24]
  c8:	add	x0, x19, #0x10
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldr	x21, [sp, #16]
  d4:	add	x1, x8, #0x8
  d8:	add	x2, x8, x9, lsl #3
  dc:	ldp	x29, x30, [sp], #48
  e0:	b	0 <_ZN3lld9freeArenaEv>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x0
  14:	ldr	x20, [x21, #16]!
  18:	mov	x19, x0
  1c:	ldr	w8, [x21, #8]
  20:	cbz	w8, 38 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x38>
  24:	lsl	x22, x8, #3
  28:	ldr	x0, [x20], #8
  2c:	bl	0 <free>
  30:	subs	x22, x22, #0x8
  34:	b.ne	28 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x28>  // b.any
  38:	ldr	w8, [x19, #72]
  3c:	ldr	x20, [x19, #64]
  40:	cbz	w8, 5c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x5c>
  44:	lsl	x22, x8, #4
  48:	ldr	x0, [x20], #16
  4c:	bl	0 <free>
  50:	subs	x22, x22, #0x10
  54:	b.ne	48 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x48>  // b.any
  58:	ldr	x20, [x19, #64]
  5c:	add	x8, x19, #0x50
  60:	cmp	x20, x8
  64:	b.eq	70 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x70>  // b.none
  68:	mov	x0, x20
  6c:	bl	0 <free>
  70:	ldr	x0, [x21], #16
  74:	cmp	x0, x21
  78:	b.eq	8c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x8c>  // b.none
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldp	x22, x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	b	0 <free>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x22, x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev+0xc>
   8:	b	0 <_ZdlPv>
   c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x9, [x0]
  14:	cmp	x9, x1
  18:	b.hi	88 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x88>  // b.pmore
  1c:	mov	x20, x1
  20:	cmp	x1, x2
  24:	b.hi	a8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xa8>  // b.pmore
  28:	ldr	w8, [x0, #8]
  2c:	mov	x19, x0
  30:	add	x8, x9, x8, lsl #3
  34:	subs	x8, x8, x2
  38:	b.cc	c8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xc8>  // b.lo, b.ul, b.last
  3c:	asr	x21, x8, #3
  40:	b.eq	58 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x58>  // b.none
  44:	mov	x0, x20
  48:	mov	x1, x2
  4c:	mov	x2, x8
  50:	bl	0 <memmove>
  54:	ldr	x9, [x19]
  58:	ldr	w10, [x19, #12]
  5c:	add	x8, x20, x21, lsl #3
  60:	sub	x8, x8, x9
  64:	cmp	x10, x8, asr #3
  68:	b.cc	e8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xe8>  // b.lo, b.ul, b.last
  6c:	lsr	x8, x8, #3
  70:	str	w8, [x19, #8]
  74:	mov	x0, x20
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldr	x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  8c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  90:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  94:	add	x0, x0, #0x0
  98:	add	x1, x1, #0x0
  9c:	add	x3, x3, #0x0
  a0:	mov	w2, #0x1c6                 	// #454
  a4:	bl	0 <__assert_fail>
  a8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  ac:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  b0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  b4:	add	x0, x0, #0x0
  b8:	add	x1, x1, #0x0
  bc:	add	x3, x3, #0x0
  c0:	mov	w2, #0x1c7                 	// #455
  c4:	bl	0 <__assert_fail>
  c8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  cc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d4:	add	x0, x0, #0x0
  d8:	add	x1, x1, #0x0
  dc:	add	x3, x3, #0x0
  e0:	mov	w2, #0x1c8                 	// #456
  e4:	bl	0 <__assert_fail>
  e8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  ec:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  f0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	bl	0 <__assert_fail>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_Memory.cpp>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x19, 0 <_GLOBAL__sub_I_Memory.cpp>
  10:	ldr	x19, [x19]
  14:	adrp	x8, 0 <_GLOBAL__sub_I_Memory.cpp>
  18:	ldr	d0, [x8]
  1c:	adrp	x20, 0 <__dso_handle>
  20:	add	x8, x19, #0x20
  24:	mov	x10, x19
  28:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  2c:	add	x20, x20, #0x0
  30:	mov	w9, #0x1                   	// #1
  34:	stp	xzr, xzr, [x19]
  38:	str	x8, [x19, #16]
  3c:	str	d0, [x19, #24]
  40:	str	xzr, [x10, #80]!
  44:	add	x0, x0, #0x0
  48:	mov	x1, x19
  4c:	mov	x2, x20
  50:	stp	x10, xzr, [x19, #64]
  54:	str	x9, [x19, #88]
  58:	bl	0 <__cxa_atexit>
  5c:	adrp	x8, 68 <_GLOBAL__sub_I_Memory.cpp+0x68>
  60:	adrp	x1, 70 <_GLOBAL__sub_I_Memory.cpp+0x70>
  64:	ldr	x8, [x8]
  68:	ldr	x1, [x1]
  6c:	mov	x2, x20
  70:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  74:	str	x19, [x8]
  78:	stp	xzr, xzr, [x1, #8]
  7c:	str	xzr, [x1]
  80:	ldp	x20, x19, [sp, #16]
  84:	add	x0, x0, #0x0
  88:	ldp	x29, x30, [sp], #32
  8c:	b	0 <__cxa_atexit>

Reproduce.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>:
   0:	sub	sp, sp, #0x1d0
   4:	str	d8, [sp, #400]
   8:	stp	x29, x30, [sp, #408]
   c:	str	x28, [sp, #424]
  10:	stp	x22, x21, [sp, #432]
  14:	stp	x20, x19, [sp, #448]
  18:	add	x29, sp, #0x190
  1c:	adrp	x9, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  20:	ldr	d8, [x9]
  24:	mov	x20, x1
  28:	mov	x19, x8
  2c:	sub	x8, x29, #0x90
  30:	mov	x21, x0
  34:	add	x1, x8, #0x10
  38:	cmp	x20, #0x81
  3c:	stur	x1, [x29, #-144]
  40:	stur	d8, [x29, #-136]
  44:	b.cc	58 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x58>  // b.lo, b.ul, b.last
  48:	sub	x0, x29, #0x90
  4c:	mov	w3, #0x1                   	// #1
  50:	mov	x2, x20
  54:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  58:	cbz	x20, 74 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x74>
  5c:	ldur	x8, [x29, #-144]
  60:	ldur	w9, [x29, #-136]
  64:	mov	x1, x21
  68:	mov	x2, x20
  6c:	add	x0, x8, x9
  70:	bl	0 <memcpy>
  74:	ldp	w8, w9, [x29, #-136]
  78:	add	x8, x20, x8
  7c:	cmp	x8, x9
  80:	b.hi	2b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2b8>  // b.pmore
  84:	sub	x0, x29, #0x90
  88:	stur	w8, [x29, #-136]
  8c:	bl	0 <_ZN4llvm3sys2fs13make_absoluteERNS_15SmallVectorImplIcEE>
  90:	cbz	w0, e0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xe0>
  94:	add	x0, x19, #0x10
  98:	str	x0, [x19]
  9c:	cbz	x21, 184 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x184>
  a0:	cmp	x20, #0x10
  a4:	str	x20, [sp, #112]
  a8:	b.cc	c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xc8>  // b.lo, b.ul, b.last
  ac:	add	x1, sp, #0x70
  b0:	mov	x0, x19
  b4:	mov	x2, xzr
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  bc:	ldr	x8, [sp, #112]
  c0:	str	x0, [x19]
  c4:	str	x8, [x19, #16]
  c8:	cbz	x20, 19c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x19c>
  cc:	cmp	x20, #0x1
  d0:	b.ne	190 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x190>  // b.any
  d4:	ldrb	w8, [x21]
  d8:	strb	w8, [x0]
  dc:	b	19c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x19c>
  e0:	sub	x0, x29, #0x90
  e4:	mov	w1, #0x1                   	// #1
  e8:	mov	w2, #0x2                   	// #2
  ec:	bl	0 <_ZN4llvm3sys4path11remove_dotsERNS_15SmallVectorImplIcEEbNS1_5StyleE>
  f0:	ldur	x0, [x29, #-144]
  f4:	ldur	w1, [x29, #-136]
  f8:	add	x8, sp, #0x70
  fc:	add	x20, x8, #0x10
 100:	mov	w2, #0x2                   	// #2
 104:	str	x20, [sp, #112]
 108:	str	d8, [sp, #120]
 10c:	bl	0 <_ZN4llvm3sys4path9root_nameENS_9StringRefENS1_5StyleE>
 110:	cbz	x1, 1c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1c8>
 114:	add	x8, x0, x1
 118:	ldurb	w8, [x8, #-1]
 11c:	mov	x21, x0
 120:	cmp	w8, #0x3a
 124:	b.ne	1b0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1b0>  // b.any
 128:	ldr	w8, [sp, #124]
 12c:	sub	x22, x1, #0x1
 130:	str	wzr, [sp, #120]
 134:	cmp	x22, x8
 138:	b.ls	150 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x150>  // b.plast
 13c:	add	x0, sp, #0x70
 140:	mov	w3, #0x1                   	// #1
 144:	mov	x1, x20
 148:	mov	x2, x22
 14c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 150:	cbz	x22, 16c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x16c>
 154:	ldr	x8, [sp, #112]
 158:	ldr	w9, [sp, #120]
 15c:	mov	x1, x21
 160:	add	x0, x8, x9
 164:	mov	x2, x22
 168:	bl	0 <memcpy>
 16c:	ldp	w8, w9, [sp, #120]
 170:	add	x8, x22, x8
 174:	cmp	x8, x9
 178:	b.hi	2b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2b8>  // b.pmore
 17c:	str	w8, [sp, #120]
 180:	b	1c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1c8>
 184:	str	xzr, [x19, #8]
 188:	strb	wzr, [x19, #16]
 18c:	b	244 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x244>
 190:	mov	x1, x21
 194:	mov	x2, x20
 198:	bl	0 <memcpy>
 19c:	ldr	x8, [sp, #112]
 1a0:	ldr	x9, [x19]
 1a4:	str	x8, [x19, #8]
 1a8:	strb	wzr, [x9, x8]
 1ac:	b	244 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x244>
 1b0:	subs	x22, x1, #0x2
 1b4:	b.cc	1c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1c8>  // b.lo, b.ul, b.last
 1b8:	ldrh	w8, [x21]
 1bc:	mov	w9, #0x2f2f                	// #12079
 1c0:	cmp	w8, w9
 1c4:	b.eq	278 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x278>  // b.none
 1c8:	ldur	x0, [x29, #-144]
 1cc:	ldur	w1, [x29, #-136]
 1d0:	mov	w2, #0x2                   	// #2
 1d4:	bl	0 <_ZN4llvm3sys4path13relative_pathENS_9StringRefENS1_5StyleE>
 1d8:	mov	w8, #0x105                 	// #261
 1dc:	stp	x0, x1, [sp, #72]
 1e0:	add	x9, sp, #0x48
 1e4:	strh	w8, [sp, #104]
 1e8:	mov	w8, #0x101                 	// #257
 1ec:	add	x0, sp, #0x70
 1f0:	add	x1, sp, #0x58
 1f4:	add	x2, sp, #0x30
 1f8:	add	x3, sp, #0x18
 1fc:	mov	x4, sp
 200:	stp	xzr, xzr, [sp, #48]
 204:	stp	xzr, xzr, [sp, #24]
 208:	stp	xzr, xzr, [sp]
 20c:	stp	x9, xzr, [sp, #88]
 210:	strh	w8, [sp, #64]
 214:	strh	w8, [sp, #40]
 218:	strh	w8, [sp, #16]
 21c:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 220:	ldr	x0, [sp, #112]
 224:	ldr	w1, [sp, #120]
 228:	mov	w2, #0x2                   	// #2
 22c:	mov	x8, x19
 230:	bl	0 <_ZN4llvm3sys4path16convert_to_slashB5cxx11ENS_9StringRefENS1_5StyleE>
 234:	ldr	x0, [sp, #112]
 238:	cmp	x0, x20
 23c:	b.eq	244 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x244>  // b.none
 240:	bl	0 <free>
 244:	ldur	x0, [x29, #-144]
 248:	sub	x8, x29, #0x90
 24c:	add	x8, x8, #0x10
 250:	cmp	x0, x8
 254:	b.eq	25c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x25c>  // b.none
 258:	bl	0 <free>
 25c:	ldp	x20, x19, [sp, #448]
 260:	ldp	x22, x21, [sp, #432]
 264:	ldr	x28, [sp, #424]
 268:	ldp	x29, x30, [sp, #408]
 26c:	ldr	d8, [sp, #400]
 270:	add	sp, sp, #0x1d0
 274:	ret
 278:	ldr	w8, [sp, #124]
 27c:	str	wzr, [sp, #120]
 280:	cmp	x22, x8
 284:	b.ls	2a0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2a0>  // b.plast
 288:	add	x0, sp, #0x70
 28c:	mov	w3, #0x1                   	// #1
 290:	mov	x1, x20
 294:	mov	x2, x22
 298:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 29c:	b	2a8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2a8>
 2a0:	cmp	x1, #0x3
 2a4:	b.cc	16c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x16c>  // b.lo, b.ul, b.last
 2a8:	ldr	x8, [sp, #112]
 2ac:	ldr	w9, [sp, #120]
 2b0:	add	x1, x21, #0x2
 2b4:	b	160 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x160>
 2b8:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2bc:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2c0:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2c4:	add	x0, x0, #0x0
 2c8:	add	x1, x1, #0x0
 2cc:	add	x3, x3, #0x0
 2d0:	mov	w2, #0x43                  	// #67
 2d4:	bl	0 <__assert_fail>

00000000000002d8 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>:
 2d8:	sub	sp, sp, #0x70
 2dc:	stp	x29, x30, [sp, #64]
 2e0:	str	x21, [sp, #80]
 2e4:	stp	x20, x19, [sp, #96]
 2e8:	add	x29, sp, #0x40
 2ec:	mov	x20, x1
 2f0:	mov	x21, x0
 2f4:	mov	x19, x8
 2f8:	stp	x0, x1, [x29, #-16]
 2fc:	cbz	x1, 358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x80>
 300:	mov	w1, #0x20                  	// #32
 304:	mov	x0, x21
 308:	mov	x2, x20
 30c:	bl	0 <memchr>
 310:	cbz	x0, 358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x80>
 314:	sub	x8, x0, x21
 318:	cmn	x8, #0x1
 31c:	b.eq	358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x80>  // b.none
 320:	mov	w8, #0x503                 	// #1283
 324:	adrp	x9, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 328:	add	x9, x9, #0x0
 32c:	sub	x10, x29, #0x10
 330:	mov	x11, sp
 334:	mov	w12, #0x302                 	// #770
 338:	strh	w8, [sp, #16]
 33c:	add	x0, sp, #0x18
 340:	mov	x8, x19
 344:	stp	x9, x10, [sp]
 348:	stp	x11, x9, [sp, #24]
 34c:	strh	w12, [sp, #40]
 350:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 354:	b	3cc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xf4>
 358:	add	x0, x19, #0x10
 35c:	str	x0, [x19]
 360:	cbz	x21, 3a4 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xcc>
 364:	cmp	x20, #0x10
 368:	str	x20, [sp, #24]
 36c:	b.cc	38c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xb4>  // b.lo, b.ul, b.last
 370:	add	x1, sp, #0x18
 374:	mov	x0, x19
 378:	mov	x2, xzr
 37c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 380:	ldr	x8, [sp, #24]
 384:	str	x0, [x19]
 388:	str	x8, [x19, #16]
 38c:	cbz	x20, 3bc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xe4>
 390:	cmp	x20, #0x1
 394:	b.ne	3b0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xd8>  // b.any
 398:	ldrb	w8, [x21]
 39c:	strb	w8, [x0]
 3a0:	b	3bc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xe4>
 3a4:	str	xzr, [x19, #8]
 3a8:	strb	wzr, [x19, #16]
 3ac:	b	3cc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xf4>
 3b0:	mov	x1, x21
 3b4:	mov	x2, x20
 3b8:	bl	0 <memcpy>
 3bc:	ldr	x8, [sp, #24]
 3c0:	ldr	x9, [x19]
 3c4:	str	x8, [x19, #8]
 3c8:	strb	wzr, [x9, x8]
 3cc:	ldp	x20, x19, [sp, #96]
 3d0:	ldr	x21, [sp, #80]
 3d4:	ldp	x29, x30, [sp, #64]
 3d8:	add	sp, sp, #0x70
 3dc:	ret

00000000000003e0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE>:
 3e0:	sub	sp, sp, #0xa0
 3e4:	stp	x29, x30, [sp, #96]
 3e8:	str	x23, [sp, #112]
 3ec:	stp	x22, x21, [sp, #128]
 3f0:	stp	x20, x19, [sp, #144]
 3f4:	add	x29, sp, #0x60
 3f8:	ldp	x21, x22, [x0, #24]
 3fc:	mov	x19, x8
 400:	sub	x8, x29, #0x20
 404:	mov	x20, x0
 408:	add	x23, x8, #0x10
 40c:	stur	x23, [x29, #-32]
 410:	cbz	x21, 458 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x78>
 414:	cmp	x22, #0x10
 418:	mov	x0, x23
 41c:	str	x22, [sp, #32]
 420:	b.cc	440 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x60>  // b.lo, b.ul, b.last
 424:	sub	x0, x29, #0x20
 428:	add	x1, sp, #0x20
 42c:	mov	x2, xzr
 430:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 434:	ldr	x8, [sp, #32]
 438:	stur	x0, [x29, #-32]
 43c:	stur	x8, [x29, #-16]
 440:	cbz	x22, 498 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xb8>
 444:	cmp	x22, #0x1
 448:	b.ne	48c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xac>  // b.any
 44c:	ldrb	w8, [x21]
 450:	strb	w8, [x0]
 454:	b	498 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xb8>
 458:	stur	xzr, [x29, #-24]
 45c:	sturb	wzr, [x29, #-16]
 460:	ldr	w8, [x20, #56]
 464:	cbnz	w8, 4b0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xd0>
 468:	ldur	x8, [x29, #-32]
 46c:	add	x9, x19, #0x10
 470:	str	x9, [x19]
 474:	cmp	x8, x23
 478:	b.eq	5c8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1e8>  // b.none
 47c:	ldur	x9, [x29, #-16]
 480:	str	x8, [x19]
 484:	str	x9, [x19, #16]
 488:	b	5d0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1f0>
 48c:	mov	x1, x21
 490:	mov	x2, x22
 494:	bl	0 <memcpy>
 498:	ldr	x8, [sp, #32]
 49c:	ldur	x9, [x29, #-32]
 4a0:	stur	x8, [x29, #-24]
 4a4:	strb	wzr, [x9, x8]
 4a8:	ldr	w8, [x20, #56]
 4ac:	cbz	w8, 468 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x88>
 4b0:	ldr	x8, [x20, #48]
 4b4:	ldr	x21, [x8]
 4b8:	cbz	x21, 4cc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xec>
 4bc:	mov	x0, x21
 4c0:	bl	0 <strlen>
 4c4:	mov	x1, x0
 4c8:	b	4d0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xf0>
 4cc:	mov	x1, xzr
 4d0:	add	x8, sp, #0x20
 4d4:	mov	x0, x21
 4d8:	bl	2d8 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 4dc:	ldr	x8, [x20]
 4e0:	ldrh	w9, [x8, #38]
 4e4:	tbnz	w9, #2, 558 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x178>
 4e8:	tbnz	w9, #3, 510 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x130>
 4ec:	cbz	x8, 704 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x324>
 4f0:	ldrb	w8, [x8, #36]
 4f4:	cmp	w8, #0xc
 4f8:	b.hi	724 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x344>  // b.pmore
 4fc:	mov	w9, #0x1                   	// #1
 500:	lsl	w8, w9, w8
 504:	mov	w9, #0xfef                 	// #4079
 508:	tst	w8, w9
 50c:	b.eq	558 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x178>  // b.none
 510:	ldp	x20, x21, [x29, #-32]
 514:	mov	x8, sp
 518:	add	x22, x8, #0x10
 51c:	str	x22, [sp]
 520:	cbnz	x20, 528 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x148>
 524:	cbnz	x21, 6ec <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x30c>
 528:	cmp	x21, #0x10
 52c:	str	x21, [x29, #24]
 530:	b.cc	5ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1cc>  // b.lo, b.ul, b.last
 534:	mov	x0, sp
 538:	add	x1, x29, #0x18
 53c:	mov	x2, xzr
 540:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 544:	ldr	x8, [x29, #24]
 548:	str	x0, [sp]
 54c:	str	x8, [sp, #16]
 550:	cbnz	x21, 5b4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1d4>
 554:	b	61c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x23c>
 558:	ldp	x20, x21, [x29, #-32]
 55c:	add	x0, x19, #0x10
 560:	str	x0, [x19]
 564:	cbnz	x20, 56c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x18c>
 568:	cbnz	x21, 6ec <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x30c>
 56c:	cmp	x21, #0x10
 570:	str	x21, [sp]
 574:	b.cc	594 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1b4>  // b.lo, b.ul, b.last
 578:	mov	x1, sp
 57c:	mov	x0, x19
 580:	mov	x2, xzr
 584:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 588:	ldr	x8, [sp]
 58c:	str	x0, [x19]
 590:	str	x8, [x19, #16]
 594:	cbz	x21, 5f0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x210>
 598:	cmp	x21, #0x1
 59c:	b.ne	5e4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x204>  // b.any
 5a0:	ldrb	w8, [x20]
 5a4:	strb	w8, [x0]
 5a8:	b	5f0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x210>
 5ac:	mov	x0, x22
 5b0:	cbz	x21, 61c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x23c>
 5b4:	cmp	x21, #0x1
 5b8:	b.ne	610 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x230>  // b.any
 5bc:	ldrb	w8, [x20]
 5c0:	strb	w8, [x0]
 5c4:	b	61c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x23c>
 5c8:	ldr	q0, [x23]
 5cc:	str	q0, [x9]
 5d0:	ldur	x8, [x29, #-24]
 5d4:	stp	x23, xzr, [x29, #-32]
 5d8:	sturb	wzr, [x29, #-16]
 5dc:	str	x8, [x19, #8]
 5e0:	b	6d4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2f4>
 5e4:	mov	x1, x20
 5e8:	mov	x2, x21
 5ec:	bl	0 <memcpy>
 5f0:	ldr	x8, [sp]
 5f4:	ldr	x9, [x19]
 5f8:	mov	x0, x19
 5fc:	str	x8, [x19, #8]
 600:	strb	wzr, [x9, x8]
 604:	ldp	x1, x2, [sp, #32]
 608:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 60c:	b	6ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2cc>
 610:	mov	x1, x20
 614:	mov	x2, x21
 618:	bl	0 <memcpy>
 61c:	ldr	x8, [x29, #24]
 620:	ldr	x9, [sp]
 624:	str	x8, [sp, #8]
 628:	strb	wzr, [x9, x8]
 62c:	ldr	x8, [sp, #8]
 630:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
 634:	cmp	x8, x9
 638:	b.eq	6f8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x318>  // b.none
 63c:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 640:	add	x1, x1, #0x0
 644:	mov	x0, sp
 648:	mov	w2, #0x1                   	// #1
 64c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 650:	ldp	x1, x2, [sp, #32]
 654:	mov	x0, sp
 658:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 65c:	add	x9, x19, #0x10
 660:	str	x9, [x19]
 664:	mov	x8, x0
 668:	ldr	x10, [x8], #16
 66c:	cmp	x10, x8
 670:	b.eq	684 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2a4>  // b.none
 674:	str	x10, [x19]
 678:	ldr	x9, [x0, #16]
 67c:	str	x9, [x19, #16]
 680:	b	68c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2ac>
 684:	ldr	q0, [x10]
 688:	str	q0, [x9]
 68c:	ldr	x9, [x0, #8]
 690:	str	x9, [x19, #8]
 694:	stp	x8, xzr, [x0]
 698:	strb	wzr, [x0, #16]
 69c:	ldr	x0, [sp]
 6a0:	cmp	x0, x22
 6a4:	b.eq	6ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2cc>  // b.none
 6a8:	bl	0 <_ZdlPv>
 6ac:	ldr	x0, [sp, #32]
 6b0:	add	x8, sp, #0x20
 6b4:	add	x8, x8, #0x10
 6b8:	cmp	x0, x8
 6bc:	b.eq	6c4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2e4>  // b.none
 6c0:	bl	0 <_ZdlPv>
 6c4:	ldur	x0, [x29, #-32]
 6c8:	cmp	x0, x23
 6cc:	b.eq	6d4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2f4>  // b.none
 6d0:	bl	0 <_ZdlPv>
 6d4:	ldp	x20, x19, [sp, #144]
 6d8:	ldp	x22, x21, [sp, #128]
 6dc:	ldr	x23, [sp, #112]
 6e0:	ldp	x29, x30, [sp, #96]
 6e4:	add	sp, sp, #0xa0
 6e8:	ret
 6ec:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 6f0:	add	x0, x0, #0x0
 6f4:	bl	0 <_ZSt19__throw_logic_errorPKc>
 6f8:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 6fc:	add	x0, x0, #0x0
 700:	bl	0 <_ZSt20__throw_length_errorPKc>
 704:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 708:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 70c:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 710:	add	x0, x0, #0x0
 714:	add	x1, x1, #0x0
 718:	add	x3, x3, #0x0
 71c:	mov	w2, #0x5d                  	// #93
 720:	bl	0 <__assert_fail>
 724:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 728:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 72c:	add	x0, x0, #0x0
 730:	add	x1, x1, #0x0
 734:	mov	w2, #0xa6                  	// #166
 738:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Strings.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	cmp	x1, #0x2
  20:	mov	x19, x8
  24:	b.cc	38 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x38>  // b.lo, b.ul, b.last
  28:	ldrh	w8, [x21]
  2c:	mov	w9, #0x5a5f                	// #23135
  30:	cmp	w8, w9
  34:	b.eq	90 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x90>  // b.none
  38:	add	x0, x19, #0x10
  3c:	str	x0, [x19]
  40:	cbz	x21, 84 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x84>
  44:	cmp	x20, #0x10
  48:	str	x20, [sp, #8]
  4c:	b.cc	6c <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x6c>  // b.lo, b.ul, b.last
  50:	add	x1, sp, #0x8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [x19]
  68:	str	x8, [x19, #16]
  6c:	cbz	x20, d8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xd8>
  70:	cmp	x20, #0x1
  74:	b.ne	cc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xcc>  // b.any
  78:	ldrb	w8, [x21]
  7c:	strb	w8, [x0]
  80:	b	d8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xd8>
  84:	str	xzr, [x19, #8]
  88:	strb	wzr, [x19, #16]
  8c:	b	e8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xe8>
  90:	add	x8, sp, #0x8
  94:	add	x22, x8, #0x10
  98:	str	x22, [sp, #8]
  9c:	cbz	x21, fc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xfc>
  a0:	cmp	x20, #0x10
  a4:	stur	x20, [x29, #-8]
  a8:	b.cc	108 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x108>  // b.lo, b.ul, b.last
  ac:	add	x0, sp, #0x8
  b0:	sub	x1, x29, #0x8
  b4:	mov	x2, xzr
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  bc:	ldur	x8, [x29, #-8]
  c0:	str	x0, [sp, #8]
  c4:	str	x8, [sp, #24]
  c8:	b	10c <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x10c>
  cc:	mov	x1, x21
  d0:	mov	x2, x20
  d4:	bl	0 <memcpy>
  d8:	ldr	x8, [sp, #8]
  dc:	ldr	x9, [x19]
  e0:	str	x8, [x19, #8]
  e4:	strb	wzr, [x9, x8]
  e8:	ldp	x20, x19, [sp, #80]
  ec:	ldp	x22, x21, [sp, #64]
  f0:	ldp	x29, x30, [sp, #48]
  f4:	add	sp, sp, #0x60
  f8:	ret
  fc:	str	xzr, [sp, #16]
 100:	strb	wzr, [sp, #24]
 104:	b	128 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x128>
 108:	mov	x0, x22
 10c:	mov	x1, x21
 110:	mov	x2, x20
 114:	bl	0 <memcpy>
 118:	ldur	x8, [x29, #-8]
 11c:	ldr	x9, [sp, #8]
 120:	str	x8, [sp, #16]
 124:	strb	wzr, [x9, x8]
 128:	add	x0, sp, #0x8
 12c:	mov	x8, x19
 130:	bl	0 <_ZN4llvm8demangleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 134:	ldr	x0, [sp, #8]
 138:	cmp	x0, x22
 13c:	b.eq	e8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xe8>  // b.none
 140:	bl	0 <_ZdlPv>
 144:	b	e8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xe8>

0000000000000148 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE>:
 148:	sub	sp, sp, #0x110
 14c:	stp	x29, x30, [sp, #176]
 150:	stp	x28, x27, [sp, #192]
 154:	stp	x26, x25, [sp, #208]
 158:	stp	x24, x23, [sp, #224]
 15c:	stp	x22, x21, [sp, #240]
 160:	stp	x20, x19, [sp, #256]
 164:	add	x29, sp, #0xb0
 168:	stp	xzr, xzr, [x0]
 16c:	str	xzr, [x0, #16]
 170:	cbz	x2, 2e4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x19c>
 174:	add	x23, sp, #0x10
 178:	add	x8, sp, #0x48
 17c:	mov	x19, x1
 180:	mov	x20, x0
 184:	add	x22, x1, x2, lsl #4
 188:	add	x24, x23, #0x10
 18c:	add	x25, x8, #0x18
 190:	mov	w26, #0x104                 	// #260
 194:	b	1a8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x60>
 198:	str	xzr, [sp, #72]
 19c:	add	x19, x19, #0x10
 1a0:	cmp	x19, x22
 1a4:	b.eq	2e4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x19c>  // b.none
 1a8:	ldp	x0, x1, [x19]
 1ac:	add	x8, sp, #0x48
 1b0:	bl	0 <_ZN4llvm11GlobPattern6createENS_9StringRefE>
 1b4:	ldrb	w10, [sp, #168]
 1b8:	ubfiz	w9, w10, #1, #1
 1bc:	and	w8, w10, #0xfffffffd
 1c0:	orr	w11, w9, w8
 1c4:	strb	w11, [sp, #168]
 1c8:	tbnz	w10, #0, 224 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0xdc>
 1cc:	cbnz	w9, 2dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x194>
 1d0:	ldp	x21, x8, [x20, #8]
 1d4:	cmp	x21, x8
 1d8:	b.eq	2c4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x17c>  // b.none
 1dc:	add	x1, sp, #0x48
 1e0:	mov	x0, x21
 1e4:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 1e8:	ldr	q0, [x25]
 1ec:	stur	q0, [x21, #24]
 1f0:	ldr	x8, [x25, #64]
 1f4:	ldp	q1, q0, [x25, #32]
 1f8:	ldr	q2, [x25, #16]
 1fc:	str	x8, [x21, #88]
 200:	stur	q0, [x21, #72]
 204:	stur	q1, [x21, #56]
 208:	stur	q2, [x21, #40]
 20c:	ldr	x8, [x20, #8]
 210:	add	x8, x8, #0x60
 214:	str	x8, [x20, #8]
 218:	ldrb	w8, [sp, #168]
 21c:	tbz	w8, #1, 278 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x130>
 220:	b	2dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x194>
 224:	ldr	x9, [sp, #72]
 228:	strb	w8, [sp, #168]
 22c:	add	x0, sp, #0x8
 230:	str	xzr, [sp, #72]
 234:	orr	x8, x9, #0x1
 238:	str	x8, [sp, #8]
 23c:	add	x8, sp, #0x10
 240:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 244:	strh	w26, [sp, #64]
 248:	stp	x23, xzr, [sp, #48]
 24c:	bl	0 <_ZN3lld12errorHandlerEv>
 250:	add	x1, sp, #0x30
 254:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 258:	ldr	x0, [sp, #16]
 25c:	cmp	x0, x24
 260:	b.eq	268 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x120>  // b.none
 264:	bl	0 <_ZdlPv>
 268:	ldr	x8, [sp, #8]
 26c:	cbnz	x8, 304 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1bc>
 270:	ldrb	w8, [sp, #168]
 274:	tbnz	w8, #1, 2dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x194>
 278:	tbnz	w8, #0, 2ac <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x164>
 27c:	ldp	x21, x27, [sp, #72]
 280:	cmp	x21, x27
 284:	b.eq	29c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x154>  // b.none
 288:	ldr	x0, [x21], #24
 28c:	bl	0 <free>
 290:	cmp	x27, x21
 294:	b.ne	288 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x140>  // b.any
 298:	ldr	x21, [sp, #72]
 29c:	cbz	x21, 19c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x54>
 2a0:	mov	x0, x21
 2a4:	bl	0 <_ZdlPv>
 2a8:	b	19c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x54>
 2ac:	ldr	x0, [sp, #72]
 2b0:	cbz	x0, 198 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x50>
 2b4:	ldr	x8, [x0]
 2b8:	ldr	x8, [x8, #8]
 2bc:	blr	x8
 2c0:	b	198 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x50>
 2c4:	add	x2, sp, #0x48
 2c8:	mov	x0, x20
 2cc:	mov	x1, x21
 2d0:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 2d4:	ldrb	w8, [sp, #168]
 2d8:	tbz	w8, #1, 278 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x130>
 2dc:	add	x0, sp, #0x48
 2e0:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 2e4:	ldp	x20, x19, [sp, #256]
 2e8:	ldp	x22, x21, [sp, #240]
 2ec:	ldp	x24, x23, [sp, #224]
 2f0:	ldp	x26, x25, [sp, #208]
 2f4:	ldp	x28, x27, [sp, #192]
 2f8:	ldp	x29, x30, [sp, #176]
 2fc:	add	sp, sp, #0x110
 300:	ret
 304:	add	x0, sp, #0x8
 308:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

000000000000030c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>:
 30c:	stp	x29, x30, [sp, #-48]!
 310:	stp	x22, x21, [sp, #16]
 314:	stp	x20, x19, [sp, #32]
 318:	mov	x29, sp
 31c:	ldp	x20, x22, [x0]
 320:	cmp	x20, x22
 324:	b.eq	350 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x44>  // b.none
 328:	mov	x19, x2
 32c:	mov	x21, x1
 330:	mov	x0, x20
 334:	mov	x1, x21
 338:	mov	x2, x19
 33c:	bl	0 <_ZNK4llvm11GlobPattern5matchENS_9StringRefE>
 340:	tbnz	w0, #0, 364 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x58>
 344:	add	x20, x20, #0x60
 348:	cmp	x22, x20
 34c:	b.ne	330 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x24>  // b.any
 350:	mov	w0, wzr
 354:	ldp	x20, x19, [sp, #32]
 358:	ldp	x22, x21, [sp, #16]
 35c:	ldp	x29, x30, [sp], #48
 360:	ret
 364:	mov	w0, #0x1                   	// #1
 368:	ldp	x20, x19, [sp, #32]
 36c:	ldp	x22, x21, [sp, #16]
 370:	ldp	x29, x30, [sp], #48
 374:	ret

0000000000000378 <_ZN3lld8parseHexEN4llvm9StringRefE>:
 378:	sub	sp, sp, #0x90
 37c:	stp	x29, x30, [sp, #48]
 380:	stp	x28, x27, [sp, #64]
 384:	stp	x26, x25, [sp, #80]
 388:	stp	x24, x23, [sp, #96]
 38c:	stp	x22, x21, [sp, #112]
 390:	stp	x20, x19, [sp, #128]
 394:	add	x29, sp, #0x30
 398:	cbz	x1, 4f0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x178>
 39c:	mov	x21, x1
 3a0:	mov	x22, x0
 3a4:	mov	x24, xzr
 3a8:	mov	x28, xzr
 3ac:	mov	x20, xzr
 3b0:	mov	w27, #0x1                   	// #1
 3b4:	mov	x26, #0x7fffffffffffffff    	// #9223372036854775807
 3b8:	str	x8, [sp]
 3bc:	b	3d4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x5c>
 3c0:	strb	w19, [x28]
 3c4:	add	x22, x22, x23
 3c8:	sub	x21, x21, x23
 3cc:	add	x28, x28, #0x1
 3d0:	cbz	x21, 500 <_ZN3lld8parseHexEN4llvm9StringRefE+0x188>
 3d4:	cmp	x21, #0x1
 3d8:	cinc	x23, x27, ne  // ne = any
 3dc:	add	x3, sp, #0x8
 3e0:	mov	w2, #0x10                  	// #16
 3e4:	mov	x0, x22
 3e8:	mov	x1, x23
 3ec:	stp	x22, x23, [x29, #-16]
 3f0:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 3f4:	tbnz	w0, #0, 4b0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x138>
 3f8:	ldr	x19, [sp, #8]
 3fc:	cmp	x19, #0xff
 400:	b.hi	4b0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x138>  // b.pmore
 404:	cmp	x28, x24
 408:	b.ne	3c0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x48>  // b.any
 40c:	sub	x25, x28, x20
 410:	cmp	x25, x26
 414:	b.eq	52c <_ZN3lld8parseHexEN4llvm9StringRefE+0x1b4>  // b.none
 418:	cmp	x25, #0x0
 41c:	csinc	x8, x25, xzr, ne  // ne = any
 420:	adds	x8, x8, x25
 424:	cset	w9, cs  // cs = hs, nlast
 428:	cmp	x8, #0x0
 42c:	cset	w10, lt  // lt = tstop
 430:	orr	w9, w9, w10
 434:	cmp	w9, #0x0
 438:	csel	x24, x26, x8, ne  // ne = any
 43c:	cbz	x24, 498 <_ZN3lld8parseHexEN4llvm9StringRefE+0x120>
 440:	mov	x0, x24
 444:	bl	0 <_Znwm>
 448:	mov	x26, x0
 44c:	add	x28, x26, x25
 450:	cmp	x25, #0x1
 454:	strb	w19, [x28]
 458:	b.lt	46c <_ZN3lld8parseHexEN4llvm9StringRefE+0xf4>  // b.tstop
 45c:	mov	x0, x26
 460:	mov	x1, x20
 464:	mov	x2, x25
 468:	bl	0 <memmove>
 46c:	cbz	x20, 478 <_ZN3lld8parseHexEN4llvm9StringRefE+0x100>
 470:	mov	x0, x20
 474:	bl	0 <_ZdlPv>
 478:	add	x24, x26, x24
 47c:	mov	x20, x26
 480:	mov	x26, #0x7fffffffffffffff    	// #9223372036854775807
 484:	add	x22, x22, x23
 488:	sub	x21, x21, x23
 48c:	add	x28, x28, #0x1
 490:	cbnz	x21, 3d4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x5c>
 494:	b	500 <_ZN3lld8parseHexEN4llvm9StringRefE+0x188>
 498:	mov	x26, xzr
 49c:	add	x28, x26, x25
 4a0:	cmp	x25, #0x1
 4a4:	strb	w19, [x28]
 4a8:	b.ge	45c <_ZN3lld8parseHexEN4llvm9StringRefE+0xe4>  // b.tcont
 4ac:	b	46c <_ZN3lld8parseHexEN4llvm9StringRefE+0xf4>
 4b0:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 4b4:	mov	w8, #0x503                 	// #1283
 4b8:	add	x9, x9, #0x0
 4bc:	sub	x10, x29, #0x10
 4c0:	strh	w8, [sp, #24]
 4c4:	stp	x9, x10, [sp, #8]
 4c8:	bl	0 <_ZN3lld12errorHandlerEv>
 4cc:	add	x1, sp, #0x8
 4d0:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 4d4:	ldr	x8, [sp]
 4d8:	stp	xzr, xzr, [x8]
 4dc:	str	xzr, [x8, #16]
 4e0:	cbz	x20, 50c <_ZN3lld8parseHexEN4llvm9StringRefE+0x194>
 4e4:	mov	x0, x20
 4e8:	bl	0 <_ZdlPv>
 4ec:	b	50c <_ZN3lld8parseHexEN4llvm9StringRefE+0x194>
 4f0:	mov	x20, xzr
 4f4:	mov	x28, xzr
 4f8:	mov	x24, xzr
 4fc:	b	504 <_ZN3lld8parseHexEN4llvm9StringRefE+0x18c>
 500:	ldr	x8, [sp]
 504:	stp	x20, x28, [x8]
 508:	str	x24, [x8, #16]
 50c:	ldp	x20, x19, [sp, #128]
 510:	ldp	x22, x21, [sp, #112]
 514:	ldp	x24, x23, [sp, #96]
 518:	ldp	x26, x25, [sp, #80]
 51c:	ldp	x28, x27, [sp, #64]
 520:	ldp	x29, x30, [sp, #48]
 524:	add	sp, sp, #0x90
 528:	ret
 52c:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 530:	add	x0, x0, #0x0
 534:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000000538 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE>:
 538:	cbz	x1, 55c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x24>
 53c:	ldrb	w8, [x0]
 540:	cmp	w8, #0x5f
 544:	b.eq	564 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x2c>  // b.none
 548:	and	w8, w8, #0xffffffdf
 54c:	sub	w8, w8, #0x41
 550:	and	w8, w8, #0xff
 554:	cmp	w8, #0x19
 558:	b.ls	564 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x2c>  // b.plast
 55c:	mov	w0, wzr
 560:	ret
 564:	sub	x9, x1, #0x1
 568:	cmp	x9, #0x4
 56c:	add	x8, x0, x1
 570:	b.lt	648 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x110>  // b.tstop
 574:	lsr	x9, x9, #2
 578:	add	x10, x9, #0x1
 57c:	add	x9, x0, #0x4
 580:	b	594 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x5c>
 584:	sub	x10, x10, #0x1
 588:	cmp	x10, #0x1
 58c:	add	x9, x9, #0x4
 590:	b.le	710 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d8>
 594:	ldurb	w11, [x9, #-3]
 598:	cmp	w11, #0x5f
 59c:	b.eq	5c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x88>  // b.none
 5a0:	sub	w12, w11, #0x30
 5a4:	cmp	w12, #0xa
 5a8:	b.cc	5c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x88>  // b.lo, b.ul, b.last
 5ac:	and	w11, w11, #0xffffffdf
 5b0:	sub	w11, w11, #0x41
 5b4:	and	w11, w11, #0xff
 5b8:	cmp	w11, #0x19
 5bc:	b.hi	73c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x204>  // b.pmore
 5c0:	ldurb	w11, [x9, #-2]
 5c4:	cmp	w11, #0x5f
 5c8:	b.eq	5ec <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>  // b.none
 5cc:	sub	w12, w11, #0x30
 5d0:	cmp	w12, #0xa
 5d4:	b.cc	5ec <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>  // b.lo, b.ul, b.last
 5d8:	and	w11, w11, #0xffffffdf
 5dc:	sub	w11, w11, #0x41
 5e0:	and	w11, w11, #0xff
 5e4:	cmp	w11, #0x19
 5e8:	b.hi	74c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x214>  // b.pmore
 5ec:	ldurb	w11, [x9, #-1]
 5f0:	cmp	w11, #0x5f
 5f4:	b.eq	618 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xe0>  // b.none
 5f8:	sub	w12, w11, #0x30
 5fc:	cmp	w12, #0xa
 600:	b.cc	618 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xe0>  // b.lo, b.ul, b.last
 604:	and	w11, w11, #0xffffffdf
 608:	sub	w11, w11, #0x41
 60c:	and	w11, w11, #0xff
 610:	cmp	w11, #0x19
 614:	b.hi	75c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x224>  // b.pmore
 618:	ldrb	w11, [x9]
 61c:	cmp	w11, #0x5f
 620:	b.eq	584 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x4c>  // b.none
 624:	sub	w12, w11, #0x30
 628:	cmp	w12, #0xa
 62c:	b.cc	584 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x4c>  // b.lo, b.ul, b.last
 630:	and	w11, w11, #0xffffffdf
 634:	sub	w11, w11, #0x41
 638:	and	w11, w11, #0xff
 63c:	cmp	w11, #0x19
 640:	b.ls	584 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x4c>  // b.plast
 644:	b	6f4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1bc>
 648:	add	x9, x0, #0x1
 64c:	sub	x10, x8, x9
 650:	cmp	x10, #0x1
 654:	b.eq	720 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1e8>  // b.none
 658:	cmp	x10, #0x2
 65c:	b.eq	698 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x160>  // b.none
 660:	cmp	x10, #0x3
 664:	b.ne	700 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>  // b.any
 668:	ldrb	w10, [x9]
 66c:	cmp	w10, #0x5f
 670:	b.eq	694 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x15c>  // b.none
 674:	sub	w11, w10, #0x30
 678:	cmp	w11, #0xa
 67c:	b.cc	694 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x15c>  // b.lo, b.ul, b.last
 680:	and	w10, w10, #0xffffffdf
 684:	sub	w10, w10, #0x41
 688:	and	w10, w10, #0xff
 68c:	cmp	w10, #0x19
 690:	b.hi	6f4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1bc>  // b.pmore
 694:	add	x9, x9, #0x1
 698:	ldrb	w10, [x9]
 69c:	cmp	w10, #0x5f
 6a0:	b.eq	6c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x18c>  // b.none
 6a4:	sub	w11, w10, #0x30
 6a8:	cmp	w11, #0xa
 6ac:	b.cc	6c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x18c>  // b.lo, b.ul, b.last
 6b0:	and	w10, w10, #0xffffffdf
 6b4:	sub	w10, w10, #0x41
 6b8:	and	w10, w10, #0xff
 6bc:	cmp	w10, #0x19
 6c0:	b.hi	6f4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1bc>  // b.pmore
 6c4:	add	x9, x9, #0x1
 6c8:	ldrb	w10, [x9]
 6cc:	cmp	w10, #0x5f
 6d0:	b.eq	72c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1f4>  // b.none
 6d4:	sub	w11, w10, #0x30
 6d8:	cmp	w11, #0xa
 6dc:	b.cc	700 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>  // b.lo, b.ul, b.last
 6e0:	and	w10, w10, #0xffffffdf
 6e4:	sub	w10, w10, #0x41
 6e8:	and	w10, w10, #0xff
 6ec:	cmp	w10, #0x19
 6f0:	b.ls	700 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>  // b.plast
 6f4:	cmp	x9, x8
 6f8:	cset	w0, eq  // eq = none
 6fc:	ret
 700:	mov	x9, x8
 704:	cmp	x9, x8
 708:	cset	w0, eq  // eq = none
 70c:	ret
 710:	sub	x9, x9, #0x3
 714:	sub	x10, x8, x9
 718:	cmp	x10, #0x1
 71c:	b.ne	658 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x120>  // b.any
 720:	ldrb	w10, [x9]
 724:	cmp	w10, #0x5f
 728:	b.ne	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x19c>  // b.any
 72c:	mov	x9, x8
 730:	cmp	x9, x8
 734:	cset	w0, eq  // eq = none
 738:	ret
 73c:	sub	x9, x9, #0x3
 740:	cmp	x9, x8
 744:	cset	w0, eq  // eq = none
 748:	ret
 74c:	sub	x9, x9, #0x2
 750:	cmp	x9, x8
 754:	cset	w0, eq  // eq = none
 758:	ret
 75c:	sub	x9, x9, #0x1
 760:	cmp	x9, x8
 764:	cset	w0, eq  // eq = none
 768:	ret

000000000000076c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE>:
 76c:	sub	sp, sp, #0x160
 770:	stp	x29, x30, [sp, #288]
 774:	str	x28, [sp, #304]
 778:	stp	x22, x21, [sp, #320]
 77c:	stp	x20, x19, [sp, #336]
 780:	add	x29, sp, #0x120
 784:	mov	x21, x2
 788:	mov	x19, x1
 78c:	mov	x20, x0
 790:	stur	wzr, [x29, #-16]
 794:	bl	0 <_ZNSt3_V215system_categoryEv>
 798:	stur	x0, [x29, #-8]
 79c:	sub	x8, x29, #0x78
 7a0:	mov	x0, x21
 7a4:	sub	x22, x29, #0x78
 7a8:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 7ac:	ldp	x1, x2, [x29, #-120]
 7b0:	sub	x0, x29, #0x58
 7b4:	sub	x3, x29, #0x10
 7b8:	mov	w4, wzr
 7bc:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 7c0:	ldur	x0, [x29, #-120]
 7c4:	add	x8, x22, #0x10
 7c8:	cmp	x0, x8
 7cc:	b.eq	7d4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x68>  // b.none
 7d0:	bl	0 <_ZdlPv>
 7d4:	ldur	w1, [x29, #-16]
 7d8:	cbz	w1, 9f4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x288>
 7dc:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 7e0:	add	x9, x9, #0x0
 7e4:	mov	w10, #0x103                 	// #259
 7e8:	stp	x9, xzr, [sp, #56]
 7ec:	strh	w10, [sp, #72]
 7f0:	ldrb	w8, [x21, #16]
 7f4:	cmp	w8, #0x1
 7f8:	b.eq	824 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>  // b.none
 7fc:	cbnz	w8, 868 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xfc>
 800:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 804:	mov	w8, #0x100                 	// #256
 808:	add	x9, x9, #0x0
 80c:	mov	w10, #0x103                 	// #259
 810:	stp	xzr, xzr, [sp, #80]
 814:	strh	w8, [sp, #96]
 818:	stp	x9, xzr, [sp, #32]
 81c:	strh	w10, [sp, #48]
 820:	b	854 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xe8>
 824:	ldr	x8, [sp, #72]
 828:	ldur	q0, [sp, #56]
 82c:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 830:	add	x9, x9, #0x0
 834:	and	w21, w8, #0xff
 838:	cmp	w21, #0x1
 83c:	str	q0, [sp, #80]
 840:	str	x8, [sp, #96]
 844:	stp	x9, xzr, [sp, #32]
 848:	strh	w10, [sp, #48]
 84c:	b.eq	91c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1b0>  // b.none
 850:	cbnz	w21, 8c4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x158>
 854:	mov	w8, #0x100                 	// #256
 858:	mov	w21, wzr
 85c:	stp	xzr, xzr, [sp, #112]
 860:	strh	w8, [sp, #128]
 864:	b	930 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1c4>
 868:	ldrb	w10, [x21, #17]
 86c:	cmp	w10, #0x1
 870:	b.ne	87c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x110>  // b.any
 874:	ldr	x21, [x21]
 878:	b	880 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x114>
 87c:	mov	w8, #0x2                   	// #2
 880:	stp	x9, x21, [sp, #80]
 884:	mov	w9, #0x3                   	// #3
 888:	cmp	w8, #0x2
 88c:	strb	w9, [sp, #96]
 890:	strb	w8, [sp, #97]
 894:	b.ne	8ac <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x140>  // b.any
 898:	ldrb	w8, [x21, #16]
 89c:	cbz	w8, a54 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>
 8a0:	ldrb	w8, [x21, #17]
 8a4:	cmp	w8, #0x1
 8a8:	b.eq	a54 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>  // b.none
 8ac:	adrp	x8, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 8b0:	add	x8, x8, #0x0
 8b4:	mov	w9, #0x103                 	// #259
 8b8:	mov	w21, #0x3                   	// #3
 8bc:	stp	x8, xzr, [sp, #32]
 8c0:	strh	w9, [sp, #48]
 8c4:	ldrb	w8, [sp, #97]
 8c8:	ldr	x9, [sp, #80]
 8cc:	mov	w10, #0x2                   	// #2
 8d0:	add	x11, sp, #0x50
 8d4:	cmp	w8, #0x1
 8d8:	adrp	x12, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 8dc:	csel	w10, w21, w10, eq  // eq = none
 8e0:	add	x12, x12, #0x0
 8e4:	mov	w13, #0x3                   	// #3
 8e8:	csel	x8, x9, x11, eq  // eq = none
 8ec:	cmp	w10, #0x2
 8f0:	stp	x8, x12, [sp, #112]
 8f4:	strb	w10, [sp, #128]
 8f8:	strb	w13, [sp, #129]
 8fc:	b.ne	930 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1c4>  // b.any
 900:	ldrb	w9, [x8, #16]
 904:	cbz	w9, a54 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>
 908:	ldrb	w8, [x8, #17]
 90c:	cmp	w8, #0x1
 910:	b.eq	a54 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>  // b.none
 914:	mov	w21, #0x2                   	// #2
 918:	b	930 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1c4>
 91c:	ldr	x8, [sp, #48]
 920:	ldr	q0, [sp, #32]
 924:	and	w21, w8, #0xff
 928:	str	q0, [sp, #112]
 92c:	str	x8, [sp, #128]
 930:	ldur	x0, [x29, #-8]
 934:	sub	x22, x29, #0x78
 938:	ldr	x8, [x0]
 93c:	ldr	x9, [x8, #32]
 940:	sub	x8, x29, #0x78
 944:	blr	x9
 948:	mov	w8, #0x104                 	// #260
 94c:	cmp	w21, #0x1
 950:	strh	w8, [sp, #24]
 954:	stp	x22, xzr, [sp, #8]
 958:	b.eq	970 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x204>  // b.none
 95c:	cbnz	w21, 984 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x218>
 960:	mov	w8, #0x100                 	// #256
 964:	stp	xzr, xzr, [sp, #144]
 968:	strh	w8, [sp, #160]
 96c:	b	9d0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 970:	ldur	q0, [sp, #8]
 974:	ldr	x8, [sp, #24]
 978:	str	q0, [sp, #144]
 97c:	str	x8, [sp, #160]
 980:	b	9d0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 984:	ldrb	w8, [sp, #129]
 988:	ldr	x9, [sp, #112]
 98c:	mov	w10, #0x2                   	// #2
 990:	add	x11, sp, #0x70
 994:	cmp	w8, #0x1
 998:	csel	w10, w21, w10, eq  // eq = none
 99c:	sub	x12, x29, #0x78
 9a0:	mov	w13, #0x4                   	// #4
 9a4:	csel	x8, x9, x11, eq  // eq = none
 9a8:	cmp	w10, #0x2
 9ac:	stp	x8, x12, [sp, #144]
 9b0:	strb	w10, [sp, #160]
 9b4:	strb	w13, [sp, #161]
 9b8:	b.ne	9d0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>  // b.any
 9bc:	ldrb	w9, [x8, #16]
 9c0:	cbz	w9, a54 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>
 9c4:	ldrb	w8, [x8, #17]
 9c8:	cmp	w8, #0x1
 9cc:	b.eq	a54 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>  // b.none
 9d0:	bl	0 <_ZN3lld12errorHandlerEv>
 9d4:	add	x1, sp, #0x90
 9d8:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 9dc:	ldur	x0, [x29, #-120]
 9e0:	sub	x8, x29, #0x78
 9e4:	add	x8, x8, #0x10
 9e8:	cmp	x0, x8
 9ec:	b.eq	9f4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x288>  // b.none
 9f0:	bl	0 <_ZdlPv>
 9f4:	ldp	x8, x0, [x29, #-72]
 9f8:	sub	x8, x8, x0
 9fc:	cmp	x19, x8
 a00:	b.ls	a18 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2ac>  // b.plast
 a04:	sub	x0, x29, #0x58
 a08:	mov	x1, x20
 a0c:	mov	x2, x19
 a10:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 a14:	b	a34 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2c8>
 a18:	cbz	x19, a34 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2c8>
 a1c:	mov	x1, x20
 a20:	mov	x2, x19
 a24:	bl	0 <memcpy>
 a28:	ldur	x8, [x29, #-64]
 a2c:	add	x8, x8, x19
 a30:	stur	x8, [x29, #-64]
 a34:	sub	x0, x29, #0x58
 a38:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 a3c:	ldp	x20, x19, [sp, #336]
 a40:	ldp	x22, x21, [sp, #320]
 a44:	ldr	x28, [sp, #304]
 a48:	ldp	x29, x30, [sp, #288]
 a4c:	add	sp, sp, #0x160
 a50:	ret
 a54:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 a58:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 a5c:	adrp	x3, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 a60:	add	x0, x0, #0x0
 a64:	add	x1, x1, #0x0
 a68:	add	x3, x3, #0x0
 a6c:	mov	w2, #0xb8                  	// #184
 a70:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8toStringB5cxx11ENS_5ErrorE:

0000000000000000 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #176]
   8:	str	x23, [sp, #192]
   c:	stp	x22, x21, [sp, #208]
  10:	stp	x20, x19, [sp, #224]
  14:	add	x29, sp, #0xb0
  18:	mov	x19, x8
  1c:	adrp	x8, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  20:	ldr	d0, [x8]
  24:	add	x8, sp, #0x8
  28:	add	x9, x8, #0x10
  2c:	stp	x8, x9, [sp]
  30:	str	d0, [sp, #16]
  34:	ldr	x9, [x0]
  38:	str	xzr, [x0]
  3c:	add	x8, x29, #0x18
  40:	add	x0, sp, #0x58
  44:	orr	x9, x9, #0x1
  48:	mov	x1, sp
  4c:	str	x9, [sp, #88]
  50:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  54:	ldr	x8, [x29, #24]
  58:	tst	x8, #0xfffffffffffffffe
  5c:	and	x9, x8, #0xfffffffffffffffe
  60:	cset	w8, ne  // ne = any
  64:	orr	x8, x9, x8
  68:	str	x8, [x29, #24]
  6c:	cbnz	x9, 18c <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x18c>
  70:	cbnz	x8, 1fc <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x1fc>
  74:	ldr	x8, [sp, #88]
  78:	cbnz	x8, 204 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x204>
  7c:	ldr	w22, [sp, #16]
  80:	ldr	x20, [sp, #8]
  84:	mov	x8, x19
  88:	strb	wzr, [x8, #16]!
  8c:	stp	x8, xzr, [x19]
  90:	cbz	w22, 114 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x114>
  94:	add	x21, x20, x22, lsl #5
  98:	ldr	x8, [x20, #8]
  9c:	sub	x9, x21, x20
  a0:	sub	x9, x9, #0x20
  a4:	lsr	x9, x9, #5
  a8:	add	x9, x9, #0x1
  ac:	madd	x8, x8, x9, x22
  b0:	sub	x1, x8, #0x1
  b4:	mov	x0, x19
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  bc:	ldp	x1, x2, [x20]
  c0:	mov	x0, x19
  c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  c8:	cmp	w22, #0x1
  cc:	b.eq	114 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x114>  // b.none
  d0:	add	x22, x20, #0x20
  d4:	adrp	x20, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  d8:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  dc:	add	x20, x20, #0x0
  e0:	ldr	x8, [x19, #8]
  e4:	cmp	x8, x23
  e8:	b.eq	180 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x180>  // b.none
  ec:	mov	w2, #0x1                   	// #1
  f0:	mov	x0, x19
  f4:	mov	x1, x20
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  fc:	ldp	x1, x2, [x22]
 100:	mov	x0, x19
 104:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 108:	add	x22, x22, #0x20
 10c:	cmp	x22, x21
 110:	b.ne	e0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xe0>  // b.any
 114:	ldr	w8, [sp, #16]
 118:	ldr	x19, [sp, #8]
 11c:	cbz	w8, 150 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x150>
 120:	lsl	x20, x8, #5
 124:	b	130 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x130>
 128:	subs	x20, x20, #0x20
 12c:	b.eq	14c <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x14c>  // b.none
 130:	add	x8, x19, x20
 134:	ldur	x0, [x8, #-32]
 138:	sub	x8, x8, #0x10
 13c:	cmp	x8, x0
 140:	b.eq	128 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x128>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	b	128 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x128>
 14c:	ldr	x19, [sp, #8]
 150:	add	x8, sp, #0x8
 154:	add	x8, x8, #0x10
 158:	cmp	x19, x8
 15c:	b.eq	168 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x168>  // b.none
 160:	mov	x0, x19
 164:	bl	0 <free>
 168:	ldp	x20, x19, [sp, #224]
 16c:	ldp	x22, x21, [sp, #208]
 170:	ldr	x23, [sp, #192]
 174:	ldp	x29, x30, [sp, #176]
 178:	add	sp, sp, #0xf0
 17c:	ret
 180:	adrp	x0, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 184:	add	x0, x0, #0x0
 188:	bl	0 <_ZSt20__throw_length_errorPKc>
 18c:	sturb	wzr, [x29, #-16]
 190:	stp	xzr, xzr, [x29, #-64]
 194:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
 198:	ldr	x10, [x10]
 19c:	sub	x8, x29, #0x20
 1a0:	mov	w9, #0x1                   	// #1
 1a4:	adrp	x1, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1a8:	add	x11, x8, #0x10
 1ac:	stur	w9, [x29, #-48]
 1b0:	add	x9, x10, #0x10
 1b4:	add	x1, x1, #0x0
 1b8:	sub	x0, x29, #0x50
 1bc:	stp	x11, xzr, [x29, #-32]
 1c0:	stp	x9, xzr, [x29, #-80]
 1c4:	stur	x8, [x29, #-40]
 1c8:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1cc:	adrp	x1, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1d0:	add	x1, x1, #0x0
 1d4:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1d8:	add	x1, x29, #0x18
 1dc:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1e0:	sub	x0, x29, #0x50
 1e4:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1e8:	ldr	x0, [x0]
 1ec:	adrp	x1, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1f0:	add	x1, x1, #0x0
 1f4:	mov	w2, #0x2c9                 	// #713
 1f8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 1fc:	add	x0, x29, #0x18
 200:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 204:	add	x0, sp, #0x58
 208:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	tst	x8, #0xfffffffffffffffe
  24:	and	x21, x8, #0xfffffffffffffffe
  28:	cset	w8, ne  // ne = any
  2c:	orr	x8, x21, x8
  30:	str	x8, [x0]
  34:	cbz	x21, 104 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x104>
  38:	str	xzr, [x0]
  3c:	ldr	x8, [x21]
  40:	mov	x20, x1
  44:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  48:	mov	x0, x21
  4c:	ldr	x8, [x8, #48]
  50:	ldr	x1, [x1]
  54:	blr	x8
  58:	tbz	w0, #0, 110 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x110>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	x8, [x19]
  64:	ldp	x22, x8, [x21, #8]
  68:	cmp	x22, x8
  6c:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  70:	sub	x23, x8, #0x8
  74:	mov	w8, #0x1                   	// #1
  78:	orr	x8, x8, #0x1
  7c:	stur	x8, [x29, #-8]
  80:	str	xzr, [x19]
  84:	ldr	x8, [x22]
  88:	str	xzr, [x22]
  8c:	add	x0, sp, #0x8
  90:	mov	x1, x20
  94:	str	x8, [sp, #8]
  98:	add	x8, sp, #0x10
  9c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  a0:	add	x8, x29, #0x18
  a4:	sub	x0, x29, #0x8
  a8:	add	x1, sp, #0x10
  ac:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  b0:	ldr	x8, [x19]
  b4:	cbnz	x8, 168 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x168>
  b8:	ldr	x8, [x29, #24]
  bc:	ldr	x9, [sp, #16]
  c0:	str	xzr, [x29, #24]
  c4:	orr	x8, x8, #0x1
  c8:	str	x8, [x19]
  cc:	cbnz	x9, 170 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x170>
  d0:	ldr	x0, [sp, #8]
  d4:	cbz	x0, e4 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe4>
  d8:	ldr	x8, [x0]
  dc:	ldr	x8, [x8, #8]
  e0:	blr	x8
  e4:	ldur	x8, [x29, #-8]
  e8:	str	xzr, [sp, #8]
  ec:	cbnz	x8, 178 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x178>
  f0:	cmp	x23, x22
  f4:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  f8:	ldr	x8, [x19]
  fc:	add	x22, x22, #0x8
 100:	b	78 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x78>
 104:	mov	w8, #0x1                   	// #1
 108:	str	x8, [x19]
 10c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 110:	mov	x0, sp
 114:	mov	x8, x19
 118:	mov	x1, x20
 11c:	str	x21, [sp]
 120:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 124:	ldr	x0, [sp]
 128:	cbz	x0, 138 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x138>
 12c:	ldr	x8, [x0]
 130:	ldr	x8, [x8, #8]
 134:	blr	x8
 138:	str	xzr, [sp]
 13c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 140:	ldr	x8, [x21]
 144:	mov	x0, x21
 148:	ldr	x8, [x8, #8]
 14c:	blr	x8
 150:	ldp	x20, x19, [sp, #80]
 154:	ldp	x22, x21, [sp, #64]
 158:	ldr	x23, [sp, #48]
 15c:	ldp	x29, x30, [sp, #32]
 160:	add	sp, sp, #0x60
 164:	ret
 168:	mov	x0, x19
 16c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 170:	add	x0, sp, #0x10
 174:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 178:	sub	x0, x29, #0x8
 17c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	40 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x40>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	ldp	x9, x8, [x19, #16]
  44:	sub	x9, x9, x8
  48:	cmp	x9, #0x6
  4c:	b.hi	74 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x74>  // b.pmore
  50:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x7                   	// #7
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	mov	w9, #0x6563                	// #25955
  78:	mov	w10, #0x7573                	// #30067
  7c:	movk	w9, #0x7373, lsl #16
  80:	movk	w10, #0x6363, lsl #16
  84:	stur	w9, [x8, #3]
  88:	str	w10, [x8]
  8c:	ldr	x8, [x19, #24]
  90:	add	x8, x8, #0x7
  94:	str	x8, [x19, #24]
  98:	mov	x0, x19
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 54 <_ZN4llvm11raw_ostreamlsEPKc+0x54>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x8, x0, [x19, #16]
  2c:	sub	x8, x8, x0
  30:	cmp	x21, x8
  34:	b.ls	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.plast
  38:	mov	x0, x19
  3c:	mov	x1, x20
  40:	mov	x2, x21
  44:	ldp	x20, x19, [sp, #32]
  48:	ldr	x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  54:	mov	x21, xzr
  58:	ldp	x8, x0, [x19, #16]
  5c:	sub	x8, x8, x0
  60:	cmp	x21, x8
  64:	b.hi	38 <_ZN4llvm11raw_ostreamlsEPKc+0x38>  // b.pmore
  68:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  6c:	mov	x1, x20
  70:	mov	x2, x21
  74:	bl	0 <memcpy>
  78:	ldr	x8, [x19, #24]
  7c:	add	x8, x8, x21
  80:	str	x8, [x19, #24]
  84:	mov	x0, x19
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x8
  20:	ldr	x8, [x0]
  24:	mov	x20, x1
  28:	tst	x8, #0xfffffffffffffffe
  2c:	and	x9, x8, #0xfffffffffffffffe
  30:	cset	w8, ne  // ne = any
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	cbz	x9, 320 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x320>
  40:	ldr	x8, [x20]
  44:	mov	x21, x0
  48:	tst	x8, #0xfffffffffffffffe
  4c:	and	x9, x8, #0xfffffffffffffffe
  50:	cset	w8, ne  // ne = any
  54:	orr	x8, x9, x8
  58:	str	x8, [x20]
  5c:	cbz	x9, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
  60:	ldr	x9, [x21]
  64:	ands	x0, x9, #0xfffffffffffffffe
  68:	b.eq	128 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x128>  // b.none
  6c:	ldr	x8, [x0]
  70:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  74:	ldr	x8, [x8, #48]
  78:	ldr	x1, [x1]
  7c:	blr	x8
  80:	tbz	w0, #0, 124 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x124>
  84:	ldr	x8, [x20]
  88:	ldr	x9, [x21]
  8c:	ands	x0, x8, #0xfffffffffffffffe
  90:	and	x24, x9, #0xfffffffffffffffe
  94:	b.eq	268 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x268>  // b.none
  98:	ldr	x8, [x0]
  9c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  a0:	ldr	x8, [x8, #48]
  a4:	ldr	x1, [x1]
  a8:	blr	x8
  ac:	ldr	x8, [x20]
  b0:	and	x22, x8, #0xfffffffffffffffe
  b4:	tbz	w0, #0, 26c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x26c>
  b8:	str	xzr, [x20]
  bc:	ldp	x20, x25, [x22, #8]
  c0:	cmp	x20, x25
  c4:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  c8:	add	x23, x24, #0x8
  cc:	b	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>
  d0:	mov	x0, x23
  d4:	mov	x2, x20
  d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  dc:	add	x20, x20, #0x8
  e0:	cmp	x25, x20
  e4:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  e8:	ldp	x1, x8, [x24, #16]
  ec:	cmp	x1, x8
  f0:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  f4:	ldr	x8, [x20]
  f8:	str	xzr, [x20], #8
  fc:	str	x8, [x1]
 100:	ldr	x8, [x24, #16]
 104:	add	x8, x8, #0x8
 108:	str	x8, [x24, #16]
 10c:	cmp	x25, x20
 110:	b.ne	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>  // b.any
 114:	cbz	x22, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 118:	ldr	x8, [x22]
 11c:	mov	x0, x22
 120:	b	2e4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2e4>
 124:	ldr	x8, [x20]
 128:	ands	x0, x8, #0xfffffffffffffffe
 12c:	b.eq	1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>  // b.none
 130:	ldr	x8, [x0]
 134:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 138:	ldr	x8, [x8, #48]
 13c:	ldr	x1, [x1]
 140:	blr	x8
 144:	tbz	w0, #0, 1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>
 148:	ldr	x8, [x20]
 14c:	and	x8, x8, #0xfffffffffffffffe
 150:	mov	x0, x8
 154:	ldr	x13, [x0, #8]!
 158:	ldr	x9, [x21]
 15c:	and	x11, x9, #0xfffffffffffffffe
 160:	str	x11, [x29, #24]
 164:	str	xzr, [x21]
 168:	ldr	x9, [x0]
 16c:	ldp	x10, x12, [x8, #16]
 170:	sub	x14, x13, x9
 174:	cmp	x10, x12
 178:	asr	x12, x14, #3
 17c:	b.eq	2bc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2bc>  // b.none
 180:	cmp	x10, x13
 184:	b.eq	300 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x300>  // b.none
 188:	ldur	x11, [x10, #-8]
 18c:	add	x21, x9, x12, lsl #3
 190:	stp	xzr, x11, [x10, #-8]
 194:	ldr	x10, [x8, #16]
 198:	sub	x9, x10, #0x8
 19c:	add	x11, x10, #0x8
 1a0:	sub	x10, x9, x21
 1a4:	cmp	x10, #0x1
 1a8:	str	x11, [x8, #16]
 1ac:	b.lt	298 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x298>  // b.tstop
 1b0:	lsr	x8, x10, #3
 1b4:	add	x22, x8, #0x1
 1b8:	mov	x23, x9
 1bc:	b	1d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d0>
 1c0:	sub	x22, x22, #0x1
 1c4:	cmp	x22, #0x1
 1c8:	mov	x9, x23
 1cc:	b.le	298 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x298>
 1d0:	ldr	x8, [x23, #-8]!
 1d4:	str	xzr, [x23]
 1d8:	ldr	x0, [x9]
 1dc:	str	x8, [x9]
 1e0:	cbz	x0, 1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1e4:	ldr	x8, [x0]
 1e8:	ldr	x8, [x8, #8]
 1ec:	blr	x8
 1f0:	b	1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1f4:	mov	w0, #0x20                  	// #32
 1f8:	bl	0 <_Znwm>
 1fc:	ldr	x8, [x21]
 200:	add	x1, sp, #0x8
 204:	mov	x2, sp
 208:	mov	x22, x0
 20c:	and	x8, x8, #0xfffffffffffffffe
 210:	str	x8, [sp, #8]
 214:	str	xzr, [x21]
 218:	ldr	x8, [x20]
 21c:	and	x8, x8, #0xfffffffffffffffe
 220:	str	x8, [sp]
 224:	str	xzr, [x20]
 228:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 22c:	ldr	x0, [sp]
 230:	orr	x8, x22, #0x1
 234:	str	x8, [x19]
 238:	cbz	x0, 248 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x248>
 23c:	ldr	x8, [x0]
 240:	ldr	x8, [x8, #8]
 244:	blr	x8
 248:	ldr	x0, [sp, #8]
 24c:	str	xzr, [sp]
 250:	cbz	x0, 260 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x260>
 254:	ldr	x8, [x0]
 258:	ldr	x8, [x8, #8]
 25c:	blr	x8
 260:	str	xzr, [sp, #8]
 264:	b	330 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x330>
 268:	mov	x22, xzr
 26c:	str	x22, [x29, #24]
 270:	str	xzr, [x20]
 274:	ldp	x1, x8, [x24, #16]
 278:	cmp	x1, x8
 27c:	b.eq	2cc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2cc>  // b.none
 280:	str	xzr, [x29, #24]
 284:	str	x22, [x1], #8
 288:	str	x1, [x24, #16]
 28c:	ldr	x0, [x29, #24]
 290:	cbnz	x0, 2e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2e0>
 294:	b	2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 298:	ldr	x8, [x29, #24]
 29c:	str	xzr, [x29, #24]
 2a0:	ldr	x0, [x21]
 2a4:	str	x8, [x21]
 2a8:	cbz	x0, 30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2ac:	ldr	x8, [x0]
 2b0:	ldr	x8, [x8, #8]
 2b4:	blr	x8
 2b8:	b	30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2bc:	add	x1, x9, x12, lsl #3
 2c0:	add	x2, x29, #0x18
 2c4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 2c8:	b	30c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x30c>
 2cc:	add	x0, x24, #0x8
 2d0:	add	x2, x29, #0x18
 2d4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 2d8:	ldr	x0, [x29, #24]
 2dc:	cbz	x0, 2ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x2ec>
 2e0:	ldr	x8, [x0]
 2e4:	ldr	x8, [x8, #8]
 2e8:	blr	x8
 2ec:	ldr	x8, [x21]
 2f0:	orr	x8, x8, #0x1
 2f4:	str	x8, [x19]
 2f8:	str	xzr, [x21]
 2fc:	b	330 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x330>
 300:	str	xzr, [x29, #24]
 304:	str	x11, [x10], #8
 308:	str	x10, [x8, #16]
 30c:	ldr	x0, [x29, #24]
 310:	cbz	x0, 320 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x320>
 314:	ldr	x8, [x0]
 318:	ldr	x8, [x8, #8]
 31c:	blr	x8
 320:	ldr	x8, [x20]
 324:	orr	x8, x8, #0x1
 328:	str	x8, [x19]
 32c:	str	xzr, [x20]
 330:	ldp	x20, x19, [sp, #80]
 334:	ldp	x22, x21, [sp, #64]
 338:	ldp	x24, x23, [sp, #48]
 33c:	ldr	x25, [sp, #32]
 340:	ldp	x29, x30, [sp, #16]
 344:	add	sp, sp, #0x60
 348:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x22, x0
  18:	ldr	x0, [x0]
  1c:	mov	x21, x1
  20:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  24:	mov	x19, x8
  28:	ldr	x9, [x0]
  2c:	ldr	x9, [x9, #48]
  30:	ldr	x1, [x1]
  34:	blr	x9
  38:	ldr	x20, [x22]
  3c:	str	xzr, [x22]
  40:	tbz	w0, #0, bc <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xbc>
  44:	ldr	x8, [x20]
  48:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  4c:	mov	x0, x20
  50:	ldr	x8, [x8, #48]
  54:	ldr	x1, [x1]
  58:	blr	x8
  5c:	tbz	w0, #0, 138 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x138>
  60:	ldr	x8, [x20]
  64:	ldr	x21, [x21]
  68:	mov	x0, x20
  6c:	mov	x22, sp
  70:	ldr	x9, [x8, #24]
  74:	mov	x8, sp
  78:	blr	x9
  7c:	ldp	w9, w8, [x21, #8]
  80:	cmp	w9, w8
  84:	b.cs	124 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x124>  // b.hs, b.nlast
  88:	ldr	x8, [x21]
  8c:	mov	w9, w9
  90:	add	x10, x22, #0x10
  94:	add	x11, x8, x9, lsl #5
  98:	add	x12, x11, #0x10
  9c:	str	x12, [x11]
  a0:	ldr	x13, [sp]
  a4:	cmp	x13, x10
  a8:	b.eq	c8 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xc8>  // b.none
  ac:	str	x13, [x11]
  b0:	ldr	x12, [sp, #16]
  b4:	str	x12, [x11, #16]
  b8:	b	d0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xd0>
  bc:	orr	x8, x20, #0x1
  c0:	str	x8, [x19]
  c4:	b	110 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x110>
  c8:	ldr	q0, [x13]
  cc:	str	q0, [x12]
  d0:	ldr	x11, [sp, #8]
  d4:	add	x8, x8, x9, lsl #5
  d8:	str	x11, [x8, #8]
  dc:	stp	x10, xzr, [sp]
  e0:	strb	wzr, [sp, #16]
  e4:	ldp	w8, w9, [x21, #8]
  e8:	cmp	w8, w9
  ec:	b.cs	158 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x158>  // b.hs, b.nlast
  f0:	add	w8, w8, #0x1
  f4:	mov	w9, #0x1                   	// #1
  f8:	str	w8, [x21, #8]
  fc:	str	x9, [x19]
 100:	ldr	x8, [x20]
 104:	mov	x0, x20
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	ldp	x20, x19, [sp, #64]
 114:	ldp	x22, x21, [sp, #48]
 118:	ldp	x29, x30, [sp, #32]
 11c:	add	sp, sp, #0x50
 120:	ret
 124:	mov	x0, x21
 128:	mov	x1, xzr
 12c:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 130:	ldr	w9, [x21, #8]
 134:	b	88 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x88>
 138:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 13c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 140:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x329                 	// #809
 154:	bl	0 <__assert_fail>
 158:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 15c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 160:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x43                  	// #67
 174:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	mov	x19, x0
  20:	mov	x22, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	stp	xzr, xzr, [x0, #16]
  34:	ldr	x0, [x1]
  38:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  3c:	mov	x21, x2
  40:	ldr	x8, [x0]
  44:	ldr	x8, [x8, #48]
  48:	ldr	x1, [x1]
  4c:	blr	x8
  50:	tbnz	w0, #0, f8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf8>
  54:	ldr	x0, [x21]
  58:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #48]
  64:	ldr	x1, [x1]
  68:	blr	x8
  6c:	tbnz	w0, #0, f8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf8>
  70:	ldp	x1, x8, [x19, #16]
  74:	cmp	x1, x8
  78:	b.eq	c8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xc8>  // b.none
  7c:	ldr	x8, [x22]
  80:	str	xzr, [x22]
  84:	str	x8, [x1]
  88:	ldr	x8, [x19, #16]
  8c:	add	x1, x8, #0x8
  90:	str	x1, [x19, #16]
  94:	ldr	x8, [x19, #24]
  98:	cmp	x1, x8
  9c:	b.eq	e0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xe0>  // b.none
  a0:	ldr	x8, [x21]
  a4:	str	xzr, [x21]
  a8:	str	x8, [x1]
  ac:	ldr	x8, [x19, #16]
  b0:	add	x8, x8, #0x8
  b4:	str	x8, [x19, #16]
  b8:	ldp	x20, x19, [sp, #32]
  bc:	ldp	x22, x21, [sp, #16]
  c0:	ldp	x29, x30, [sp], #48
  c4:	ret
  c8:	mov	x0, x20
  cc:	mov	x2, x22
  d0:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  d4:	ldp	x1, x8, [x19, #16]
  d8:	cmp	x1, x8
  dc:	b.ne	a0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xa0>  // b.any
  e0:	mov	x0, x20
  e4:	mov	x2, x21
  e8:	ldp	x20, x19, [sp, #32]
  ec:	ldp	x22, x21, [sp, #16]
  f0:	ldp	x29, x30, [sp], #48
  f4:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f8:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  fc:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 100:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x182                 	// #386
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	144 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>  // b.none
  2c:	asr	x9, x8, #3
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #60
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #3
  70:	cbz	x25, 84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x84>
  74:	lsl	x0, x25, #3
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	x8, [x23]
  8c:	str	xzr, [x23]
  90:	cmp	x20, x21
  94:	mov	x23, x22
  98:	str	x8, [x22, x26, lsl #3]
  9c:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  a0:	mov	x23, x22
  a4:	mov	x26, x20
  a8:	b	bc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>
  ac:	str	xzr, [x26], #8
  b0:	cmp	x21, x26
  b4:	add	x23, x23, #0x8
  b8:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  bc:	ldr	x8, [x26]
  c0:	str	xzr, [x26]
  c4:	str	x8, [x23]
  c8:	ldr	x0, [x26]
  cc:	cbz	x0, ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  d0:	ldr	x8, [x0]
  d4:	ldr	x8, [x8, #8]
  d8:	blr	x8
  dc:	b	ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  e0:	str	xzr, [x21], #8
  e4:	cmp	x24, x21
  e8:	add	x23, x23, #0x8
  ec:	b.eq	114 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x114>  // b.none
  f0:	ldr	x8, [x21]
  f4:	str	xzr, [x21]
  f8:	str	x8, [x23]
  fc:	ldr	x0, [x21]
 100:	cbz	x0, e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 104:	ldr	x8, [x0]
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	b	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 114:	cbz	x20, 120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>
 118:	mov	x0, x20
 11c:	bl	0 <_ZdlPv>
 120:	add	x8, x22, x25, lsl #3
 124:	stp	x22, x23, [x19]
 128:	str	x8, [x19, #16]
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x26, x25, [sp, #16]
 13c:	ldp	x29, x30, [sp], #80
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x22, #5
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  7c:	cbz	x22, 98 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x21, [x19]
  c0:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
  c4:	add	x8, x21, x8, lsl #5
  c8:	add	x9, x20, #0x10
  cc:	add	x10, x21, #0x10
  d0:	b	100 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x100>
  d4:	stur	x11, [x9, #-16]
  d8:	ldr	x11, [x10]
  dc:	str	x11, [x9]
  e0:	ldur	x11, [x10, #-8]
  e4:	add	x12, x10, #0x10
  e8:	cmp	x12, x8
  ec:	stur	x11, [x9, #-8]
  f0:	stp	x10, xzr, [x10, #-16]
  f4:	strb	wzr, [x10], #32
  f8:	add	x9, x9, #0x20
  fc:	b.eq	11c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x11c>  // b.none
 100:	stur	x9, [x9, #-16]
 104:	ldur	x11, [x10, #-16]
 108:	cmp	x11, x10
 10c:	b.ne	d4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd4>  // b.any
 110:	ldr	q0, [x11]
 114:	str	q0, [x9]
 118:	b	e0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xe0>
 11c:	ldr	w8, [x19, #8]
 120:	ldr	x21, [x19]
 124:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
 128:	lsl	x23, x8, #5
 12c:	b	138 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x138>
 130:	subs	x23, x23, #0x20
 134:	b.eq	154 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x154>  // b.none
 138:	add	x8, x21, x23
 13c:	ldur	x0, [x8, #-32]
 140:	sub	x8, x8, #0x10
 144:	cmp	x8, x0
 148:	b.eq	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>  // b.none
 14c:	bl	0 <_ZdlPv>
 150:	b	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>
 154:	ldr	x21, [x19]
 158:	add	x8, x19, #0x10
 15c:	cmp	x21, x8
 160:	b.eq	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>  // b.none
 164:	mov	x0, x21
 168:	bl	0 <free>
 16c:	str	x20, [x19]
 170:	str	w22, [x19, #12]
 174:	ldp	x20, x19, [sp, #48]
 178:	ldp	x22, x21, [sp, #32]
 17c:	ldr	x23, [sp, #16]
 180:	ldp	x29, x30, [sp], #64
 184:	ret

Disassembly of section .text._ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	ldp	x9, x8, [x0, #16]
  18:	sub	x9, x9, x8
  1c:	cmp	x9, #0x39
  20:	b.hi	38 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x38>  // b.pmore
  24:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  28:	add	x1, x1, #0x0
  2c:	mov	w2, #0x3a                  	// #58
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  34:	b	64 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x64>
  38:	adrp	x9, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  3c:	add	x9, x9, #0x0
  40:	ldur	q0, [x9, #42]
  44:	ldp	q2, q1, [x9, #16]
  48:	ldr	q3, [x9]
  4c:	stur	q0, [x8, #42]
  50:	stp	q2, q1, [x8, #16]
  54:	str	q3, [x8]
  58:	ldr	x8, [x0, #24]
  5c:	add	x8, x8, #0x3a
  60:	str	x8, [x0, #24]
  64:	ldrb	w20, [x19, #96]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldp	x9, x8, [x0, #16]
  70:	sub	x9, x9, x8
  74:	tbnz	w20, #0, 94 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x94>
  78:	cmp	x9, #0x82
  7c:	b.hi	d4 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0xd4>  // b.pmore
  80:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x83                  	// #131
  8c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  90:	bl	0 <abort>
  94:	cmp	x9, #0x26
  98:	b.hi	118 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x118>  // b.pmore
  9c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x27                  	// #39
  a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  ac:	ldrb	w8, [x19, #96]
  b0:	tbz	w8, #0, 144 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x144>
  b4:	ldr	x19, [x19]
  b8:	bl	0 <_ZN4llvm4dbgsEv>
  bc:	ldr	x8, [x19]
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	ldr	x8, [x8, #16]
  cc:	blr	x8
  d0:	bl	0 <abort>
  d4:	adrp	x9, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  d8:	add	x9, x9, #0x0
  dc:	ldp	q1, q0, [x9, #32]
  e0:	ldp	q2, q3, [x9]
  e4:	stp	q1, q0, [x8, #32]
  e8:	ldp	q0, q1, [x9, #96]
  ec:	stp	q2, q3, [x8]
  f0:	ldp	q2, q3, [x9, #64]
  f4:	mov	w9, #0x2964                	// #10596
  f8:	movk	w9, #0xa2e, lsl #16
  fc:	stur	w9, [x8, #127]
 100:	stp	q0, q1, [x8, #96]
 104:	stp	q2, q3, [x8, #64]
 108:	ldr	x8, [x0, #24]
 10c:	add	x8, x8, #0x83
 110:	str	x8, [x0, #24]
 114:	bl	0 <abort>
 118:	adrp	x9, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 11c:	add	x9, x9, #0x0
 120:	ldur	x10, [x9, #31]
 124:	ldp	q1, q0, [x9]
 128:	stur	x10, [x8, #31]
 12c:	stp	q1, q0, [x8]
 130:	ldr	x8, [x0, #24]
 134:	add	x8, x8, #0x27
 138:	str	x8, [x0, #24]
 13c:	ldrb	w8, [x19, #96]
 140:	tbnz	w8, #0, b4 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0xb4>
 144:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 148:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 14c:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x281                 	// #641
 160:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x25, [x0]
  20:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  24:	sub	x8, x25, x20
  28:	cmp	x8, x9
  2c:	b.eq	234 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x234>  // b.none
  30:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	asr	x9, x8, #5
  38:	movk	x10, #0xaaab
  3c:	cmp	x8, #0x0
  40:	mul	x9, x9, x10
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	csinc	x11, x9, xzr, ne  // ne = any
  4c:	movk	x8, #0x155, lsl #48
  50:	adds	x9, x11, x9
  54:	cset	w11, cs  // cs = hs, nlast
  58:	cmp	x9, x8
  5c:	cset	w12, hi  // hi = pmore
  60:	orr	w11, w11, w12
  64:	sub	x12, x1, x20
  68:	cmp	w11, #0x0
  6c:	csel	x26, x8, x9, ne  // ne = any
  70:	asr	x8, x12, #5
  74:	mov	x23, x2
  78:	mov	x19, x0
  7c:	mov	x21, x1
  80:	mul	x24, x8, x10
  84:	cbz	x26, 9c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x9c>
  88:	add	x8, x26, x26, lsl #1
  8c:	lsl	x0, x8, #5
  90:	bl	0 <_Znwm>
  94:	mov	x22, x0
  98:	b	a0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa0>
  9c:	mov	x22, xzr
  a0:	mov	w8, #0x60                  	// #96
  a4:	madd	x24, x24, x8, x22
  a8:	mov	x0, x24
  ac:	mov	x1, x23
  b0:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  b4:	ldur	q0, [x23, #24]
  b8:	cmp	x20, x21
  bc:	stur	q0, [x24, #24]
  c0:	ldr	x8, [x23, #88]
  c4:	ldur	q0, [x23, #72]
  c8:	ldur	q1, [x23, #56]
  cc:	ldur	q2, [x23, #40]
  d0:	str	x8, [x24, #88]
  d4:	stur	q0, [x24, #72]
  d8:	stur	q1, [x24, #56]
  dc:	stur	q2, [x24, #40]
  e0:	mov	x24, x22
  e4:	b.eq	174 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x174>  // b.none
  e8:	mov	x24, x22
  ec:	mov	x27, x20
  f0:	b	104 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x104>
  f4:	add	x27, x27, #0x60
  f8:	cmp	x27, x21
  fc:	add	x24, x24, #0x60
 100:	b.eq	174 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x174>  // b.none
 104:	ldr	q0, [x27]
 108:	str	q0, [x24]
 10c:	ldr	x8, [x27, #16]
 110:	str	x8, [x24, #16]
 114:	ldur	q0, [x27, #72]
 118:	ldr	x8, [x27, #88]
 11c:	ldur	q1, [x27, #40]
 120:	stp	xzr, xzr, [x27, #8]
 124:	str	xzr, [x27]
 128:	ldur	q2, [x27, #56]
 12c:	stur	q0, [x24, #72]
 130:	str	x8, [x24, #88]
 134:	stur	q1, [x24, #40]
 138:	ldur	q0, [x27, #24]
 13c:	stur	q2, [x24, #56]
 140:	stur	q0, [x24, #24]
 144:	ldp	x23, x28, [x27]
 148:	cmp	x23, x28
 14c:	b.eq	164 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x164>  // b.none
 150:	ldr	x0, [x23], #24
 154:	bl	0 <free>
 158:	cmp	x28, x23
 15c:	b.ne	150 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x150>  // b.any
 160:	ldr	x23, [x27]
 164:	cbz	x23, f4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf4>
 168:	mov	x0, x23
 16c:	bl	0 <_ZdlPv>
 170:	b	f4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf4>
 174:	cmp	x25, x21
 178:	b	184 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x184>
 17c:	add	x21, x21, #0x60
 180:	cmp	x21, x25
 184:	add	x24, x24, #0x60
 188:	b.eq	1fc <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1fc>  // b.none
 18c:	ldr	q0, [x21]
 190:	str	q0, [x24]
 194:	ldr	x8, [x21, #16]
 198:	str	x8, [x24, #16]
 19c:	ldur	q0, [x21, #72]
 1a0:	ldr	x8, [x21, #88]
 1a4:	ldur	q1, [x21, #40]
 1a8:	stp	xzr, xzr, [x21, #8]
 1ac:	str	xzr, [x21]
 1b0:	ldur	q2, [x21, #56]
 1b4:	stur	q0, [x24, #72]
 1b8:	str	x8, [x24, #88]
 1bc:	stur	q1, [x24, #40]
 1c0:	ldur	q0, [x21, #24]
 1c4:	stur	q2, [x24, #56]
 1c8:	stur	q0, [x24, #24]
 1cc:	ldp	x23, x27, [x21]
 1d0:	cmp	x23, x27
 1d4:	b.eq	1ec <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1ec>  // b.none
 1d8:	ldr	x0, [x23], #24
 1dc:	bl	0 <free>
 1e0:	cmp	x27, x23
 1e4:	b.ne	1d8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1d8>  // b.any
 1e8:	ldr	x23, [x21]
 1ec:	cbz	x23, 17c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x17c>
 1f0:	mov	x0, x23
 1f4:	bl	0 <_ZdlPv>
 1f8:	b	17c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x17c>
 1fc:	cbz	x20, 208 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x208>
 200:	mov	x0, x20
 204:	bl	0 <_ZdlPv>
 208:	mov	w8, #0x60                  	// #96
 20c:	madd	x8, x26, x8, x22
 210:	stp	x22, x24, [x19]
 214:	str	x8, [x19, #16]
 218:	ldp	x20, x19, [sp, #80]
 21c:	ldp	x22, x21, [sp, #64]
 220:	ldp	x24, x23, [sp, #48]
 224:	ldp	x26, x25, [sp, #32]
 228:	ldp	x28, x27, [sp, #16]
 22c:	ldp	x29, x30, [sp], #96
 230:	ret
 234:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 238:	add	x0, x0, #0x0
 23c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	stp	xzr, xzr, [x0]
  28:	subs	x0, x8, x9
  2c:	movk	x10, #0xaaab
  30:	asr	x8, x0, #3
  34:	mov	x21, x1
  38:	mul	x22, x8, x10
  3c:	str	xzr, [x19, #16]
  40:	b.eq	64 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x64>  // b.none
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x8, #0x5556
  4c:	movk	x8, #0x555, lsl #48
  50:	cmp	x22, x8
  54:	b.cs	128 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x128>  // b.hs, b.nlast
  58:	bl	0 <_Znwm>
  5c:	mov	x20, x0
  60:	b	68 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x68>
  64:	mov	x20, xzr
  68:	mov	w8, #0x18                  	// #24
  6c:	madd	x8, x22, x8, x20
  70:	stp	x20, x20, [x19]
  74:	str	x8, [x19, #16]
  78:	ldp	x23, x24, [x21]
  7c:	cmp	x23, x24
  80:	b.eq	10c <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x10c>  // b.none
  84:	adrp	x21, 0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_>
  88:	add	x21, x21, #0x0
  8c:	b	bc <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xbc>
  90:	mov	w1, #0x1                   	// #1
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  9c:	mov	x0, xzr
  a0:	stp	x0, x25, [x20]
  a4:	ldr	x1, [x23], #24
  a8:	mov	x2, x22
  ac:	bl	0 <memcpy>
  b0:	cmp	x24, x23
  b4:	add	x20, x20, #0x18
  b8:	b.eq	10c <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x10c>  // b.none
  bc:	stp	xzr, xzr, [x20]
  c0:	ldr	w8, [x23, #16]
  c4:	str	w8, [x20, #16]
  c8:	cbz	w8, fc <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xfc>
  cc:	ldr	w8, [x23, #16]
  d0:	add	w8, w8, #0x3f
  d4:	lsr	w25, w8, #6
  d8:	lsl	x22, x25, #3
  dc:	mov	x0, x22
  e0:	bl	0 <malloc>
  e4:	cbnz	x0, a0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xa0>
  e8:	cbnz	w25, 90 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x90>
  ec:	mov	w0, #0x1                   	// #1
  f0:	bl	0 <malloc>
  f4:	cbnz	x0, a0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xa0>
  f8:	b	90 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x90>
  fc:	stp	xzr, xzr, [x20], #24
 100:	add	x23, x23, #0x18
 104:	cmp	x24, x23
 108:	b.ne	bc <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xbc>  // b.any
 10c:	str	x20, [x19, #8]
 110:	ldp	x20, x19, [sp, #64]
 114:	ldp	x22, x21, [sp, #48]
 118:	ldp	x24, x23, [sp, #32]
 11c:	ldr	x25, [sp, #16]
 120:	ldp	x29, x30, [sp], #80
 124:	ret
 128:	bl	0 <_ZSt17__throw_bad_allocv>

TargetOptionsCommandFlags.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	str	x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	mov	x19, x8
  1c:	ldrb	w9, [x19, #16]
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [x19, #12]
  28:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  2c:	ldr	q0, [x8]
  30:	ldrh	w8, [x19]
  34:	and	w9, w9, #0xfc
  38:	strb	w9, [x19, #16]
  3c:	ldrb	w9, [x19, #8]
  40:	and	w8, w8, #0xfe00
  44:	orr	w8, w8, #0x10
  48:	strh	w8, [x19]
  4c:	and	w8, w9, #0xf8
  50:	orr	w8, w8, #0x1
  54:	strb	w8, [x19, #8]
  58:	ldr	w8, [x19, #24]
  5c:	add	x20, x19, #0x38
  60:	mov	x0, x20
  64:	str	wzr, [x19, #4]
  68:	and	w8, w8, #0xff800000
  6c:	orr	w8, w8, #0x8
  70:	str	xzr, [x19, #48]
  74:	str	wzr, [x19, #44]
  78:	stur	q0, [x19, #28]
  7c:	stp	wzr, w8, [x19, #20]
  80:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
  84:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  88:	add	x8, x8, #0x0
  8c:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  90:	add	x9, x9, #0x0
  94:	ldr	w10, [x8, #608]
  98:	ldrh	w11, [x19]
  9c:	ldrb	w12, [x9]
  a0:	ldrb	w13, [x9, #200]
  a4:	str	w10, [x19, #32]
  a8:	ldrb	w10, [x9, #400]
  ac:	and	w11, w11, #0xffffff81
  b0:	orr	w11, w11, w12, lsl #1
  b4:	ldrb	w12, [x9, #600]
  b8:	orr	w11, w11, w13, lsl #2
  bc:	orr	w10, w11, w10, lsl #3
  c0:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  c4:	orr	w10, w10, w12, lsl #5
  c8:	ldrb	w12, [x9, #800]
  cc:	ldrb	w13, [x9, #1000]
  d0:	ldr	w11, [x11]
  d4:	ldr	w9, [x8]
  d8:	orr	w8, w10, w12, lsl #4
  dc:	orr	w8, w8, w13, lsl #6
  e0:	str	w11, [x19, #48]
  e4:	strh	w8, [x19]
  e8:	cbz	w9, f0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0xf0>
  ec:	str	w9, [x19, #28]
  f0:	adrp	x21, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  f4:	add	x21, x21, #0x0
  f8:	ldrb	w14, [x21, #2600]
  fc:	ldr	w15, [x21, #3400]
 100:	and	w8, w8, #0xfffffe7f
 104:	ldrb	w9, [x19, #8]
 108:	adrp	x22, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 10c:	add	x22, x22, #0x0
 110:	ldrb	w10, [x19, #16]
 114:	orr	w8, w8, w14, lsl #7
 118:	ldrb	w14, [x21, #3200]
 11c:	str	w15, [x19, #4]
 120:	ldrb	w15, [x22]
 124:	ldr	w11, [x19, #24]
 128:	and	w9, w9, #0xfe
 12c:	mov	w12, #0x30                  	// #48
 130:	orr	w9, w9, w14
 134:	ldrb	w14, [x22, #200]
 138:	and	w10, w10, #0xfe
 13c:	movk	w12, #0xff8d, lsl #16
 140:	adrp	x13, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 144:	orr	w10, w10, w15
 148:	ldrh	w15, [x22, #872]
 14c:	and	w11, w11, w12
 150:	ldrb	w12, [x21, #2800]
 154:	ldr	w13, [x13]
 158:	orr	w11, w11, w14
 15c:	ldrb	w14, [x22, #400]
 160:	cmp	w15, #0x0
 164:	ldrb	w15, [x22, #600]
 168:	str	w13, [x19, #52]
 16c:	ldrb	w13, [x22, #1200]
 170:	orr	w8, w8, w12, lsl #8
 174:	ldr	w12, [x22, #800]
 178:	strb	w9, [x19, #8]
 17c:	ldrb	w9, [x22, #1000]
 180:	orr	w11, w11, w14, lsl #2
 184:	orr	w11, w11, w15, lsl #1
 188:	ldrb	w14, [x22, #1400]
 18c:	ubfiz	w12, w12, #6, #8
 190:	orr	w11, w11, w13, lsl #3
 194:	strh	w8, [x19]
 198:	ldrb	w8, [x22, #1600]
 19c:	eor	w10, w10, #0x1
 1a0:	orr	w11, w11, w12
 1a4:	strb	w10, [x19, #16]
 1a8:	ldrb	w10, [x22, #1800]
 1ac:	cset	w15, ne  // ne = any
 1b0:	orr	w9, w11, w9, lsl #14
 1b4:	ldrb	w13, [x22, #2000]
 1b8:	orr	w9, w9, w15, lsl #15
 1bc:	orr	w9, w9, w14, lsl #17
 1c0:	orr	w8, w9, w8, lsl #20
 1c4:	orr	w8, w8, w10, lsl #21
 1c8:	orr	w8, w8, w13, lsl #22
 1cc:	mov	x0, sp
 1d0:	str	w8, [x19, #24]
 1d4:	mov	x23, sp
 1d8:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 1dc:	ldrh	w9, [sp]
 1e0:	ldrb	w8, [x21]
 1e4:	ldrb	w12, [x21, #200]
 1e8:	mov	w10, #0xfd7e                	// #64894
 1ec:	ldrb	w13, [x21, #600]
 1f0:	ldr	w11, [x21, #400]
 1f4:	and	w9, w9, w10
 1f8:	orr	w8, w9, w8
 1fc:	orr	w8, w8, w12, lsl #7
 200:	orr	w8, w8, w13, lsl #9
 204:	add	x0, x23, #0x8
 208:	add	x1, x22, #0x978
 20c:	str	w11, [sp, #4]
 210:	strh	w8, [sp]
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 218:	ldrh	w8, [sp]
 21c:	ldrb	w9, [x21, #800]
 220:	ldrb	w10, [x21, #1000]
 224:	ldrb	w11, [x21, #1200]
 228:	and	w8, w8, #0xffffffe3
 22c:	orr	w8, w8, w9, lsl #2
 230:	orr	w8, w8, w10, lsl #3
 234:	orr	w8, w8, w11, lsl #4
 238:	mov	x1, sp
 23c:	mov	x0, x20
 240:	strh	w8, [sp]
 244:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 248:	ldp	x20, x21, [sp, #72]
 24c:	cmp	x20, x21
 250:	b.ne	2d0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2d0>  // b.any
 254:	cbz	x20, 260 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x260>
 258:	mov	x0, x20
 25c:	bl	0 <_ZdlPv>
 260:	ldr	x0, [sp, #40]
 264:	mov	x20, sp
 268:	add	x8, x20, #0x38
 26c:	cmp	x0, x8
 270:	b.eq	278 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x278>  // b.none
 274:	bl	0 <_ZdlPv>
 278:	ldr	x0, [sp, #8]
 27c:	add	x8, x20, #0x18
 280:	cmp	x0, x8
 284:	b.eq	28c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x28c>  // b.none
 288:	bl	0 <_ZdlPv>
 28c:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 290:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 294:	add	x9, x9, #0x0
 298:	ldr	w8, [x8]
 29c:	ldr	w10, [x9]
 2a0:	ldr	w9, [x9, #608]
 2a4:	ldp	x22, x21, [sp, #128]
 2a8:	ldr	x23, [sp, #112]
 2ac:	stp	w8, w10, [x19, #36]
 2b0:	str	w9, [x19, #44]
 2b4:	ldp	x20, x19, [sp, #144]
 2b8:	ldp	x29, x30, [sp, #96]
 2bc:	add	sp, sp, #0xa0
 2c0:	ret
 2c4:	add	x20, x20, #0x10
 2c8:	cmp	x20, x21
 2cc:	b.eq	2e4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2e4>  // b.none
 2d0:	ldr	x0, [x20], #16
 2d4:	cmp	x0, x20
 2d8:	b.eq	2c4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2c4>  // b.none
 2dc:	bl	0 <_ZdlPv>
 2e0:	b	2c4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2c4>
 2e4:	ldr	x20, [sp, #72]
 2e8:	cbnz	x20, 258 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x258>
 2ec:	b	260 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x260>

00000000000002f0 <_ZN3lld24getRelocModelFromCMModelEv>:
 2f0:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2f4:	add	x8, x8, #0x0
 2f8:	ldrh	w9, [x8]
 2fc:	ldr	w8, [x8, #128]
 300:	cmp	w9, #0x0
 304:	and	x9, x8, #0xffffff00
 308:	and	w8, w8, #0xff
 30c:	csel	w8, wzr, w8, eq  // eq = none
 310:	cset	w10, ne  // ne = any
 314:	orr	x0, x8, x9
 318:	bfi	x0, x10, #32, #1
 31c:	ret

0000000000000320 <_ZN3lld23getCodeModelFromCMModelEv>:
 320:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 324:	add	x8, x8, #0x0
 328:	ldrh	w9, [x8]
 32c:	ldr	w8, [x8, #128]
 330:	cmp	w9, #0x0
 334:	and	x9, x8, #0xffffff00
 338:	and	w8, w8, #0xff
 33c:	csel	w8, wzr, w8, eq  // eq = none
 340:	cset	w10, ne  // ne = any
 344:	orr	x0, x8, x9
 348:	bfi	x0, x10, #32, #1
 34c:	ret

0000000000000350 <_ZN3lld9getCPUStrB5cxx11Ev>:
 350:	stp	x29, x30, [sp, #-48]!
 354:	str	x21, [sp, #16]
 358:	stp	x20, x19, [sp, #32]
 35c:	mov	x29, sp
 360:	adrp	x21, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 364:	add	x21, x21, #0x0
 368:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 36c:	add	x1, x1, #0x0
 370:	mov	x0, x21
 374:	mov	x19, x8
 378:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 37c:	cbz	w0, 3d4 <_ZN3lld9getCPUStrB5cxx11Ev+0x84>
 380:	ldp	x20, x21, [x21]
 384:	add	x0, x19, #0x10
 388:	str	x0, [x19]
 38c:	cbnz	x20, 394 <_ZN3lld9getCPUStrB5cxx11Ev+0x44>
 390:	cbnz	x21, 440 <_ZN3lld9getCPUStrB5cxx11Ev+0xf0>
 394:	cmp	x21, #0x10
 398:	str	x21, [x29, #24]
 39c:	b.cc	3bc <_ZN3lld9getCPUStrB5cxx11Ev+0x6c>  // b.lo, b.ul, b.last
 3a0:	add	x1, x29, #0x18
 3a4:	mov	x0, x19
 3a8:	mov	x2, xzr
 3ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 3b0:	ldr	x8, [x29, #24]
 3b4:	str	x0, [x19]
 3b8:	str	x8, [x19, #16]
 3bc:	cbz	x21, 408 <_ZN3lld9getCPUStrB5cxx11Ev+0xb8>
 3c0:	cmp	x21, #0x1
 3c4:	b.ne	3fc <_ZN3lld9getCPUStrB5cxx11Ev+0xac>  // b.any
 3c8:	ldrb	w8, [x20]
 3cc:	strb	w8, [x0]
 3d0:	b	408 <_ZN3lld9getCPUStrB5cxx11Ev+0xb8>
 3d4:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
 3d8:	mov	x20, x0
 3dc:	add	x0, x19, #0x10
 3e0:	str	x0, [x19]
 3e4:	cbz	x20, 428 <_ZN3lld9getCPUStrB5cxx11Ev+0xd8>
 3e8:	mov	x21, x1
 3ec:	cmp	x1, #0x10
 3f0:	str	x1, [x29, #24]
 3f4:	b.cc	3bc <_ZN3lld9getCPUStrB5cxx11Ev+0x6c>  // b.lo, b.ul, b.last
 3f8:	b	3a0 <_ZN3lld9getCPUStrB5cxx11Ev+0x50>
 3fc:	mov	x1, x20
 400:	mov	x2, x21
 404:	bl	0 <memcpy>
 408:	ldr	x8, [x29, #24]
 40c:	ldr	x9, [x19]
 410:	str	x8, [x19, #8]
 414:	strb	wzr, [x9, x8]
 418:	ldp	x20, x19, [sp, #32]
 41c:	ldr	x21, [sp, #16]
 420:	ldp	x29, x30, [sp], #48
 424:	ret
 428:	str	xzr, [x19, #8]
 42c:	strb	wzr, [x19, #16]
 430:	ldp	x20, x19, [sp, #32]
 434:	ldr	x21, [sp, #16]
 438:	ldp	x29, x30, [sp], #48
 43c:	ret
 440:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 444:	add	x0, x0, #0x0
 448:	bl	0 <_ZSt19__throw_logic_errorPKc>

000000000000044c <_ZN3lld9getMAttrsB5cxx11Ev>:
 44c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 450:	add	x1, x1, #0x0
 454:	mov	x0, x8
 458:	b	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x20
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZTVN4llvm2cl5aliasE>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x19, x0
  74:	str	wzr, [x0, #120]
  78:	add	x9, x9, #0x10
  7c:	str	d0, [x0, #72]
  80:	str	x9, [x0]
  84:	str	x8, [x0, #64]
  88:	str	xzr, [x0, #136]
  8c:	mov	x0, x1
  90:	mov	x20, x3
  94:	mov	x21, x2
  98:	mov	x22, x1
  9c:	bl	0 <strlen>
  a0:	mov	x2, x0
  a4:	mov	x0, x19
  a8:	mov	x1, x22
  ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  b0:	ldr	q0, [x21]
  b4:	ldr	x8, [x19, #136]
  b8:	str	q0, [x19, #32]
  bc:	ldr	x20, [x20]
  c0:	cbz	x8, f4 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xf4>
  c4:	adrp	x8, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c8:	add	x8, x8, #0x0
  cc:	mov	w9, #0x103                 	// #259
  d0:	stp	x8, xzr, [sp, #8]
  d4:	strh	w9, [sp, #24]
  d8:	bl	0 <_ZN4llvm4errsEv>
  dc:	mov	x4, x0
  e0:	add	x1, sp, #0x8
  e4:	mov	x0, x19
  e8:	mov	x2, xzr
  ec:	mov	x3, xzr
  f0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  f4:	mov	x0, x19
  f8:	str	x20, [x19, #136]
  fc:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 100:	ldp	x20, x19, [sp, #64]
 104:	ldp	x22, x21, [sp, #48]
 108:	ldp	x29, x30, [sp, #32]
 10c:	add	sp, sp, #0x50
 110:	ret

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  14:	ldr	x0, [x0, #104]
  18:	ldr	x8, [x19, #96]
  1c:	ldr	x9, [x9]
  20:	cmp	x0, x8
  24:	add	x9, x9, #0x10
  28:	str	x9, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6OptionD2Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x8, [x19, #88]
  38:	ldr	x0, [x19, #64]
  3c:	add	x9, x19, #0x50
  40:	add	x8, x8, #0x1
  44:	cmp	x0, x9
  48:	str	x8, [x19, #88]
  4c:	b.eq	5c <_ZN4llvm2cl6OptionD2Ev+0x5c>  // b.none
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <free>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  10:	ldr	x8, [x0, #240]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xe0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x8, x19, #0x98
  64:	cmp	x0, x8
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  74:	ldp	x8, x0, [x19, #96]
  78:	ldr	x9, [x9]
  7c:	cmp	x0, x8
  80:	add	x9, x9, #0x10
  84:	str	x9, [x19]
  88:	b.eq	90 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x90>  // b.none
  8c:	bl	0 <free>
  90:	ldr	x8, [x19, #88]
  94:	ldr	x0, [x19, #64]
  98:	add	x9, x19, #0x50
  9c:	add	x8, x8, #0x1
  a0:	cmp	x0, x9
  a4:	str	x8, [x19, #88]
  a8:	b.eq	b8 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0xb8>  // b.none
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #32
  b4:	b	0 <free>
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #32
  c0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x1
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x20, x0
  74:	mov	x19, x4
  78:	add	x9, x9, #0x10
  7c:	str	x9, [x0]
  80:	adrp	x9, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  84:	ldr	x9, [x9]
  88:	str	x8, [x0, #64]
  8c:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  90:	add	x8, x8, #0x0
  94:	add	x9, x9, #0x10
  98:	stp	xzr, x9, [x0, #176]
  9c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  a0:	add	x9, x9, #0x0
  a4:	str	wzr, [x0, #120]
  a8:	str	d0, [x0, #72]
  ac:	stp	xzr, xzr, [x0, #136]
  b0:	stp	xzr, xzr, [x0, #152]
  b4:	str	xzr, [x0, #168]
  b8:	stp	x8, x9, [x0, #208]
  bc:	mov	x0, x1
  c0:	mov	x21, x3
  c4:	mov	x22, x2
  c8:	mov	x23, x1
  cc:	bl	0 <strlen>
  d0:	mov	x2, x0
  d4:	mov	x0, x20
  d8:	mov	x1, x23
  dc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  e0:	ldr	w8, [x22]
  e4:	cmp	w8, #0x8
  e8:	b.ne	104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x104>  // b.any
  ec:	ldr	x8, [x20, #24]
  f0:	cmp	x8, #0x1
  f4:	b.ne	13c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x13c>  // b.any
  f8:	ldrh	w8, [x20, #10]
  fc:	orr	w8, w8, #0x1000
 100:	b	110 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x110>
 104:	ldrh	w9, [x20, #10]
 108:	ubfiz	w8, w8, #9, #5
 10c:	orr	w8, w9, w8
 110:	strh	w8, [x20, #10]
 114:	ldr	q0, [x21]
 118:	mov	x0, x20
 11c:	ldr	x23, [sp, #16]
 120:	str	q0, [x20, #32]
 124:	ldr	q0, [x19]
 128:	str	q0, [x20, #48]
 12c:	ldp	x20, x19, [sp, #48]
 130:	ldp	x22, x21, [sp, #32]
 134:	ldp	x29, x30, [sp], #64
 138:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 13c:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 140:	adrp	x1, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 144:	adrp	x3, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x50e                 	// #1294
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xb8>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	d8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xd8>  // b.none
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <free>
  ac:	add	x20, x20, #0x10
  b0:	cmp	x20, x21
  b4:	b.eq	cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xcc>  // b.none
  b8:	ldr	x0, [x20], #16
  bc:	cmp	x0, x20
  c0:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>  // b.none
  c4:	bl	0 <_ZdlPv>
  c8:	b	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>
  cc:	ldr	x20, [x19, #136]
  d0:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x58>
  d4:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	x8, [x22]
 118:	ldr	w9, [x8]
 11c:	strb	w25, [x19, #156]
 120:	str	w9, [x19, #136]
 124:	ldr	w8, [x8]
 128:	str	w8, [x19, #152]
 12c:	ldr	q0, [x21]
 130:	str	q0, [x19, #32]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	mov	x21, x1
  28:	subs	x0, x8, x9
  2c:	asr	x22, x0, #5
  30:	str	xzr, [x19, #16]
  34:	b.eq	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.none
  38:	lsr	x8, x22, #58
  3c:	cbnz	x8, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x110>
  40:	bl	0 <_Znwm>
  44:	mov	x20, x0
  48:	b	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x50>
  4c:	mov	x20, xzr
  50:	add	x8, x20, x22, lsl #5
  54:	stp	x20, x20, [x19]
  58:	str	x8, [x19, #16]
  5c:	ldp	x23, x24, [x21]
  60:	cmp	x23, x24
  64:	b.ne	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xb0>  // b.any
  68:	str	x20, [x19, #8]
  6c:	ldp	x20, x19, [sp, #64]
  70:	ldp	x22, x21, [sp, #48]
  74:	ldp	x24, x23, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x50
  80:	ret
  84:	mov	x1, x21
  88:	mov	x2, x22
  8c:	bl	0 <memcpy>
  90:	ldr	x8, [sp, #8]
  94:	ldr	x9, [x20]
  98:	add	x23, x23, #0x20
  9c:	cmp	x23, x24
  a0:	str	x8, [x20, #8]
  a4:	add	x20, x20, #0x20
  a8:	strb	wzr, [x9, x8]
  ac:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x68>  // b.none
  b0:	add	x0, x20, #0x10
  b4:	str	x0, [x20]
  b8:	ldp	x21, x22, [x23]
  bc:	cbnz	x21, c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xc4>
  c0:	cbnz	x22, 104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x104>
  c4:	cmp	x22, #0x10
  c8:	str	x22, [sp, #8]
  cc:	b.cc	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xec>  // b.lo, b.ul, b.last
  d0:	add	x1, sp, #0x8
  d4:	mov	x0, x20
  d8:	mov	x2, xzr
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e0:	str	x0, [x20]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x8, [x20, #16]
  ec:	cbz	x22, 90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
  f0:	cmp	x22, #0x1
  f4:	b.ne	84 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x84>  // b.any
  f8:	ldrb	w8, [x21]
  fc:	strb	w8, [x0]
 100:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
 104:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 110:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #40]
   c:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  10:	ldrb	w8, [x0, #40]
  14:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  18:	ldr	x2, [x0, #16]
  1c:	ldr	x8, [x1, #16]
  20:	cmp	x2, x8
  24:	b.ne	54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>  // b.any
  28:	cbz	x2, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  2c:	ldr	x1, [x1, #8]
  30:	ldr	x0, [x0, #8]
  34:	bl	0 <bcmp>
  38:	cmp	w0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	ldp	x29, x30, [sp], #16
  44:	ret
  48:	mov	w0, wzr
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	w0, #0x1                   	// #1
  58:	ldp	x29, x30, [sp], #16
  5c:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	x19, x0
  24:	mov	x8, sp
  28:	mov	w20, w1
  2c:	add	x24, x8, #0x10
  30:	add	x0, x0, #0xb8
  34:	mov	x6, sp
  38:	mov	x1, x19
  3c:	strb	wzr, [sp, #16]
  40:	stp	x24, xzr, [sp]
  44:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  48:	tbz	w0, #0, 84 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x84>
  4c:	mov	w19, #0x1                   	// #1
  50:	ldr	x0, [sp]
  54:	cmp	x0, x24
  58:	b.eq	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x60>  // b.none
  5c:	bl	0 <_ZdlPv>
  60:	mov	w0, w19
  64:	ldp	x20, x19, [sp, #112]
  68:	ldp	x22, x21, [sp, #96]
  6c:	ldp	x24, x23, [sp, #80]
  70:	ldp	x26, x25, [sp, #64]
  74:	ldr	x27, [sp, #48]
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x80
  80:	ret
  84:	ldp	x21, x8, [x19, #144]
  88:	cmp	x21, x8
  8c:	b.eq	e4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xe4>  // b.none
  90:	add	x0, x21, #0x10
  94:	str	x0, [x21]
  98:	ldp	x22, x23, [sp]
  9c:	cbnz	x22, a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa4>
  a0:	cbnz	x23, 228 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x228>
  a4:	cmp	x23, #0x10
  a8:	str	x23, [x29, #24]
  ac:	b.cc	cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xcc>  // b.lo, b.ul, b.last
  b0:	add	x1, x29, #0x18
  b4:	mov	x0, x21
  b8:	mov	x2, xzr
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c0:	str	x0, [x21]
  c4:	ldr	x8, [x29, #24]
  c8:	str	x8, [x21, #16]
  cc:	cbz	x23, 104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x104>
  d0:	cmp	x23, #0x1
  d4:	b.ne	f8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xf8>  // b.any
  d8:	ldrb	w8, [x22]
  dc:	strb	w8, [x0]
  e0:	b	104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x104>
  e4:	add	x0, x19, #0x88
  e8:	mov	x2, sp
  ec:	mov	x1, x21
  f0:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  f4:	b	120 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x120>
  f8:	mov	x1, x22
  fc:	mov	x2, x23
 100:	bl	0 <memcpy>
 104:	ldr	x8, [x29, #24]
 108:	ldr	x9, [x21]
 10c:	str	x8, [x21, #8]
 110:	strb	wzr, [x9, x8]
 114:	ldr	x8, [x19, #144]
 118:	add	x8, x8, #0x20
 11c:	str	x8, [x19, #144]
 120:	mov	x25, x19
 124:	ldr	x10, [x25, #176]!
 128:	sturh	w20, [x25, #-164]
 12c:	mov	x9, x25
 130:	ldr	x8, [x9, #-8]!
 134:	cmp	x8, x10
 138:	b.eq	174 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x174>  // b.none
 13c:	str	w20, [x8], #4
 140:	mov	x25, x9
 144:	str	x8, [x25]
 148:	ldr	x8, [x19, #208]
 14c:	cbz	x8, 20c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x20c>
 150:	ldr	x8, [x19, #216]
 154:	add	x0, x19, #0xc0
 158:	mov	x1, sp
 15c:	blr	x8
 160:	mov	w19, wzr
 164:	ldr	x0, [sp]
 168:	cmp	x0, x24
 16c:	b.ne	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x5c>  // b.any
 170:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x60>
 174:	ldr	x21, [x19, #160]
 178:	sub	x22, x8, x21
 17c:	mov	x8, #0x7ffffffffffffffc    	// #9223372036854775804
 180:	cmp	x22, x8
 184:	b.eq	234 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x234>  // b.none
 188:	asr	x27, x22, #2
 18c:	cmp	x22, #0x0
 190:	csinc	x8, x27, xzr, ne  // ne = any
 194:	adds	x8, x8, x27
 198:	lsr	x10, x8, #61
 19c:	cset	w9, cs  // cs = hs, nlast
 1a0:	cmp	x10, #0x0
 1a4:	cset	w10, ne  // ne = any
 1a8:	orr	w9, w9, w10
 1ac:	cmp	w9, #0x0
 1b0:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
 1b4:	csel	x26, x9, x8, ne  // ne = any
 1b8:	cbz	x26, 210 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x210>
 1bc:	lsl	x0, x26, #2
 1c0:	bl	0 <_Znwm>
 1c4:	mov	x23, x0
 1c8:	add	x27, x23, x27, lsl #2
 1cc:	cmp	x22, #0x1
 1d0:	str	w20, [x27]
 1d4:	b.lt	1e8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1e8>  // b.tstop
 1d8:	mov	x0, x23
 1dc:	mov	x1, x21
 1e0:	mov	x2, x22
 1e4:	bl	0 <memmove>
 1e8:	add	x20, x27, #0x4
 1ec:	cbz	x21, 1f8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1f8>
 1f0:	mov	x0, x21
 1f4:	bl	0 <_ZdlPv>
 1f8:	add	x8, x23, x26, lsl #2
 1fc:	stp	x23, x20, [x19, #160]
 200:	str	x8, [x25]
 204:	ldr	x8, [x19, #208]
 208:	cbnz	x8, 150 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x150>
 20c:	bl	0 <_ZSt25__throw_bad_function_callv>
 210:	mov	x23, xzr
 214:	add	x27, x23, x27, lsl #2
 218:	cmp	x22, #0x1
 21c:	str	w20, [x27]
 220:	b.ge	1d8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1d8>  // b.tcont
 224:	b	1e8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1e8>
 228:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>
 234:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 238:	add	x0, x0, #0x0
 23c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	c0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xc0>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xa0>  // b.none
  9c:	bl	0 <free>
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZdlPv>
  b4:	add	x20, x20, #0x10
  b8:	cmp	x20, x21
  bc:	b.eq	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xd4>  // b.none
  c0:	ldr	x0, [x20], #16
  c4:	cmp	x0, x20
  c8:	b.eq	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	b	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>
  d4:	ldr	x20, [x19, #136]
  d8:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>
  dc:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xb8
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #160]
  14:	mov	x19, x0
  18:	cmp	x9, x8
  1c:	b.eq	24 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x24>  // b.none
  20:	str	x8, [x19, #168]
  24:	ldp	x20, x21, [x19, #136]
  28:	cmp	x21, x20
  2c:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  30:	mov	x22, x20
  34:	b	44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x44>
  38:	add	x22, x22, #0x10
  3c:	cmp	x22, x21
  40:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x58>  // b.none
  44:	ldr	x0, [x22], #16
  48:	cmp	x0, x22
  4c:	b.eq	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.none
  50:	bl	0 <_ZdlPv>
  54:	b	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>
  58:	str	x20, [x19, #144]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_:

0000000000000000 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	add	x8, sp, #0x8
  18:	mov	x20, x6
  1c:	add	x19, x8, #0x10
  20:	str	x19, [sp, #8]
  24:	cbz	x4, 74 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x74>
  28:	mov	x21, x5
  2c:	mov	x22, x4
  30:	cmp	x5, #0x10
  34:	mov	x0, x19
  38:	stur	x5, [x29, #-8]
  3c:	b.cc	5c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x5c>  // b.lo, b.ul, b.last
  40:	add	x0, sp, #0x8
  44:	sub	x1, x29, #0x8
  48:	mov	x2, xzr
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	ldur	x8, [x29, #-8]
  54:	str	x0, [sp, #8]
  58:	str	x8, [sp, #24]
  5c:	cbz	x21, 8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  60:	cmp	x21, #0x1
  64:	b.ne	80 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x80>  // b.any
  68:	ldrb	w8, [x22]
  6c:	strb	w8, [x0]
  70:	b	8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  74:	str	xzr, [sp, #16]
  78:	strb	wzr, [sp, #24]
  7c:	b	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>
  80:	mov	x1, x22
  84:	mov	x2, x21
  88:	bl	0 <memcpy>
  8c:	ldur	x8, [x29, #-8]
  90:	ldr	x9, [sp, #8]
  94:	str	x8, [sp, #16]
  98:	strb	wzr, [x9, x8]
  9c:	ldr	x8, [sp, #8]
  a0:	cmp	x8, x19
  a4:	b.eq	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>  // b.none
  a8:	mov	x11, x20
  ac:	ldr	x10, [x20]
  b0:	ldr	x9, [x11, #16]!
  b4:	str	x8, [x20]
  b8:	ldur	q0, [sp, #16]
  bc:	cmp	x10, x11
  c0:	csel	x8, xzr, x10, eq  // eq = none
  c4:	stur	q0, [x20, #8]
  c8:	cbz	x8, 118 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x118>
  cc:	str	x8, [sp, #8]
  d0:	str	x9, [sp, #24]
  d4:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
  d8:	ldr	x2, [sp, #16]
  dc:	cbz	x2, 100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  e0:	ldr	x0, [x20]
  e4:	cmp	x2, #0x1
  e8:	b.ne	f8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xf8>  // b.any
  ec:	ldrb	w8, [sp, #24]
  f0:	strb	w8, [x0]
  f4:	b	100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  f8:	mov	x1, x19
  fc:	bl	0 <memcpy>
 100:	ldr	x8, [sp, #16]
 104:	ldr	x9, [x20]
 108:	str	x8, [x20, #8]
 10c:	strb	wzr, [x9, x8]
 110:	ldr	x8, [sp, #8]
 114:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
 118:	mov	x8, x19
 11c:	str	x19, [sp, #8]
 120:	str	xzr, [sp, #16]
 124:	strb	wzr, [x8]
 128:	ldr	x0, [sp, #8]
 12c:	cmp	x0, x19
 130:	b.eq	138 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x138>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	ldp	x20, x19, [sp, #80]
 13c:	ldp	x22, x21, [sp, #64]
 140:	ldp	x29, x30, [sp, #48]
 144:	mov	w0, wzr
 148:	add	sp, sp, #0x60
 14c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	ldp	x20, x26, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x26, x20
  2c:	cmp	x8, x9
  30:	b.eq	21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>  // b.none
  34:	asr	x9, x8, #5
  38:	cmp	x8, #0x0
  3c:	csinc	x10, x9, xzr, ne  // ne = any
  40:	adds	x9, x10, x9
  44:	lsr	x11, x9, #58
  48:	cset	w10, cs  // cs = hs, nlast
  4c:	cmp	x11, #0x0
  50:	cset	w11, ne  // ne = any
  54:	orr	w10, w10, w11
  58:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	w10, #0x0
  60:	csel	x27, x8, x9, ne  // ne = any
  64:	sub	x8, x1, x20
  68:	mov	x25, x2
  6c:	mov	x19, x0
  70:	mov	x21, x1
  74:	asr	x28, x8, #5
  78:	cbz	x27, 8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  7c:	lsl	x0, x27, #5
  80:	bl	0 <_Znwm>
  84:	mov	x22, x0
  88:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  8c:	mov	x22, xzr
  90:	add	x23, x22, x28, lsl #5
  94:	add	x0, x23, #0x10
  98:	str	x0, [x23]
  9c:	ldp	x24, x25, [x25]
  a0:	cbnz	x24, a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  a4:	cbnz	x25, 228 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x228>
  a8:	cmp	x25, #0x10
  ac:	str	x25, [sp, #8]
  b0:	b.cc	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.lo, b.ul, b.last
  b4:	add	x1, sp, #0x8
  b8:	mov	x0, x23
  bc:	mov	x2, xzr
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c4:	str	x0, [x23]
  c8:	ldr	x8, [sp, #8]
  cc:	add	x9, x22, x28, lsl #5
  d0:	str	x8, [x9, #16]
  d4:	cbz	x25, f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  d8:	cmp	x25, #0x1
  dc:	b.ne	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xec>  // b.any
  e0:	ldrb	w8, [x24]
  e4:	strb	w8, [x0]
  e8:	b	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  ec:	mov	x1, x24
  f0:	mov	x2, x25
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #8]
  fc:	add	x9, x22, x28, lsl #5
 100:	cmp	x20, x21
 104:	str	x8, [x9, #8]
 108:	ldr	x9, [x23]
 10c:	strb	wzr, [x9, x8]
 110:	mov	x8, x22
 114:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 118:	add	x8, x22, #0x10
 11c:	add	x9, x20, #0x10
 120:	b	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>
 124:	stur	x10, [x8, #-16]
 128:	ldr	x10, [x9]
 12c:	str	x10, [x8]
 130:	ldur	x10, [x9, #-8]
 134:	add	x11, x9, #0x10
 138:	cmp	x11, x21
 13c:	stur	x10, [x8, #-8]
 140:	stp	x9, xzr, [x9, #-16]
 144:	strb	wzr, [x9], #32
 148:	add	x8, x8, #0x20
 14c:	b.eq	16c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x16c>  // b.none
 150:	stur	x8, [x8, #-16]
 154:	ldur	x10, [x9, #-16]
 158:	cmp	x10, x9
 15c:	b.ne	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.any
 160:	ldr	q0, [x10]
 164:	str	q0, [x8]
 168:	b	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>
 16c:	sub	x8, x8, #0x10
 170:	cmp	x26, x21
 174:	b.eq	1e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e0>  // b.none
 178:	mov	x9, xzr
 17c:	b	1b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b0>
 180:	str	x13, [x11, #32]
 184:	ldr	x12, [x12, #16]
 188:	str	x12, [x11, #48]
 18c:	ldur	x11, [x10, #-8]
 190:	add	x13, x10, #0x10
 194:	add	x12, x8, x9
 198:	cmp	x13, x26
 19c:	add	x9, x9, #0x20
 1a0:	str	x11, [x12, #40]
 1a4:	stp	x10, xzr, [x10, #-16]
 1a8:	strb	wzr, [x10]
 1ac:	b.eq	1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>  // b.none
 1b0:	add	x11, x8, x9
 1b4:	add	x10, x11, #0x30
 1b8:	add	x12, x21, x9
 1bc:	str	x10, [x11, #32]
 1c0:	mov	x10, x12
 1c4:	ldr	x13, [x10], #16
 1c8:	cmp	x13, x10
 1cc:	b.ne	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.any
 1d0:	ldr	q0, [x13]
 1d4:	str	q0, [x11, #48]
 1d8:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
 1dc:	add	x8, x8, x9
 1e0:	add	x21, x8, #0x20
 1e4:	cbz	x20, 1f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f0>
 1e8:	mov	x0, x20
 1ec:	bl	0 <_ZdlPv>
 1f0:	add	x8, x22, x27, lsl #5
 1f4:	stp	x22, x21, [x19]
 1f8:	str	x8, [x19, #16]
 1fc:	ldp	x20, x19, [sp, #96]
 200:	ldp	x22, x21, [sp, #80]
 204:	ldp	x24, x23, [sp, #64]
 208:	ldp	x26, x25, [sp, #48]
 20c:	ldp	x28, x27, [sp, #32]
 210:	ldp	x29, x30, [sp, #16]
 214:	add	sp, sp, #0x70
 218:	ret
 21c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZSt20__throw_length_errorPKc>
 228:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_4EABIEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsaSEOS0_:

0000000000000000 <_ZN4llvm15MCTargetOptionsaSEOS0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x1]
  14:	mov	x20, x1
  18:	add	x9, x20, #0x18
  1c:	mov	x19, x0
  20:	str	x8, [x0]
  24:	ldr	x1, [x1, #8]
  28:	cmp	x1, x9
  2c:	b.eq	48 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x48>  // b.none
  30:	ldr	x8, [x19, #8]
  34:	add	x10, x19, #0x18
  38:	cmp	x8, x10
  3c:	b.eq	68 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x68>  // b.none
  40:	ldr	x10, [x19, #24]
  44:	b	6c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x6c>
  48:	ldr	x2, [x20, #16]
  4c:	cbz	x2, a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  50:	ldr	x0, [x19, #8]
  54:	cmp	x2, #0x1
  58:	b.ne	9c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x9c>  // b.any
  5c:	ldrb	w8, [x1]
  60:	strb	w8, [x0]
  64:	b	a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  68:	mov	x8, xzr
  6c:	str	x1, [x19, #8]
  70:	ldr	x11, [x20, #16]
  74:	str	x11, [x19, #16]
  78:	ldr	x11, [x20, #24]
  7c:	str	x11, [x19, #24]
  80:	cbz	x8, 90 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x90>
  84:	str	x8, [x20, #8]
  88:	str	x10, [x20, #24]
  8c:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  90:	mov	x8, x9
  94:	str	x9, [x20, #8]
  98:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  9c:	bl	0 <memcpy>
  a0:	ldr	x8, [x20, #16]
  a4:	ldr	x9, [x19, #8]
  a8:	str	x8, [x19, #16]
  ac:	strb	wzr, [x9, x8]
  b0:	ldr	x8, [x20, #8]
  b4:	str	xzr, [x20, #16]
  b8:	strb	wzr, [x8]
  bc:	ldr	x1, [x20, #40]
  c0:	add	x9, x20, #0x38
  c4:	cmp	x1, x9
  c8:	b.eq	e4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xe4>  // b.none
  cc:	ldr	x8, [x19, #40]
  d0:	add	x10, x19, #0x38
  d4:	cmp	x8, x10
  d8:	b.eq	104 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x104>  // b.none
  dc:	ldr	x10, [x19, #56]
  e0:	b	108 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x108>
  e4:	ldr	x2, [x20, #48]
  e8:	cbz	x2, 13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
  ec:	ldr	x0, [x19, #40]
  f0:	cmp	x2, #0x1
  f4:	b.ne	138 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x138>  // b.any
  f8:	ldrb	w8, [x1]
  fc:	strb	w8, [x0]
 100:	b	13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
 104:	mov	x8, xzr
 108:	str	x1, [x19, #40]
 10c:	ldr	x11, [x20, #48]
 110:	str	x11, [x19, #48]
 114:	ldr	x11, [x20, #56]
 118:	str	x11, [x19, #56]
 11c:	cbz	x8, 12c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x12c>
 120:	str	x8, [x20, #40]
 124:	str	x10, [x20, #56]
 128:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 12c:	mov	x8, x9
 130:	str	x9, [x20, #40]
 134:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 138:	bl	0 <memcpy>
 13c:	ldr	x8, [x20, #48]
 140:	ldr	x9, [x19, #40]
 144:	str	x8, [x19, #48]
 148:	strb	wzr, [x9, x8]
 14c:	ldr	x8, [x20, #40]
 150:	str	xzr, [x20, #48]
 154:	strb	wzr, [x8]
 158:	ldur	q0, [x20, #72]
 15c:	ldp	x21, x22, [x19, #72]
 160:	stur	q0, [x19, #72]
 164:	ldr	x8, [x20, #88]
 168:	cmp	x22, x21
 16c:	str	x8, [x19, #88]
 170:	stp	xzr, xzr, [x20, #72]
 174:	str	xzr, [x20, #88]
 178:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 17c:	mov	x20, x21
 180:	b	190 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x190>
 184:	add	x20, x20, #0x10
 188:	cmp	x20, x22
 18c:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 190:	ldr	x0, [x20], #16
 194:	cmp	x0, x20
 198:	b.eq	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>  // b.none
 19c:	bl	0 <_ZdlPv>
 1a0:	b	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>
 1a4:	cbz	x21, 1b0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1b0>
 1a8:	mov	x0, x21
 1ac:	bl	0 <_ZdlPv>
 1b0:	mov	x0, x19
 1b4:	ldp	x20, x19, [sp, #32]
 1b8:	ldp	x22, x21, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #48
 1c0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #9]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #9]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldrb	w8, [x0, #8]
  14:	ldrb	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #24]
  14:	mov	x19, x0
  18:	cbz	x8, 74 <_ZN4llvm2cl5alias4doneEv+0x74>
  1c:	ldr	x8, [x19, #136]
  20:	cbz	x8, ac <_ZN4llvm2cl5alias4doneEv+0xac>
  24:	ldp	w8, w9, [x19, #116]
  28:	add	x20, x19, #0x58
  2c:	cmp	w8, w9
  30:	b.ne	ec <_ZN4llvm2cl5alias4doneEv+0xec>  // b.any
  34:	ldr	x8, [x19, #136]
  38:	add	x1, x8, #0x58
  3c:	cmp	x1, x20
  40:	b.eq	50 <_ZN4llvm2cl5alias4doneEv+0x50>  // b.none
  44:	mov	x0, x20
  48:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  4c:	ldr	x8, [x19, #136]
  50:	add	x0, x19, #0x40
  54:	add	x1, x8, #0x40
  58:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  64:	ldp	x20, x19, [sp, #48]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x40
  70:	ret
  74:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  78:	add	x8, x8, #0x0
  7c:	mov	w9, #0x103                 	// #259
  80:	stp	x8, xzr, [sp, #8]
  84:	strh	w9, [sp, #24]
  88:	bl	0 <_ZN4llvm4errsEv>
  8c:	mov	x4, x0
  90:	add	x1, sp, #0x8
  94:	mov	x0, x19
  98:	mov	x2, xzr
  9c:	mov	x3, xzr
  a0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  a4:	ldr	x8, [x19, #136]
  a8:	cbnz	x8, 24 <_ZN4llvm2cl5alias4doneEv+0x24>
  ac:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  b0:	add	x8, x8, #0x0
  b4:	mov	w9, #0x103                 	// #259
  b8:	stp	x8, xzr, [sp, #8]
  bc:	strh	w9, [sp, #24]
  c0:	bl	0 <_ZN4llvm4errsEv>
  c4:	mov	x4, x0
  c8:	add	x1, sp, #0x8
  cc:	mov	x0, x19
  d0:	mov	x2, xzr
  d4:	mov	x3, xzr
  d8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  dc:	ldp	w8, w9, [x19, #116]
  e0:	add	x20, x19, #0x58
  e4:	cmp	w8, w9
  e8:	b.eq	34 <_ZN4llvm2cl5alias4doneEv+0x34>  // b.none
  ec:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  f0:	add	x8, x8, #0x0
  f4:	mov	w9, #0x103                 	// #259
  f8:	stp	x8, xzr, [sp, #8]
  fc:	strh	w9, [sp, #24]
 100:	bl	0 <_ZN4llvm4errsEv>
 104:	mov	x4, x0
 108:	add	x1, sp, #0x8
 10c:	mov	x0, x19
 110:	mov	x2, xzr
 114:	mov	x3, xzr
 118:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 11c:	ldr	x8, [x19, #136]
 120:	add	x1, x8, #0x58
 124:	cmp	x1, x20
 128:	b.ne	44 <_ZN4llvm2cl5alias4doneEv+0x44>  // b.any
 12c:	b	50 <_ZN4llvm2cl5alias4doneEv+0x50>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	cmp	x0, x1
  18:	b.eq	cc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xcc>  // b.none
  1c:	ldr	w20, [x1, #8]
  20:	ldr	w22, [x19, #8]
  24:	mov	x21, x1
  28:	cmp	w22, w20
  2c:	b.cs	68 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x68>  // b.hs, b.nlast
  30:	ldr	w8, [x19, #12]
  34:	cmp	w8, w20
  38:	b.cs	80 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x80>  // b.hs, b.nlast
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	mov	x2, x20
  4c:	str	wzr, [x19, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  54:	mov	x22, xzr
  58:	ldr	w8, [x21, #8]
  5c:	cmp	x22, x8
  60:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
  64:	b	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  68:	cbz	w20, bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  6c:	ldr	x1, [x21]
  70:	ldr	x0, [x19]
  74:	lsl	x2, x20, #3
  78:	bl	0 <memmove>
  7c:	b	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  80:	cbz	w22, e0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xe0>
  84:	ldr	x1, [x21]
  88:	ldr	x0, [x19]
  8c:	lsl	x2, x22, #3
  90:	bl	0 <memmove>
  94:	ldr	w8, [x21, #8]
  98:	cmp	x22, x8
  9c:	b.eq	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>  // b.none
  a0:	ldr	x9, [x21]
  a4:	ldr	x10, [x19]
  a8:	add	x1, x9, x22, lsl #3
  ac:	add	x8, x9, x8, lsl #3
  b0:	add	x0, x10, x22, lsl #3
  b4:	sub	x2, x8, x1
  b8:	bl	0 <memcpy>
  bc:	ldr	w8, [x19, #12]
  c0:	cmp	w8, w20
  c4:	b.cc	f4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xf4>  // b.lo, b.ul, b.last
  c8:	str	w20, [x19, #8]
  cc:	mov	x0, x19
  d0:	ldp	x20, x19, [sp, #32]
  d4:	ldp	x22, x21, [sp, #16]
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret
  e0:	mov	x22, xzr
  e4:	ldr	w8, [x21, #8]
  e8:	cmp	x22, x8
  ec:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
  f0:	b	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  f4:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  f8:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  fc:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x43                  	// #67
 110:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	x20, [x1]
  18:	add	x8, sp, #0x8
  1c:	add	x22, x8, #0x10
  20:	str	x22, [sp, #8]
  24:	cbz	x20, e4 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xe4>
  28:	mov	x19, x0
  2c:	mov	x0, x20
  30:	bl	0 <strlen>
  34:	mov	x21, x0
  38:	cmp	x0, #0x10
  3c:	stur	x0, [x29, #-8]
  40:	b.cc	68 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x68>  // b.lo, b.ul, b.last
  44:	add	x0, sp, #0x8
  48:	sub	x1, x29, #0x8
  4c:	mov	x2, xzr
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  54:	ldur	x8, [x29, #-8]
  58:	str	x0, [sp, #8]
  5c:	str	x8, [sp, #24]
  60:	cbnz	x21, 70 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x70>
  64:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  68:	mov	x0, x22
  6c:	cbz	x21, 90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  70:	cmp	x21, #0x1
  74:	b.ne	84 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x84>  // b.any
  78:	ldrb	w8, [x20]
  7c:	strb	w8, [x0]
  80:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  84:	mov	x1, x20
  88:	mov	x2, x21
  8c:	bl	0 <memcpy>
  90:	ldur	x8, [x29, #-8]
  94:	ldr	x9, [sp, #8]
  98:	add	x0, x19, #0x88
  9c:	add	x1, sp, #0x8
  a0:	str	x8, [sp, #16]
  a4:	strb	wzr, [x9, x8]
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  ac:	mov	w8, #0x1                   	// #1
  b0:	add	x0, x19, #0xb0
  b4:	add	x1, sp, #0x8
  b8:	strb	w8, [x19, #208]
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  c0:	ldr	x0, [sp, #8]
  c4:	cmp	x0, x22
  c8:	b.eq	d0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	ldp	x20, x19, [sp, #80]
  d4:	ldp	x22, x21, [sp, #64]
  d8:	ldp	x29, x30, [sp, #48]
  dc:	add	sp, sp, #0x60
  e0:	ret
  e4:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>
  e8:	add	x0, x0, #0x0
  ec:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>:
       0:	sub	sp, sp, #0x170
       4:	str	d10, [sp, #240]
       8:	stp	d9, d8, [sp, #256]
       c:	stp	x29, x30, [sp, #272]
      10:	stp	x28, x27, [sp, #288]
      14:	stp	x26, x25, [sp, #304]
      18:	stp	x24, x23, [sp, #320]
      1c:	stp	x22, x21, [sp, #336]
      20:	stp	x20, x19, [sp, #352]
      24:	add	x29, sp, #0xf0
      28:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      2c:	add	x20, x20, #0x0
      30:	adrp	x15, 0 <_ZN4llvm2cl15GeneralCategoryE>
      34:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      38:	adrp	x12, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      3c:	adrp	x13, 0 <_ZTVN4llvm2cl6parserIbEE>
      40:	ldr	x15, [x15]
      44:	ldr	x11, [x11]
      48:	ldr	x12, [x12]
      4c:	ldr	x13, [x13]
      50:	ldrh	w9, [x20, #154]
      54:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      58:	ldr	d8, [x8]
      5c:	movi	v0.2d, #0x0
      60:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      64:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      68:	add	x22, x20, #0x90
      6c:	mov	x10, x20
      70:	add	x8, x20, #0x110
      74:	and	w9, w9, #0x8000
      78:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      7c:	movi	v9.2s, #0x1
      80:	mov	w14, #0x1                   	// #1
      84:	add	x21, x21, #0x0
      88:	add	x19, x19, #0x0
      8c:	strh	wzr, [x20, #152]
      90:	stur	q0, [x20, #156]
      94:	stur	q0, [x20, #172]
      98:	stur	q0, [x20, #188]
      9c:	str	wzr, [x20, #204]
      a0:	strh	w9, [x20, #154]
      a4:	add	x11, x11, #0x10
      a8:	str	x15, [x10, #224]!
      ac:	stp	xzr, x8, [x20, #232]
      b0:	str	x8, [x20, #248]
      b4:	add	x8, x12, #0x10
      b8:	add	x9, x13, #0x10
      bc:	add	x1, x1, #0x0
      c0:	mov	w2, #0xc                   	// #12
      c4:	mov	x0, x22
      c8:	mov	x24, x15
      cc:	str	x10, [x20, #208]
      d0:	str	d8, [x20, #256]
      d4:	str	wzr, [x20, #264]
      d8:	str	d9, [x20, #216]
      dc:	strb	wzr, [x20, #280]
      e0:	str	x11, [x20, #288]
      e4:	mov	x28, x11
      e8:	strb	w14, [x22, #153]
      ec:	strb	wzr, [x20, #296]
      f0:	str	x8, [x20, #144]
      f4:	mov	x26, x8
      f8:	str	x9, [x20, #304]
      fc:	mov	x27, x9
     100:	str	x9, [sp, #24]
     104:	stp	x19, x21, [x20, #328]
     108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     10c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     110:	add	x8, x8, #0x0
     114:	mov	w9, #0x48                  	// #72
     118:	mov	x0, x22
     11c:	stp	x8, x9, [x20, #176]
     120:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     124:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     128:	adrp	x25, 0 <__dso_handle>
     12c:	add	x23, x23, #0x0
     130:	add	x25, x25, #0x0
     134:	mov	x0, x23
     138:	mov	x1, x22
     13c:	mov	x2, x25
     140:	bl	0 <__cxa_atexit>
     144:	strh	wzr, [x20, #352]
     148:	add	x22, x20, #0x158
     14c:	ldrh	w8, [x22, #10]
     150:	movi	v0.2d, #0x0
     154:	stur	q0, [x22, #12]
     158:	stur	q0, [x22, #28]
     15c:	and	w8, w8, #0x8000
     160:	strh	w8, [x22, #10]
     164:	add	x8, x20, #0x1a8
     168:	stur	q0, [x22, #44]
     16c:	str	wzr, [x22, #60]
     170:	str	x8, [x20, #408]
     174:	add	x8, x20, #0x1d8
     178:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     17c:	stp	x8, x8, [x20, #440]
     180:	mov	w8, #0x1                   	// #1
     184:	add	x1, x1, #0x0
     188:	mov	w2, #0x1d                  	// #29
     18c:	mov	x0, x22
     190:	str	d8, [x20, #456]
     194:	str	wzr, [x20, #464]
     198:	stp	x24, xzr, [x20, #424]
     19c:	str	d9, [x20, #416]
     1a0:	strb	wzr, [x20, #480]
     1a4:	str	x28, [x20, #488]
     1a8:	strb	w8, [x22, #153]
     1ac:	strb	wzr, [x20, #496]
     1b0:	str	x26, [x20, #344]
     1b4:	str	x27, [x20, #504]
     1b8:	str	x21, [x20, #536]
     1bc:	str	x19, [x20, #528]
     1c0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     1c4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1c8:	add	x8, x8, #0x0
     1cc:	mov	w9, #0x5d                  	// #93
     1d0:	mov	x0, x22
     1d4:	stp	x8, x9, [x20, #376]
     1d8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     1dc:	mov	x0, x23
     1e0:	mov	x1, x22
     1e4:	mov	x2, x25
     1e8:	bl	0 <__cxa_atexit>
     1ec:	strh	wzr, [x20, #552]
     1f0:	add	x22, x20, #0x220
     1f4:	ldrh	w8, [x22, #10]
     1f8:	movi	v0.2d, #0x0
     1fc:	stur	q0, [x22, #12]
     200:	stur	q0, [x22, #28]
     204:	and	w8, w8, #0x8000
     208:	strh	w8, [x22, #10]
     20c:	add	x8, x20, #0x270
     210:	stur	q0, [x22, #44]
     214:	str	wzr, [x22, #60]
     218:	str	x8, [x20, #608]
     21c:	add	x8, x20, #0x2a0
     220:	str	x8, [x20, #640]
     224:	str	x8, [x20, #648]
     228:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     22c:	ldr	x8, [x8]
     230:	mov	w19, #0x1                   	// #1
     234:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     238:	add	x1, x1, #0x0
     23c:	add	x8, x8, #0x10
     240:	str	x8, [x20, #688]
     244:	adrp	x8, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     248:	ldr	x8, [x8]
     24c:	str	xzr, [x20, #632]
     250:	str	d8, [x20, #656]
     254:	str	wzr, [x20, #664]
     258:	add	x8, x8, #0x10
     25c:	str	x24, [x20, #624]
     260:	str	d9, [x20, #616]
     264:	str	wzr, [x20, #680]
     268:	strb	w19, [x22, #156]
     26c:	str	x8, [x20, #544]
     270:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIiEE>
     274:	ldr	x8, [x8]
     278:	mov	w2, #0xd                   	// #13
     27c:	mov	x0, x22
     280:	mov	x27, x24
     284:	add	x8, x8, #0x10
     288:	str	x8, [x20, #704]
     28c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     290:	add	x8, x8, #0x0
     294:	str	x8, [x20, #736]
     298:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     29c:	add	x8, x8, #0x0
     2a0:	str	wzr, [x20, #696]
     2a4:	str	x8, [x20, #728]
     2a8:	mov	w24, #0xd                   	// #13
     2ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     2b0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2b4:	add	x8, x8, #0x0
     2b8:	mov	x0, x22
     2bc:	str	x24, [x20, #584]
     2c0:	str	wzr, [x20, #680]
     2c4:	str	x8, [x20, #576]
     2c8:	strb	w19, [x22, #156]
     2cc:	mov	w19, #0x1                   	// #1
     2d0:	str	wzr, [x20, #696]
     2d4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2d8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2dc:	add	x0, x0, #0x0
     2e0:	mov	x1, x22
     2e4:	mov	x2, x25
     2e8:	bl	0 <__cxa_atexit>
     2ec:	strh	wzr, [x20, #752]
     2f0:	add	x22, x20, #0x2e8
     2f4:	ldrh	w8, [x22, #10]
     2f8:	movi	v0.2d, #0x0
     2fc:	stur	q0, [x22, #12]
     300:	stur	q0, [x22, #28]
     304:	and	w8, w8, #0x8000
     308:	strh	w8, [x22, #10]
     30c:	add	x8, x20, #0x338
     310:	stur	q0, [x22, #44]
     314:	str	wzr, [x22, #60]
     318:	mov	x23, x28
     31c:	str	x28, [x20, #888]
     320:	ldr	x28, [sp, #24]
     324:	str	x8, [x20, #808]
     328:	add	x8, x20, #0x368
     32c:	str	xzr, [x20, #832]
     330:	str	x8, [x20, #840]
     334:	str	x8, [x20, #848]
     338:	str	d8, [x20, #856]
     33c:	str	wzr, [x20, #864]
     340:	str	x27, [x20, #824]
     344:	str	d9, [x20, #816]
     348:	strb	wzr, [x20, #880]
     34c:	strb	w19, [x22, #153]
     350:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     354:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     358:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     35c:	add	x21, x21, #0x0
     360:	add	x19, x19, #0x0
     364:	add	x1, x1, #0x0
     368:	mov	w2, #0xd                   	// #13
     36c:	mov	x0, x22
     370:	strb	wzr, [x20, #896]
     374:	str	x26, [x20, #744]
     378:	str	x28, [x20, #904]
     37c:	str	x21, [x20, #936]
     380:	str	x19, [x20, #928]
     384:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     388:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     38c:	add	x8, x8, #0x0
     390:	mov	w9, #0x39                  	// #57
     394:	mov	x0, x22
     398:	str	x8, [x20, #776]
     39c:	str	x9, [x20, #784]
     3a0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     3a4:	adrp	x24, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3a8:	add	x24, x24, #0x0
     3ac:	mov	x0, x24
     3b0:	mov	x1, x22
     3b4:	mov	x2, x25
     3b8:	bl	0 <__cxa_atexit>
     3bc:	strh	wzr, [x20, #952]
     3c0:	add	x22, x20, #0x3b0
     3c4:	ldrh	w8, [x22, #10]
     3c8:	movi	v0.2d, #0x0
     3cc:	stur	q0, [x22, #12]
     3d0:	stur	q0, [x22, #28]
     3d4:	and	w8, w8, #0x8000
     3d8:	strh	w8, [x22, #10]
     3dc:	add	x8, x20, #0x400
     3e0:	stur	q0, [x22, #44]
     3e4:	str	wzr, [x22, #60]
     3e8:	str	x8, [x20, #1008]
     3ec:	add	x8, x20, #0x430
     3f0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3f4:	str	x8, [x20, #1040]
     3f8:	str	x8, [x20, #1048]
     3fc:	mov	w8, #0x1                   	// #1
     400:	add	x1, x1, #0x0
     404:	mov	w2, #0xe                   	// #14
     408:	mov	x0, x22
     40c:	str	xzr, [x20, #1032]
     410:	str	d8, [x20, #1056]
     414:	str	wzr, [x20, #1064]
     418:	str	x27, [x20, #1024]
     41c:	str	d9, [x20, #1016]
     420:	strb	wzr, [x20, #1080]
     424:	str	x23, [x20, #1088]
     428:	strb	w8, [x22, #153]
     42c:	strb	wzr, [x20, #1096]
     430:	str	x26, [x20, #944]
     434:	mov	x27, x26
     438:	str	x28, [x20, #1104]
     43c:	str	x21, [x20, #1136]
     440:	str	x19, [x20, #1128]
     444:	mov	x26, x19
     448:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     44c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     450:	add	x8, x8, #0x0
     454:	mov	w9, #0x18                  	// #24
     458:	mov	x0, x22
     45c:	str	x8, [x20, #976]
     460:	str	x9, [x20, #984]
     464:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     468:	mov	x0, x24
     46c:	mov	x1, x22
     470:	mov	x2, x25
     474:	mov	x19, x24
     478:	bl	0 <__cxa_atexit>
     47c:	strh	wzr, [x20, #1152]
     480:	add	x22, x20, #0x478
     484:	ldrh	w8, [x22, #10]
     488:	movi	v0.2d, #0x0
     48c:	stur	q0, [x22, #12]
     490:	stur	q0, [x22, #28]
     494:	and	w8, w8, #0x8000
     498:	strh	w8, [x22, #10]
     49c:	add	x8, x20, #0x4c8
     4a0:	stur	q0, [x22, #44]
     4a4:	str	wzr, [x22, #60]
     4a8:	str	x8, [x20, #1208]
     4ac:	add	x8, x20, #0x4f8
     4b0:	str	xzr, [x20, #1232]
     4b4:	str	x8, [x20, #1240]
     4b8:	str	x8, [x20, #1248]
     4bc:	str	d8, [x20, #1256]
     4c0:	str	wzr, [x20, #1264]
     4c4:	adrp	x24, 0 <_ZN4llvm2cl15GeneralCategoryE>
     4c8:	ldr	x24, [x24]
     4cc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4d0:	mov	w8, #0x1                   	// #1
     4d4:	add	x1, x1, #0x0
     4d8:	mov	w2, #0x7                   	// #7
     4dc:	mov	x0, x22
     4e0:	str	x24, [x20, #1224]
     4e4:	str	d9, [x20, #1216]
     4e8:	strb	wzr, [x20, #1280]
     4ec:	str	x23, [x20, #1288]
     4f0:	strb	w8, [x22, #153]
     4f4:	strb	wzr, [x20, #1296]
     4f8:	str	x27, [x20, #1144]
     4fc:	str	x28, [x20, #1304]
     500:	str	x21, [x20, #1336]
     504:	str	x26, [x20, #1328]
     508:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     50c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     510:	add	x8, x8, #0x0
     514:	mov	w9, #0x15                  	// #21
     518:	mov	x0, x22
     51c:	str	x8, [x20, #1176]
     520:	str	x9, [x20, #1184]
     524:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     528:	mov	x0, x19
     52c:	mov	x1, x22
     530:	mov	x2, x25
     534:	bl	0 <__cxa_atexit>
     538:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     53c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     540:	add	x8, x8, #0x0
     544:	mov	w9, #0x13                  	// #19
     548:	add	x1, x1, #0x0
     54c:	add	x2, sp, #0x20
     550:	sub	x3, x29, #0x18
     554:	mov	x0, x20
     558:	stp	x8, x9, [sp, #32]
     55c:	stur	x22, [x29, #-24]
     560:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     564:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     568:	add	x0, x0, #0x0
     56c:	mov	x1, x20
     570:	mov	x2, x25
     574:	bl	0 <__cxa_atexit>
     578:	strh	wzr, [x20, #1352]
     57c:	add	x22, x20, #0x540
     580:	ldrh	w8, [x22, #10]
     584:	movi	v0.2d, #0x0
     588:	stur	q0, [x22, #12]
     58c:	stur	q0, [x22, #28]
     590:	and	w8, w8, #0x8000
     594:	strh	w8, [x22, #10]
     598:	add	x8, x20, #0x590
     59c:	stur	q0, [x22, #44]
     5a0:	str	wzr, [x22, #60]
     5a4:	str	x8, [x20, #1408]
     5a8:	add	x8, x20, #0x5c0
     5ac:	str	x8, [x20, #1440]
     5b0:	str	x8, [x20, #1448]
     5b4:	mov	w8, #0x1                   	// #1
     5b8:	str	xzr, [x20, #1432]
     5bc:	str	d8, [x20, #1456]
     5c0:	str	wzr, [x20, #1464]
     5c4:	str	x24, [x20, #1424]
     5c8:	str	d9, [x20, #1416]
     5cc:	strb	wzr, [x20, #1480]
     5d0:	str	x23, [x20, #1488]
     5d4:	strb	w8, [x22, #153]
     5d8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5dc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5e0:	add	x8, x8, #0x0
     5e4:	add	x1, x1, #0x0
     5e8:	mov	w2, #0x12                  	// #18
     5ec:	mov	x0, x22
     5f0:	mov	x21, x24
     5f4:	strb	wzr, [x20, #1496]
     5f8:	str	x27, [x20, #1344]
     5fc:	str	x28, [x20, #1504]
     600:	str	x8, [x20, #1536]
     604:	str	x26, [x20, #1528]
     608:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     60c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     610:	add	x8, x8, #0x0
     614:	mov	w9, #0x20                  	// #32
     618:	mov	x0, x22
     61c:	str	x8, [x20, #1376]
     620:	str	x9, [x20, #1384]
     624:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     628:	mov	x0, x19
     62c:	mov	x1, x22
     630:	mov	x2, x25
     634:	mov	x19, x25
     638:	bl	0 <__cxa_atexit>
     63c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     640:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     644:	add	x8, x8, #0x0
     648:	add	x20, x20, #0x0
     64c:	adrp	x13, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     650:	adrp	x14, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     654:	adrp	x15, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     658:	ldr	x13, [x13]
     65c:	ldr	x14, [x14]
     660:	ldr	x15, [x15]
     664:	str	x8, [sp, #32]
     668:	ldrh	w8, [x20, #234]
     66c:	adrp	x26, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     670:	adrp	x27, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     674:	add	x22, x20, #0xe0
     678:	movi	v0.2d, #0x0
     67c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     680:	add	x26, x26, #0x0
     684:	add	x27, x27, #0x0
     688:	stur	q0, [x20, #236]
     68c:	stur	q0, [x20, #252]
     690:	movi	v0.2d, #0x0
     694:	add	x9, x20, #0x130
     698:	add	x10, x20, #0x160
     69c:	add	x11, x20, #0x178
     6a0:	add	x12, x20, #0x1a0
     6a4:	and	w8, w8, #0x8000
     6a8:	add	x28, x13, #0x10
     6ac:	add	x24, x14, #0x10
     6b0:	add	x25, x15, #0x10
     6b4:	add	x1, x1, #0x0
     6b8:	mov	w2, #0xa                   	// #10
     6bc:	mov	x0, x22
     6c0:	strh	wzr, [x20, #232]
     6c4:	strh	w8, [x20, #234]
     6c8:	stur	q0, [x22, #44]
     6cc:	str	wzr, [x22, #60]
     6d0:	str	x9, [x20, #288]
     6d4:	stp	x10, x10, [x20, #320]
     6d8:	str	d8, [x20, #336]
     6dc:	str	wzr, [x20, #344]
     6e0:	stp	x21, xzr, [x20, #304]
     6e4:	str	d9, [x20, #296]
     6e8:	stp	x11, xzr, [x20, #360]
     6ec:	strb	wzr, [x20, #376]
     6f0:	stp	x12, xzr, [x20, #400]
     6f4:	strb	wzr, [x20, #416]
     6f8:	strb	wzr, [x20, #432]
     6fc:	str	x28, [x20, #392]
     700:	str	x24, [x20, #224]
     704:	str	x25, [x20, #440]
     708:	stp	x27, x26, [x20, #464]
     70c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     710:	ldrh	w8, [x20, #234]
     714:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     718:	add	x9, x9, #0x0
     71c:	mov	w10, #0x34                  	// #52
     720:	and	w8, w8, #0xffffffbf
     724:	orr	w8, w8, #0x20
     728:	add	x1, sp, #0x20
     72c:	mov	x0, x22
     730:	strh	w8, [x20, #234]
     734:	stp	x9, x10, [x20, #256]
     738:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     73c:	mov	x0, x22
     740:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     744:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     748:	add	x23, x23, #0x0
     74c:	mov	x0, x23
     750:	mov	x1, x22
     754:	mov	x2, x19
     758:	bl	0 <__cxa_atexit>
     75c:	strh	wzr, [x20, #488]
     760:	add	x22, x20, #0x1e0
     764:	ldrh	w8, [x22, #10]
     768:	movi	v0.2d, #0x0
     76c:	stur	q0, [x22, #12]
     770:	stur	q0, [x22, #28]
     774:	and	w8, w8, #0x8000
     778:	strh	w8, [x22, #10]
     77c:	add	x8, x20, #0x230
     780:	stur	q0, [x22, #44]
     784:	str	wzr, [x22, #60]
     788:	str	x8, [x20, #544]
     78c:	add	x8, x20, #0x260
     790:	str	x8, [x20, #576]
     794:	str	x8, [x20, #584]
     798:	add	x8, x20, #0x278
     79c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7a0:	str	x8, [x20, #616]
     7a4:	add	x8, x20, #0x2a0
     7a8:	add	x1, x1, #0x0
     7ac:	mov	w2, #0x5                   	// #5
     7b0:	mov	x0, x22
     7b4:	str	xzr, [x20, #568]
     7b8:	str	d8, [x20, #592]
     7bc:	str	wzr, [x20, #600]
     7c0:	str	x21, [x20, #560]
     7c4:	str	d9, [x20, #552]
     7c8:	str	xzr, [x20, #624]
     7cc:	strb	wzr, [x20, #632]
     7d0:	str	x8, [x20, #656]
     7d4:	str	xzr, [x20, #664]
     7d8:	strb	wzr, [x20, #672]
     7dc:	strb	wzr, [x20, #688]
     7e0:	str	x28, [x20, #648]
     7e4:	str	x24, [x20, #480]
     7e8:	str	x25, [x20, #696]
     7ec:	str	x26, [x20, #728]
     7f0:	str	x27, [x20, #720]
     7f4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     7f8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7fc:	add	x8, x8, #0x0
     800:	mov	w9, #0x31                  	// #49
     804:	mov	x0, x22
     808:	str	x8, [x20, #512]
     80c:	str	x9, [x20, #520]
     810:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     814:	mov	x0, x23
     818:	mov	x1, x22
     81c:	mov	x2, x19
     820:	bl	0 <__cxa_atexit>
     824:	strh	wzr, [x20, #744]
     828:	add	x22, x20, #0x2e0
     82c:	ldrh	w8, [x22, #10]
     830:	movi	v0.2d, #0x0
     834:	stur	q0, [x22, #12]
     838:	stur	q0, [x22, #28]
     83c:	and	w8, w8, #0x8000
     840:	strh	w8, [x22, #10]
     844:	add	x8, x20, #0x330
     848:	stur	q0, [x22, #44]
     84c:	str	wzr, [x22, #60]
     850:	str	x8, [x20, #800]
     854:	add	x8, x20, #0x360
     858:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     85c:	str	x8, [x20, #832]
     860:	str	x8, [x20, #840]
     864:	add	x8, x20, #0x378
     868:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     86c:	add	x9, x9, #0x0
     870:	str	x8, [x20, #872]
     874:	add	x8, x20, #0x3a0
     878:	add	x1, x1, #0x0
     87c:	mov	w2, #0x4                   	// #4
     880:	mov	x0, x22
     884:	str	x9, [sp, #32]
     888:	str	xzr, [x20, #824]
     88c:	str	d8, [x20, #848]
     890:	str	wzr, [x20, #856]
     894:	str	x21, [x20, #816]
     898:	str	d9, [x20, #808]
     89c:	str	xzr, [x20, #880]
     8a0:	strb	wzr, [x20, #888]
     8a4:	str	x8, [x20, #912]
     8a8:	str	xzr, [x20, #920]
     8ac:	strb	wzr, [x20, #928]
     8b0:	strb	wzr, [x20, #944]
     8b4:	str	x28, [x20, #904]
     8b8:	str	x24, [x20, #736]
     8bc:	str	x25, [x20, #952]
     8c0:	str	x26, [x20, #984]
     8c4:	str	x27, [x20, #976]
     8c8:	mov	w28, #0x4                   	// #4
     8cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     8d0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8d4:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8d8:	add	x8, x8, #0x0
     8dc:	mov	w9, #0x33                  	// #51
     8e0:	add	x10, x10, #0x0
     8e4:	mov	w11, #0x8                   	// #8
     8e8:	add	x1, sp, #0x20
     8ec:	mov	x0, x22
     8f0:	str	x8, [x20, #768]
     8f4:	str	x9, [x20, #776]
     8f8:	str	x10, [x20, #784]
     8fc:	str	x11, [x20, #792]
     900:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     904:	mov	x0, x22
     908:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     90c:	mov	x0, x23
     910:	mov	x1, x22
     914:	mov	x2, x19
     918:	bl	0 <__cxa_atexit>
     91c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     920:	add	x8, x8, #0x0
     924:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     928:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     92c:	mov	w23, #0x1                   	// #1
     930:	add	x9, x9, #0x0
     934:	str	x8, [sp, #32]
     938:	mov	w8, #0x34                  	// #52
     93c:	mov	w22, #0xe                   	// #14
     940:	add	x1, x1, #0x0
     944:	add	x2, x29, #0x8
     948:	add	x3, sp, #0x20
     94c:	sub	x4, x29, #0x18
     950:	mov	x0, x20
     954:	str	w23, [x29, #8]
     958:	str	x8, [sp, #40]
     95c:	stp	x9, x22, [x29, #-24]
     960:	add	x21, sp, #0x20
     964:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     968:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     96c:	add	x0, x0, #0x0
     970:	mov	x1, x20
     974:	mov	x2, x19
     978:	bl	0 <__cxa_atexit>
     97c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     980:	ldr	d9, [x10]
     984:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     988:	add	x19, x21, #0x10
     98c:	add	x8, x8, #0x0
     990:	mov	w9, #0x17                  	// #23
     994:	add	x0, sp, #0x20
     998:	mov	w2, #0x6                   	// #6
     99c:	mov	w3, #0x28                  	// #40
     9a0:	mov	x1, x19
     9a4:	stp	x8, x9, [x29, #-24]
     9a8:	str	x19, [sp, #32]
     9ac:	str	d9, [sp, #40]
     9b0:	mov	w20, #0x6                   	// #6
     9b4:	mov	w21, #0x28                  	// #40
     9b8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     9bc:	ldr	x8, [sp, #32]
     9c0:	ldr	w9, [sp, #40]
     9c4:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9c8:	add	x11, x11, #0x0
     9cc:	mov	w12, #0x14                  	// #20
     9d0:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9d4:	madd	x8, x9, x21, x8
     9d8:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9dc:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9e0:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9e4:	add	x17, x17, #0x0
     9e8:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9ec:	stp	x11, x12, [x8, #24]
     9f0:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9f4:	add	x10, x10, #0x0
     9f8:	add	x13, x13, #0x0
     9fc:	mov	w14, #0x3                   	// #3
     a00:	add	x15, x15, #0x0
     a04:	mov	w16, #0x2c                  	// #44
     a08:	add	x9, x9, #0x0
     a0c:	mov	w0, #0x35                  	// #53
     a10:	add	x11, x11, #0x0
     a14:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a18:	stp	x17, x22, [x8, #80]
     a1c:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a20:	stp	x10, x20, [x8]
     a24:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a28:	add	x12, x12, #0x0
     a2c:	stp	x15, x16, [x8, #64]
     a30:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a34:	add	x17, x17, #0x0
     a38:	stp	x9, x0, [x8, #104]
     a3c:	mov	w9, #0x9                   	// #9
     a40:	stp	x13, x14, [x8, #40]
     a44:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a48:	str	x11, [x8, #144]
     a4c:	mov	w11, #0x39                  	// #57
     a50:	mov	w18, #0x2                   	// #2
     a54:	add	x10, x10, #0x0
     a58:	add	x15, x15, #0x0
     a5c:	mov	w16, #0x3d                  	// #61
     a60:	add	x13, x13, #0x0
     a64:	stp	x11, x12, [x8, #152]
     a68:	mov	w11, #0x1c                  	// #28
     a6c:	stp	x17, x9, [x8, #200]
     a70:	mov	w9, #0x5                   	// #5
     a74:	str	w23, [x8, #56]
     a78:	str	w18, [x8, #96]
     a7c:	str	w14, [x8, #136]
     a80:	str	wzr, [x8, #16]
     a84:	stp	x10, x28, [x8, #120]
     a88:	str	x28, [x8, #168]
     a8c:	str	w28, [x8, #176]
     a90:	stp	x15, x16, [x8, #184]
     a94:	str	w9, [x8, #216]
     a98:	stp	x13, x11, [x8, #224]
     a9c:	ldp	w8, w9, [sp, #40]
     aa0:	add	x8, x8, #0x6
     aa4:	cmp	x8, x9
     aa8:	b.hi	2908 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2908>  // b.pmore
     aac:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ab0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ab4:	add	x0, x0, #0x0
     ab8:	add	x1, x1, #0x0
     abc:	sub	x2, x29, #0x18
     ac0:	add	x3, sp, #0x20
     ac4:	str	w8, [sp, #40]
     ac8:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     acc:	ldr	x0, [sp, #32]
     ad0:	cmp	x0, x19
     ad4:	b.eq	adc <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xadc>  // b.none
     ad8:	bl	0 <free>
     adc:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ae0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ae4:	adrp	x2, 0 <__dso_handle>
     ae8:	add	x0, x0, #0x0
     aec:	add	x1, x1, #0x0
     af0:	add	x2, x2, #0x0
     af4:	bl	0 <__cxa_atexit>
     af8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     afc:	add	x8, x8, #0x0
     b00:	mov	w9, #0x16                  	// #22
     b04:	stp	x8, x9, [x29, #-24]
     b08:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b0c:	add	x8, x8, #0x0
     b10:	mov	w9, #0x6                   	// #6
     b14:	stp	x8, x9, [sp, #88]
     b18:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b1c:	ldr	d0, [x8]
     b20:	sub	x10, x29, #0x1c
     b24:	add	x11, sp, #0x20
     b28:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b2c:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b30:	str	x10, [x29, #8]
     b34:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b38:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b3c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b40:	add	x12, x12, #0x0
     b44:	mov	w13, #0x5                   	// #5
     b48:	add	x14, x14, #0x0
     b4c:	mov	w15, #0x12                  	// #18
     b50:	mov	w20, #0x1                   	// #1
     b54:	add	x10, x10, #0x0
     b58:	add	x19, x11, #0x10
     b5c:	mov	w8, #0x13                  	// #19
     b60:	add	x0, x0, #0x0
     b64:	add	x1, x1, #0x0
     b68:	sub	x2, x29, #0x18
     b6c:	add	x3, x29, #0x8
     b70:	add	x4, sp, #0x20
     b74:	stur	wzr, [x29, #-28]
     b78:	str	wzr, [sp, #64]
     b7c:	stp	x12, x13, [sp, #48]
     b80:	stp	x14, x15, [sp, #72]
     b84:	str	w20, [sp, #104]
     b88:	str	x19, [sp, #32]
     b8c:	stp	x10, x8, [sp, #112]
     b90:	str	d0, [sp, #40]
     b94:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b98:	ldr	x0, [sp, #32]
     b9c:	cmp	x0, x19
     ba0:	b.eq	ba8 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xba8>  // b.none
     ba4:	bl	0 <free>
     ba8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     bac:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     bb0:	adrp	x2, 0 <__dso_handle>
     bb4:	add	x0, x0, #0x0
     bb8:	add	x1, x1, #0x0
     bbc:	add	x2, x2, #0x0
     bc0:	bl	0 <__cxa_atexit>
     bc4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     bc8:	add	x8, x8, #0x0
     bcc:	mov	w21, #0x11                  	// #17
     bd0:	add	x0, sp, #0x20
     bd4:	mov	w2, #0x5                   	// #5
     bd8:	mov	w3, #0x28                  	// #40
     bdc:	mov	x1, x19
     be0:	str	x19, [sp, #32]
     be4:	stp	x8, x21, [x29, #-24]
     be8:	str	d9, [sp, #40]
     bec:	mov	w22, #0x5                   	// #5
     bf0:	mov	w23, #0x28                  	// #40
     bf4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     bf8:	ldr	x8, [sp, #32]
     bfc:	ldr	w9, [sp, #40]
     c00:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c04:	add	x12, x12, #0x0
     c08:	mov	w13, #0xf                   	// #15
     c0c:	madd	x8, x9, x23, x8
     c10:	stp	x12, x13, [x8, #24]
     c14:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c18:	mov	w18, #0x6                   	// #6
     c1c:	mov	w9, #0x2                   	// #2
     c20:	add	x12, x12, #0x0
     c24:	mov	w13, #0x3                   	// #3
     c28:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c2c:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c30:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c34:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c38:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c3c:	str	w9, [x8, #96]
     c40:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c44:	stp	x12, x18, [x8, #120]
     c48:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c4c:	str	w13, [x8, #136]
     c50:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c54:	add	x10, x10, #0x0
     c58:	mov	w11, #0x4                   	// #4
     c5c:	add	x14, x14, #0x0
     c60:	add	x15, x15, #0x0
     c64:	mov	w16, #0x10                  	// #16
     c68:	add	x17, x17, #0x0
     c6c:	add	x0, x0, #0x0
     c70:	add	x9, x9, #0x0
     c74:	add	x12, x12, #0x0
     c78:	add	x13, x13, #0x0
     c7c:	str	w20, [x8, #56]
     c80:	stp	x17, x18, [x8, #80]
     c84:	stp	x10, x11, [x8]
     c88:	str	wzr, [x8, #16]
     c8c:	stp	x14, x22, [x8, #40]
     c90:	stp	x15, x16, [x8, #64]
     c94:	stp	x0, x21, [x8, #104]
     c98:	stp	x9, x21, [x8, #144]
     c9c:	stp	x12, x22, [x8, #160]
     ca0:	str	w11, [x8, #176]
     ca4:	stp	x13, x16, [x8, #184]
     ca8:	ldp	w8, w9, [sp, #40]
     cac:	add	x8, x8, #0x5
     cb0:	cmp	x8, x9
     cb4:	b.hi	2908 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2908>  // b.pmore
     cb8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cbc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cc0:	add	x0, x0, #0x0
     cc4:	add	x1, x1, #0x0
     cc8:	sub	x2, x29, #0x18
     ccc:	add	x3, sp, #0x20
     cd0:	str	w8, [sp, #40]
     cd4:	add	x19, sp, #0x20
     cd8:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cdc:	ldr	x0, [sp, #32]
     ce0:	add	x19, x19, #0x10
     ce4:	cmp	x0, x19
     ce8:	b.eq	cf0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xcf0>  // b.none
     cec:	bl	0 <free>
     cf0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cf4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cf8:	adrp	x2, 0 <__dso_handle>
     cfc:	add	x0, x0, #0x0
     d00:	add	x1, x1, #0x0
     d04:	add	x2, x2, #0x0
     d08:	bl	0 <__cxa_atexit>
     d0c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d10:	add	x8, x8, #0x0
     d14:	mov	w9, #0xf                   	// #15
     d18:	sub	x10, x29, #0x1c
     d1c:	add	x0, sp, #0x20
     d20:	mov	w2, #0x6                   	// #6
     d24:	mov	w3, #0x28                  	// #40
     d28:	mov	x1, x19
     d2c:	stur	wzr, [x29, #-28]
     d30:	str	x19, [sp, #32]
     d34:	stp	x8, x9, [x29, #-24]
     d38:	str	x10, [x29, #8]
     d3c:	str	d9, [sp, #40]
     d40:	mov	w20, #0x28                  	// #40
     d44:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     d48:	ldr	x8, [sp, #32]
     d4c:	ldr	w9, [sp, #40]
     d50:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d54:	adrp	x4, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d58:	add	x11, x11, #0x0
     d5c:	mov	w12, #0x20                  	// #32
     d60:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d64:	madd	x8, x9, x20, x8
     d68:	add	x4, x4, #0x0
     d6c:	mov	w10, #0x7                   	// #7
     d70:	add	x16, x16, #0x0
     d74:	mov	w17, #0x27                  	// #39
     d78:	adrp	x3, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d7c:	stp	x11, x12, [x8, #24]
     d80:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d84:	mov	w15, #0x1                   	// #1
     d88:	adrp	x2, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d8c:	add	x3, x3, #0x0
     d90:	stp	x4, x10, [x8]
     d94:	mov	w10, #0x3                   	// #3
     d98:	add	x11, x11, #0x0
     d9c:	mov	w12, #0x14                  	// #20
     da0:	stp	x16, x17, [x8, #64]
     da4:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     da8:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dac:	adrp	x18, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     db0:	add	x2, x2, #0x0
     db4:	mov	w9, #0x17                  	// #23
     db8:	str	w15, [x8, #56]
     dbc:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dc0:	add	x16, x16, #0x0
     dc4:	stp	x3, x10, [x8, #120]
     dc8:	str	w10, [x8, #136]
     dcc:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dd0:	stp	x11, x12, [x8, #144]
     dd4:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dd8:	add	x13, x13, #0x0
     ddc:	mov	w14, #0x5                   	// #5
     de0:	add	x18, x18, #0x0
     de4:	mov	w0, #0x4                   	// #4
     de8:	mov	w1, #0x2                   	// #2
     dec:	add	x15, x15, #0x0
     df0:	add	x10, x10, #0x0
     df4:	add	x11, x11, #0x0
     df8:	stp	x2, x9, [x8, #104]
     dfc:	stp	x16, x9, [x8, #184]
     e00:	mov	w9, #0x1e                  	// #30
     e04:	str	w1, [x8, #96]
     e08:	str	wzr, [x8, #16]
     e0c:	stp	x13, x14, [x8, #40]
     e10:	stp	x18, x0, [x8, #80]
     e14:	stp	x15, x14, [x8, #160]
     e18:	str	w0, [x8, #176]
     e1c:	stp	x10, x0, [x8, #200]
     e20:	str	w14, [x8, #216]
     e24:	stp	x11, x9, [x8, #224]
     e28:	ldp	w8, w9, [sp, #40]
     e2c:	add	x8, x8, #0x6
     e30:	cmp	x8, x9
     e34:	b.hi	2908 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2908>  // b.pmore
     e38:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e3c:	add	x19, x19, #0x0
     e40:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e44:	add	x1, x1, #0x0
     e48:	sub	x2, x29, #0x18
     e4c:	add	x3, x29, #0x8
     e50:	add	x4, sp, #0x20
     e54:	mov	x0, x19
     e58:	str	w8, [sp, #40]
     e5c:	add	x20, sp, #0x20
     e60:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e64:	ldr	x0, [sp, #32]
     e68:	add	x23, x20, #0x10
     e6c:	cmp	x0, x23
     e70:	b.eq	e78 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xe78>  // b.none
     e74:	bl	0 <free>
     e78:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e7c:	adrp	x2, 0 <__dso_handle>
     e80:	add	x0, x0, #0x0
     e84:	add	x2, x2, #0x0
     e88:	mov	x1, x19
     e8c:	bl	0 <__cxa_atexit>
     e90:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e94:	add	x8, x8, #0x0
     e98:	mov	w9, #0x40                  	// #64
     e9c:	stp	x8, x9, [x29, #-24]
     ea0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ea4:	add	x8, x8, #0x0
     ea8:	mov	w9, #0x4                   	// #4
     eac:	stp	x8, x9, [sp, #128]
     eb0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     eb4:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     eb8:	ldr	d9, [x8]
     ebc:	add	x10, x10, #0x0
     ec0:	mov	w11, #0x3                   	// #3
     ec4:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ec8:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ecc:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ed0:	stp	x10, x11, [sp, #48]
     ed4:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ed8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     edc:	sub	x20, x29, #0x1c
     ee0:	add	x12, x12, #0x0
     ee4:	mov	w13, #0x1c                  	// #28
     ee8:	add	x14, x14, #0x0
     eec:	mov	w21, #0x1                   	// #1
     ef0:	add	x15, x15, #0x0
     ef4:	mov	w16, #0x20                  	// #32
     ef8:	mov	w22, #0x2                   	// #2
     efc:	add	x10, x10, #0x0
     f00:	mov	w8, #0x25                  	// #37
     f04:	add	x0, x19, #0x260
     f08:	add	x1, x1, #0x0
     f0c:	add	x2, x29, #0x8
     f10:	sub	x3, x29, #0x18
     f14:	add	x4, sp, #0x20
     f18:	stur	wzr, [x29, #-28]
     f1c:	str	x23, [sp, #32]
     f20:	str	wzr, [sp, #64]
     f24:	stp	x12, x13, [sp, #72]
     f28:	stp	x14, x11, [sp, #88]
     f2c:	stp	x15, x16, [sp, #112]
     f30:	str	x20, [x29, #8]
     f34:	str	w21, [sp, #104]
     f38:	str	w22, [sp, #144]
     f3c:	stp	x10, x8, [sp, #152]
     f40:	str	d9, [sp, #40]
     f44:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f48:	ldr	x0, [sp, #32]
     f4c:	cmp	x0, x23
     f50:	b.eq	f58 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xf58>  // b.none
     f54:	bl	0 <free>
     f58:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f5c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f60:	add	x19, x19, #0x0
     f64:	adrp	x2, 0 <__dso_handle>
     f68:	add	x0, x0, #0x0
     f6c:	add	x2, x2, #0x0
     f70:	mov	x1, x19
     f74:	bl	0 <__cxa_atexit>
     f78:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f7c:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f80:	add	x8, x8, #0x0
     f84:	mov	w9, #0x2e                  	// #46
     f88:	add	x11, x11, #0x0
     f8c:	mov	w12, #0x3                   	// #3
     f90:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f94:	add	x10, sp, #0x20
     f98:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f9c:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fa0:	add	x17, x17, #0x0
     fa4:	stp	x8, x9, [x29, #-24]
     fa8:	mov	w8, #0x34                  	// #52
     fac:	stp	x11, x12, [sp, #48]
     fb0:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fb4:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fb8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fbc:	str	x20, [x29, #8]
     fc0:	add	x13, x13, #0x0
     fc4:	mov	w14, #0x21                  	// #33
     fc8:	add	x15, x15, #0x0
     fcc:	mov	w16, #0x8                   	// #8
     fd0:	add	x9, x9, #0x0
     fd4:	mov	w11, #0x4                   	// #4
     fd8:	add	x12, x12, #0x0
     fdc:	stp	x17, x8, [sp, #112]
     fe0:	mov	w8, #0x20                  	// #32
     fe4:	add	x20, x10, #0x10
     fe8:	add	x0, x19, #0x260
     fec:	add	x1, x1, #0x0
     ff0:	sub	x2, x29, #0x18
     ff4:	add	x3, x29, #0x8
     ff8:	add	x4, sp, #0x20
     ffc:	stur	w22, [x29, #-28]
    1000:	str	wzr, [sp, #64]
    1004:	str	w21, [sp, #104]
    1008:	str	w22, [sp, #144]
    100c:	stp	x13, x14, [sp, #72]
    1010:	stp	x15, x16, [sp, #88]
    1014:	stp	x9, x11, [sp, #128]
    1018:	stp	x12, x8, [sp, #152]
    101c:	str	x20, [sp, #32]
    1020:	str	d9, [sp, #40]
    1024:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1028:	ldr	x0, [sp, #32]
    102c:	str	x20, [sp, #24]
    1030:	cmp	x0, x20
    1034:	b.eq	103c <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x103c>  // b.none
    1038:	bl	0 <free>
    103c:	adrp	x25, 0 <__dso_handle>
    1040:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1044:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1048:	add	x25, x25, #0x0
    104c:	add	x0, x0, #0x0
    1050:	add	x1, x1, #0x0
    1054:	mov	x2, x25
    1058:	bl	0 <__cxa_atexit>
    105c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1060:	ldr	x8, [x8]
    1064:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1068:	add	x21, x21, #0x0
    106c:	movi	v0.2d, #0x0
    1070:	add	x27, x8, #0x10
    1074:	ldrh	w8, [x21, #10]
    1078:	strh	wzr, [x21, #8]
    107c:	stur	q0, [x21, #12]
    1080:	stur	q0, [x21, #28]
    1084:	and	w8, w8, #0x8000
    1088:	stur	q0, [x21, #44]
    108c:	str	wzr, [x21, #60]
    1090:	strh	w8, [x21, #10]
    1094:	adrp	x22, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1098:	ldr	x22, [x22]
    109c:	mov	x9, x21
    10a0:	add	x8, x21, #0x80
    10a4:	adrp	x24, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10a8:	str	x22, [x9, #80]!
    10ac:	stp	xzr, x8, [x21, #88]
    10b0:	str	x8, [x21, #104]
    10b4:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    10b8:	ldr	x8, [x8]
    10bc:	str	x9, [x21, #64]
    10c0:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10c4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10c8:	add	x28, x8, #0x10
    10cc:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    10d0:	ldr	x8, [x8]
    10d4:	movi	v10.2s, #0x1
    10d8:	mov	w10, #0x1                   	// #1
    10dc:	add	x24, x24, #0x0
    10e0:	add	x26, x8, #0x10
    10e4:	add	x20, x20, #0x0
    10e8:	add	x1, x1, #0x0
    10ec:	mov	w2, #0x15                  	// #21
    10f0:	mov	x0, x21
    10f4:	str	d8, [x21, #112]
    10f8:	str	wzr, [x21, #120]
    10fc:	str	d10, [x21, #72]
    1100:	strb	wzr, [x21, #136]
    1104:	str	x27, [x21, #144]
    1108:	strb	w10, [x21, #153]
    110c:	strb	wzr, [x21, #152]
    1110:	str	x28, [x21]
    1114:	str	x26, [x21, #160]
    1118:	stp	x20, x24, [x21, #184]
    111c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1120:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1124:	add	x8, x8, #0x0
    1128:	mov	w9, #0x33                  	// #51
    112c:	mov	w10, #0x100                 	// #256
    1130:	mov	x0, x21
    1134:	strb	wzr, [x21, #136]
    1138:	stp	x8, x9, [x21, #32]
    113c:	strh	w10, [x21, #152]
    1140:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1144:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1148:	add	x19, x19, #0x0
    114c:	mov	x0, x19
    1150:	mov	x1, x21
    1154:	mov	x2, x25
    1158:	bl	0 <__cxa_atexit>
    115c:	ldrh	w8, [x21, #210]
    1160:	add	x23, x21, #0xc8
    1164:	strh	wzr, [x21, #208]
    1168:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    116c:	and	w8, w8, #0x8000
    1170:	strh	w8, [x21, #210]
    1174:	add	x8, x21, #0x118
    1178:	str	wzr, [x23, #60]
    117c:	str	x8, [x21, #264]
    1180:	add	x8, x21, #0x148
    1184:	movi	v0.2d, #0x0
    1188:	stp	x8, x8, [x21, #296]
    118c:	mov	w8, #0x1                   	// #1
    1190:	add	x1, x1, #0x0
    1194:	mov	w2, #0x16                  	// #22
    1198:	mov	x0, x23
    119c:	stur	q0, [x21, #212]
    11a0:	stur	q0, [x21, #228]
    11a4:	stur	q0, [x21, #244]
    11a8:	str	d8, [x21, #312]
    11ac:	str	wzr, [x21, #320]
    11b0:	stp	x22, xzr, [x21, #280]
    11b4:	str	d10, [x21, #272]
    11b8:	strb	wzr, [x21, #336]
    11bc:	str	x27, [x21, #344]
    11c0:	strb	w8, [x23, #153]
    11c4:	strb	wzr, [x21, #352]
    11c8:	str	x28, [x21, #200]
    11cc:	str	x26, [x21, #360]
    11d0:	stp	x20, x24, [x21, #384]
    11d4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    11d8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    11dc:	add	x8, x8, #0x0
    11e0:	mov	w9, #0x32                  	// #50
    11e4:	stp	x8, x9, [x21, #232]
    11e8:	mov	w8, #0x100                 	// #256
    11ec:	mov	x0, x23
    11f0:	strb	wzr, [x21, #336]
    11f4:	strh	w8, [x21, #352]
    11f8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    11fc:	mov	x0, x19
    1200:	mov	x1, x23
    1204:	mov	x2, x25
    1208:	mov	x20, x19
    120c:	bl	0 <__cxa_atexit>
    1210:	strh	wzr, [x21, #408]
    1214:	add	x23, x21, #0x190
    1218:	ldrh	w8, [x23, #10]
    121c:	movi	v0.2d, #0x0
    1220:	stur	q0, [x23, #12]
    1224:	stur	q0, [x23, #28]
    1228:	and	w8, w8, #0x8000
    122c:	strh	w8, [x23, #10]
    1230:	add	x8, x21, #0x1e0
    1234:	stur	q0, [x23, #44]
    1238:	str	wzr, [x23, #60]
    123c:	str	x8, [x21, #464]
    1240:	add	x8, x21, #0x210
    1244:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1248:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    124c:	stp	x8, x8, [x21, #496]
    1250:	mov	w8, #0x1                   	// #1
    1254:	add	x19, x19, #0x0
    1258:	add	x1, x1, #0x0
    125c:	mov	w2, #0x16                  	// #22
    1260:	mov	x0, x23
    1264:	str	d8, [x21, #512]
    1268:	str	wzr, [x21, #520]
    126c:	stp	x22, xzr, [x21, #480]
    1270:	str	d10, [x21, #472]
    1274:	strb	wzr, [x21, #536]
    1278:	str	x27, [x21, #544]
    127c:	strb	w8, [x23, #153]
    1280:	strb	wzr, [x21, #552]
    1284:	str	x28, [x21, #400]
    1288:	str	x26, [x21, #560]
    128c:	str	x24, [x21, #592]
    1290:	mov	x25, x24
    1294:	str	x19, [x21, #584]
    1298:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    129c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12a0:	add	x8, x8, #0x0
    12a4:	mov	w9, #0x30                  	// #48
    12a8:	stp	x8, x9, [x21, #432]
    12ac:	mov	w8, #0x100                 	// #256
    12b0:	mov	x0, x23
    12b4:	strb	wzr, [x21, #536]
    12b8:	strh	w8, [x21, #552]
    12bc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    12c0:	adrp	x24, 0 <__dso_handle>
    12c4:	add	x24, x24, #0x0
    12c8:	mov	x0, x20
    12cc:	mov	x1, x23
    12d0:	mov	x2, x24
    12d4:	bl	0 <__cxa_atexit>
    12d8:	strh	wzr, [x21, #608]
    12dc:	add	x23, x21, #0x258
    12e0:	ldrh	w8, [x23, #10]
    12e4:	movi	v0.2d, #0x0
    12e8:	stur	q0, [x23, #12]
    12ec:	stur	q0, [x23, #28]
    12f0:	and	w8, w8, #0x8000
    12f4:	strh	w8, [x23, #10]
    12f8:	add	x8, x21, #0x2a8
    12fc:	stur	q0, [x23, #44]
    1300:	str	wzr, [x23, #60]
    1304:	str	x8, [x21, #664]
    1308:	add	x8, x21, #0x2d8
    130c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1310:	str	x8, [x21, #696]
    1314:	str	x8, [x21, #704]
    1318:	mov	w8, #0x1                   	// #1
    131c:	add	x1, x1, #0x0
    1320:	mov	w2, #0x1e                  	// #30
    1324:	mov	x0, x23
    1328:	str	xzr, [x21, #688]
    132c:	str	d8, [x21, #712]
    1330:	str	wzr, [x21, #720]
    1334:	str	x22, [x21, #680]
    1338:	str	d10, [x21, #672]
    133c:	strb	wzr, [x21, #736]
    1340:	str	x27, [x21, #744]
    1344:	strb	w8, [x23, #153]
    1348:	strb	wzr, [x21, #752]
    134c:	str	x28, [x21, #600]
    1350:	str	x26, [x21, #760]
    1354:	str	x25, [x21, #792]
    1358:	str	x19, [x21, #784]
    135c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1360:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1364:	add	x8, x8, #0x0
    1368:	mov	w9, #0x47                  	// #71
    136c:	str	x8, [x21, #632]
    1370:	mov	w8, #0x100                 	// #256
    1374:	mov	x0, x23
    1378:	strb	wzr, [x21, #736]
    137c:	str	x9, [x21, #640]
    1380:	strh	w8, [x21, #752]
    1384:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1388:	mov	x0, x20
    138c:	mov	x1, x23
    1390:	mov	x2, x24
    1394:	mov	x25, x24
    1398:	bl	0 <__cxa_atexit>
    139c:	strh	wzr, [x21, #808]
    13a0:	add	x23, x21, #0x320
    13a4:	ldrh	w8, [x23, #10]
    13a8:	movi	v0.2d, #0x0
    13ac:	stur	q0, [x23, #12]
    13b0:	stur	q0, [x23, #28]
    13b4:	and	w8, w8, #0x8000
    13b8:	strh	w8, [x23, #10]
    13bc:	add	x8, x21, #0x370
    13c0:	stur	q0, [x23, #44]
    13c4:	str	wzr, [x23, #60]
    13c8:	str	x8, [x21, #864]
    13cc:	add	x8, x21, #0x3a0
    13d0:	str	x8, [x21, #896]
    13d4:	str	x8, [x21, #904]
    13d8:	mov	w8, #0x1                   	// #1
    13dc:	str	xzr, [x21, #888]
    13e0:	str	d8, [x21, #912]
    13e4:	str	wzr, [x21, #920]
    13e8:	str	x22, [x21, #880]
    13ec:	str	d10, [x21, #872]
    13f0:	strb	wzr, [x21, #936]
    13f4:	str	x27, [x21, #944]
    13f8:	strb	w8, [x23, #153]
    13fc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1400:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1404:	add	x8, x8, #0x0
    1408:	add	x1, x1, #0x0
    140c:	mov	w2, #0x1a                  	// #26
    1410:	mov	x0, x23
    1414:	mov	x24, x27
    1418:	strb	wzr, [x21, #952]
    141c:	str	x28, [x21, #800]
    1420:	str	x26, [x21, #960]
    1424:	str	x8, [x21, #992]
    1428:	mov	w27, #0x100                 	// #256
    142c:	str	x19, [x21, #984]
    1430:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1434:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1438:	add	x8, x8, #0x0
    143c:	mov	w9, #0x46                  	// #70
    1440:	mov	x0, x23
    1444:	strb	wzr, [x21, #936]
    1448:	str	x8, [x21, #832]
    144c:	str	x9, [x21, #840]
    1450:	strh	w27, [x21, #952]
    1454:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1458:	mov	x0, x20
    145c:	mov	x1, x23
    1460:	mov	x2, x25
    1464:	mov	w23, #0x1                   	// #1
    1468:	bl	0 <__cxa_atexit>
    146c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1470:	add	x8, x8, #0x0
    1474:	mov	w9, #0x3e                  	// #62
    1478:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    147c:	add	x16, x16, #0x0
    1480:	stp	x8, x9, [x29, #-24]
    1484:	mov	w8, #0x43                  	// #67
    1488:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    148c:	mov	w15, #0xd                   	// #13
    1490:	add	x9, x9, #0x0
    1494:	stp	x16, x8, [sp, #112]
    1498:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    149c:	ldr	x19, [sp, #24]
    14a0:	add	x8, x8, #0x0
    14a4:	stp	x9, x15, [sp, #128]
    14a8:	mov	w9, #0x26                  	// #38
    14ac:	stp	x8, x9, [sp, #152]
    14b0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14b4:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14b8:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14bc:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14c0:	add	x8, x8, #0x0
    14c4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14c8:	sub	x21, x29, #0x1c
    14cc:	add	x10, x10, #0x0
    14d0:	mov	w11, #0x4                   	// #4
    14d4:	add	x12, x12, #0x0
    14d8:	mov	w13, #0x19                  	// #25
    14dc:	add	x14, x14, #0x0
    14e0:	mov	w22, #0x2                   	// #2
    14e4:	add	x0, x8, #0x260
    14e8:	add	x1, x1, #0x0
    14ec:	sub	x2, x29, #0x18
    14f0:	add	x3, x29, #0x8
    14f4:	add	x4, sp, #0x20
    14f8:	stur	wzr, [x29, #-28]
    14fc:	str	x19, [sp, #32]
    1500:	str	wzr, [sp, #64]
    1504:	str	w23, [sp, #104]
    1508:	stp	x10, x11, [sp, #48]
    150c:	stp	x12, x13, [sp, #72]
    1510:	stp	x14, x15, [sp, #88]
    1514:	str	x21, [x29, #8]
    1518:	str	w22, [sp, #144]
    151c:	str	d9, [sp, #40]
    1520:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1524:	ldr	x0, [sp, #32]
    1528:	cmp	x0, x19
    152c:	b.eq	1534 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x1534>  // b.none
    1530:	bl	0 <free>
    1534:	adrp	x19, 0 <__dso_handle>
    1538:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    153c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1540:	add	x19, x19, #0x0
    1544:	add	x0, x0, #0x0
    1548:	add	x1, x1, #0x0
    154c:	mov	x2, x19
    1550:	bl	0 <__cxa_atexit>
    1554:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1558:	add	x20, x20, #0x0
    155c:	ldrh	w8, [x20, #10]
    1560:	movi	v0.2d, #0x0
    1564:	strh	wzr, [x20, #8]
    1568:	stur	q0, [x20, #12]
    156c:	and	w8, w8, #0x8000
    1570:	stur	q0, [x20, #28]
    1574:	stur	q0, [x20, #44]
    1578:	str	wzr, [x20, #60]
    157c:	strh	w8, [x20, #10]
    1580:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1584:	ldr	x10, [x10]
    1588:	mov	x9, x20
    158c:	add	x8, x20, #0x80
    1590:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1594:	str	x10, [x9, #80]!
    1598:	stp	xzr, x8, [x20, #88]
    159c:	str	x8, [x20, #104]
    15a0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15a4:	add	x8, x8, #0x0
    15a8:	str	x8, [x20, #192]
    15ac:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15b0:	add	x8, x8, #0x0
    15b4:	add	x1, x1, #0x0
    15b8:	mov	w2, #0x26                  	// #38
    15bc:	mov	x0, x20
    15c0:	str	d8, [x20, #112]
    15c4:	str	wzr, [x20, #120]
    15c8:	str	d10, [x20, #72]
    15cc:	strb	wzr, [x20, #136]
    15d0:	str	x24, [x20, #144]
    15d4:	strb	w23, [x20, #153]
    15d8:	strb	wzr, [x20, #152]
    15dc:	str	x28, [x20]
    15e0:	str	x26, [x20, #160]
    15e4:	str	x9, [x20, #64]
    15e8:	str	x8, [x20, #184]
    15ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    15f0:	ldrh	w8, [x20, #10]
    15f4:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15f8:	add	x9, x9, #0x0
    15fc:	mov	w10, #0x3c                  	// #60
    1600:	and	w8, w8, #0xffffffbf
    1604:	orr	w8, w8, #0x20
    1608:	mov	x0, x20
    160c:	strb	wzr, [x20, #136]
    1610:	stp	x9, x10, [x20, #32]
    1614:	strh	w8, [x20, #10]
    1618:	strh	w27, [x20, #152]
    161c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1620:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1624:	add	x0, x0, #0x0
    1628:	mov	x1, x20
    162c:	mov	x2, x19
    1630:	bl	0 <__cxa_atexit>
    1634:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1638:	add	x8, x8, #0x0
    163c:	mov	w9, #0x15                  	// #21
    1640:	stp	x8, x9, [x29, #-24]
    1644:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1648:	mov	w11, #0x7                   	// #7
    164c:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1650:	add	x9, x9, #0x0
    1654:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1658:	add	x10, sp, #0x20
    165c:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1660:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1664:	add	x16, x16, #0x0
    1668:	mov	w8, #0x27                  	// #39
    166c:	stp	x9, x11, [sp, #48]
    1670:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1674:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1678:	add	x19, x19, #0x0
    167c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1680:	add	x12, x12, #0x0
    1684:	mov	w13, #0x1d                  	// #29
    1688:	add	x14, x14, #0x0
    168c:	mov	w15, #0x4                   	// #4
    1690:	add	x9, x9, #0x0
    1694:	add	x11, x11, #0x0
    1698:	stp	x16, x8, [sp, #112]
    169c:	mov	w8, #0x22                  	// #34
    16a0:	add	x20, x10, #0x10
    16a4:	add	x1, x1, #0x0
    16a8:	sub	x2, x29, #0x18
    16ac:	add	x3, x29, #0x8
    16b0:	add	x4, sp, #0x20
    16b4:	mov	x0, x19
    16b8:	stur	wzr, [x29, #-28]
    16bc:	str	x21, [x29, #8]
    16c0:	str	wzr, [sp, #64]
    16c4:	str	w23, [sp, #104]
    16c8:	str	w22, [sp, #144]
    16cc:	stp	x12, x13, [sp, #72]
    16d0:	stp	x14, x15, [sp, #88]
    16d4:	stp	x9, x15, [sp, #128]
    16d8:	stp	x11, x8, [sp, #152]
    16dc:	str	x20, [sp, #32]
    16e0:	str	d9, [sp, #40]
    16e4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    16e8:	ldr	x0, [sp, #32]
    16ec:	cmp	x0, x20
    16f0:	b.eq	16f8 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x16f8>  // b.none
    16f4:	bl	0 <free>
    16f8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    16fc:	adrp	x2, 0 <__dso_handle>
    1700:	add	x0, x0, #0x0
    1704:	add	x2, x2, #0x0
    1708:	mov	x1, x19
    170c:	bl	0 <__cxa_atexit>
    1710:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1714:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1718:	add	x8, x8, #0x0
    171c:	mov	w9, #0x2b                  	// #43
    1720:	add	x13, x13, #0x0
    1724:	mov	w1, #0x2                   	// #2
    1728:	sub	x0, x29, #0x1c
    172c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1730:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1734:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1738:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    173c:	stp	x8, x9, [x29, #-24]
    1740:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1744:	stp	x13, x1, [sp, #88]
    1748:	str	w1, [sp, #144]
    174c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1750:	mov	w21, #0x1                   	// #1
    1754:	add	x10, x10, #0x0
    1758:	mov	w17, #0x4                   	// #4
    175c:	add	x11, x11, #0x0
    1760:	mov	w12, #0x1f                  	// #31
    1764:	add	x14, x14, #0x0
    1768:	mov	w15, #0x1b                  	// #27
    176c:	add	x16, x16, #0x0
    1770:	mov	w18, #0x3                   	// #3
    1774:	add	x8, x8, #0x0
    1778:	mov	w9, #0x33                  	// #51
    177c:	str	x0, [x29, #8]
    1780:	add	x0, x19, #0x260
    1784:	add	x1, x1, #0x0
    1788:	sub	x2, x29, #0x18
    178c:	add	x3, x29, #0x8
    1790:	add	x4, sp, #0x20
    1794:	str	x20, [sp, #32]
    1798:	str	wzr, [sp, #64]
    179c:	stp	x11, x12, [sp, #72]
    17a0:	stp	x14, x15, [sp, #112]
    17a4:	stur	w21, [x29, #-28]
    17a8:	stp	x10, x17, [sp, #48]
    17ac:	str	w21, [sp, #104]
    17b0:	stp	x16, x18, [sp, #128]
    17b4:	stp	x8, x9, [sp, #152]
    17b8:	str	d9, [sp, #40]
    17bc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    17c0:	ldr	x0, [sp, #32]
    17c4:	cmp	x0, x20
    17c8:	b.eq	17d0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x17d0>  // b.none
    17cc:	bl	0 <free>
    17d0:	adrp	x28, 0 <__dso_handle>
    17d4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    17d8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    17dc:	add	x28, x28, #0x0
    17e0:	add	x0, x0, #0x0
    17e4:	add	x1, x1, #0x0
    17e8:	mov	x2, x28
    17ec:	bl	0 <__cxa_atexit>
    17f0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    17f4:	ldr	x8, [x8]
    17f8:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    17fc:	add	x22, x22, #0x0
    1800:	movi	v0.2d, #0x0
    1804:	add	x10, x8, #0x10
    1808:	ldrh	w8, [x22, #10]
    180c:	strh	wzr, [x22, #8]
    1810:	stur	q0, [x22, #12]
    1814:	stur	q0, [x22, #28]
    1818:	and	w8, w8, #0x8000
    181c:	stur	q0, [x22, #44]
    1820:	str	wzr, [x22, #60]
    1824:	strh	w8, [x22, #10]
    1828:	adrp	x25, 0 <_ZN4llvm2cl15GeneralCategoryE>
    182c:	ldr	x25, [x25]
    1830:	mov	x9, x22
    1834:	add	x8, x22, #0x80
    1838:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    183c:	str	x25, [x9, #80]!
    1840:	stp	xzr, x8, [x22, #88]
    1844:	str	x8, [x22, #104]
    1848:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    184c:	ldr	x8, [x8]
    1850:	str	x9, [x22, #64]
    1854:	movi	v10.2s, #0x1
    1858:	add	x1, x1, #0x0
    185c:	add	x26, x8, #0x10
    1860:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    1864:	ldr	x8, [x8]
    1868:	strb	w21, [x22, #153]
    186c:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1870:	add	x21, x21, #0x0
    1874:	str	x21, [x22, #192]
    1878:	mov	x24, x21
    187c:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1880:	add	x27, x8, #0x10
    1884:	add	x21, x21, #0x0
    1888:	mov	w2, #0x19                  	// #25
    188c:	mov	x0, x22
    1890:	str	d8, [x22, #112]
    1894:	str	wzr, [x22, #120]
    1898:	str	d10, [x22, #72]
    189c:	strb	wzr, [x22, #136]
    18a0:	str	x10, [x22, #144]
    18a4:	mov	x19, x10
    18a8:	strb	wzr, [x22, #152]
    18ac:	str	x26, [x22]
    18b0:	str	x27, [x22, #160]
    18b4:	str	x21, [x22, #184]
    18b8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    18bc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    18c0:	add	x8, x8, #0x0
    18c4:	mov	w9, #0x35                  	// #53
    18c8:	mov	w10, #0x100                 	// #256
    18cc:	mov	x0, x22
    18d0:	strb	wzr, [x22, #136]
    18d4:	stp	x8, x9, [x22, #32]
    18d8:	strh	w10, [x22, #152]
    18dc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18e0:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    18e4:	add	x20, x20, #0x0
    18e8:	mov	x0, x20
    18ec:	mov	x1, x22
    18f0:	mov	x2, x28
    18f4:	bl	0 <__cxa_atexit>
    18f8:	ldrh	w8, [x22, #210]
    18fc:	add	x23, x22, #0xc8
    1900:	strh	wzr, [x22, #208]
    1904:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1908:	and	w8, w8, #0x8000
    190c:	strh	w8, [x22, #210]
    1910:	add	x8, x22, #0x118
    1914:	str	wzr, [x23, #60]
    1918:	str	x8, [x22, #264]
    191c:	add	x8, x22, #0x148
    1920:	movi	v0.2d, #0x0
    1924:	stp	x8, x8, [x22, #296]
    1928:	mov	w8, #0x1                   	// #1
    192c:	add	x1, x1, #0x0
    1930:	mov	w2, #0xb                   	// #11
    1934:	mov	x0, x23
    1938:	stur	q0, [x22, #212]
    193c:	stur	q0, [x22, #228]
    1940:	stur	q0, [x22, #244]
    1944:	str	d8, [x22, #312]
    1948:	str	wzr, [x22, #320]
    194c:	stp	x25, xzr, [x22, #280]
    1950:	str	d10, [x22, #272]
    1954:	strb	wzr, [x22, #336]
    1958:	str	x19, [x22, #344]
    195c:	strb	w8, [x23, #153]
    1960:	strb	wzr, [x22, #352]
    1964:	str	x26, [x22, #200]
    1968:	str	x27, [x22, #360]
    196c:	stp	x21, x24, [x22, #384]
    1970:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1974:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1978:	add	x8, x8, #0x0
    197c:	mov	w9, #0x40                  	// #64
    1980:	stp	x8, x9, [x22, #232]
    1984:	mov	w8, #0x100                 	// #256
    1988:	mov	x0, x23
    198c:	strb	wzr, [x22, #336]
    1990:	strh	w8, [x22, #352]
    1994:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1998:	mov	x0, x20
    199c:	mov	x1, x23
    19a0:	mov	x2, x28
    19a4:	bl	0 <__cxa_atexit>
    19a8:	strh	wzr, [x22, #408]
    19ac:	add	x23, x22, #0x190
    19b0:	ldrh	w8, [x23, #10]
    19b4:	movi	v0.2d, #0x0
    19b8:	stur	q0, [x23, #12]
    19bc:	stur	q0, [x23, #28]
    19c0:	and	w8, w8, #0x8000
    19c4:	strh	w8, [x23, #10]
    19c8:	add	x8, x22, #0x1e0
    19cc:	stur	q0, [x23, #44]
    19d0:	str	wzr, [x23, #60]
    19d4:	str	x8, [x22, #464]
    19d8:	add	x8, x22, #0x210
    19dc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    19e0:	stp	x8, x8, [x22, #496]
    19e4:	mov	w8, #0x1                   	// #1
    19e8:	add	x1, x1, #0x0
    19ec:	mov	w2, #0x12                  	// #18
    19f0:	mov	x0, x23
    19f4:	str	d8, [x22, #512]
    19f8:	str	wzr, [x22, #520]
    19fc:	stp	x25, xzr, [x22, #480]
    1a00:	str	d10, [x22, #472]
    1a04:	strb	wzr, [x22, #536]
    1a08:	str	x19, [x22, #544]
    1a0c:	strb	w8, [x23, #153]
    1a10:	strb	wzr, [x22, #552]
    1a14:	str	x26, [x22, #400]
    1a18:	str	x27, [x22, #560]
    1a1c:	str	x24, [x22, #592]
    1a20:	str	x21, [x22, #584]
    1a24:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a28:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1a2c:	add	x8, x8, #0x0
    1a30:	mov	w9, #0x15                  	// #21
    1a34:	stp	x8, x9, [x22, #432]
    1a38:	mov	w8, #0x100                 	// #256
    1a3c:	mov	x0, x23
    1a40:	strb	wzr, [x22, #536]
    1a44:	strh	w8, [x22, #552]
    1a48:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a4c:	mov	x0, x20
    1a50:	mov	x1, x23
    1a54:	mov	x2, x28
    1a58:	bl	0 <__cxa_atexit>
    1a5c:	strh	wzr, [x22, #608]
    1a60:	add	x23, x22, #0x258
    1a64:	ldrh	w8, [x23, #10]
    1a68:	movi	v0.2d, #0x0
    1a6c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1a70:	stur	q0, [x23, #12]
    1a74:	and	w8, w8, #0x8000
    1a78:	strh	w8, [x23, #10]
    1a7c:	add	x8, x22, #0x2a8
    1a80:	stur	q0, [x23, #28]
    1a84:	stur	q0, [x23, #44]
    1a88:	str	wzr, [x23, #60]
    1a8c:	str	x8, [x22, #664]
    1a90:	add	x8, x22, #0x2d8
    1a94:	mov	w28, #0x1                   	// #1
    1a98:	add	x1, x1, #0x0
    1a9c:	mov	w2, #0x15                  	// #21
    1aa0:	mov	x0, x23
    1aa4:	str	xzr, [x22, #688]
    1aa8:	str	x8, [x22, #696]
    1aac:	str	x8, [x22, #704]
    1ab0:	str	d8, [x22, #712]
    1ab4:	str	wzr, [x22, #720]
    1ab8:	str	x25, [x22, #680]
    1abc:	str	d10, [x22, #672]
    1ac0:	strb	wzr, [x22, #736]
    1ac4:	str	x19, [x22, #744]
    1ac8:	strb	w28, [x23, #153]
    1acc:	strb	wzr, [x22, #752]
    1ad0:	str	x26, [x22, #600]
    1ad4:	str	x27, [x22, #760]
    1ad8:	str	x24, [x22, #792]
    1adc:	str	x21, [x22, #784]
    1ae0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ae4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1ae8:	add	x8, x8, #0x0
    1aec:	mov	w9, #0x1a                  	// #26
    1af0:	mov	w10, #0x101                 	// #257
    1af4:	mov	x0, x23
    1af8:	strb	w28, [x22, #736]
    1afc:	str	x8, [x22, #632]
    1b00:	str	x9, [x22, #640]
    1b04:	strh	w10, [x22, #752]
    1b08:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1b0c:	adrp	x21, 0 <__dso_handle>
    1b10:	add	x21, x21, #0x0
    1b14:	mov	x0, x20
    1b18:	mov	x1, x23
    1b1c:	mov	x2, x21
    1b20:	bl	0 <__cxa_atexit>
    1b24:	strh	wzr, [x22, #808]
    1b28:	add	x24, x22, #0x320
    1b2c:	ldrh	w9, [x24, #10]
    1b30:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b34:	adrp	x12, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1b38:	ldr	x11, [x11]
    1b3c:	and	w9, w9, #0x8000
    1b40:	ldr	x12, [x12]
    1b44:	strh	w9, [x24, #10]
    1b48:	adrp	x9, 0 <_ZTVN4llvm2cl6parserIjEE>
    1b4c:	ldr	x9, [x9]
    1b50:	add	x8, x22, #0x370
    1b54:	add	x10, x22, #0x3a0
    1b58:	movi	v0.2d, #0x0
    1b5c:	stur	q0, [x24, #12]
    1b60:	stur	q0, [x24, #28]
    1b64:	stur	q0, [x24, #44]
    1b68:	str	wzr, [x24, #60]
    1b6c:	str	x8, [x22, #864]
    1b70:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b74:	str	x10, [x22, #896]
    1b78:	str	x10, [x22, #904]
    1b7c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b80:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b84:	add	x8, x8, #0x0
    1b88:	add	x10, x10, #0x0
    1b8c:	add	x13, x11, #0x10
    1b90:	add	x11, x12, #0x10
    1b94:	add	x9, x9, #0x10
    1b98:	mov	w20, #0x1                   	// #1
    1b9c:	add	x1, x1, #0x0
    1ba0:	mov	w2, #0xf                   	// #15
    1ba4:	mov	x0, x24
    1ba8:	stp	x13, x11, [sp, #8]
    1bac:	str	x9, [sp, #24]
    1bb0:	str	xzr, [x22, #888]
    1bb4:	str	d8, [x22, #912]
    1bb8:	str	wzr, [x22, #920]
    1bbc:	str	x25, [x22, #880]
    1bc0:	str	d10, [x22, #872]
    1bc4:	str	wzr, [x22, #936]
    1bc8:	str	x13, [x22, #944]
    1bcc:	strb	w20, [x24, #156]
    1bd0:	str	wzr, [x22, #952]
    1bd4:	str	x11, [x22, #800]
    1bd8:	str	x9, [x22, #960]
    1bdc:	str	x8, [x22, #992]
    1be0:	str	x10, [x22, #984]
    1be4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1be8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1bec:	add	x8, x8, #0x0
    1bf0:	mov	w9, #0x20                  	// #32
    1bf4:	mov	x0, x24
    1bf8:	str	wzr, [x22, #936]
    1bfc:	str	x8, [x22, #832]
    1c00:	str	x9, [x22, #840]
    1c04:	strb	w20, [x24, #156]
    1c08:	mov	w20, #0x1                   	// #1
    1c0c:	str	wzr, [x22, #952]
    1c10:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c14:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1c18:	add	x0, x0, #0x0
    1c1c:	mov	x1, x24
    1c20:	mov	x2, x21
    1c24:	bl	0 <__cxa_atexit>
    1c28:	strh	wzr, [x22, #1008]
    1c2c:	add	x24, x22, #0x3e8
    1c30:	ldrh	w8, [x24, #10]
    1c34:	movi	v0.2d, #0x0
    1c38:	stur	q0, [x24, #12]
    1c3c:	stur	q0, [x24, #28]
    1c40:	and	w8, w8, #0x8000
    1c44:	strh	w8, [x24, #10]
    1c48:	add	x8, x22, #0x438
    1c4c:	stur	q0, [x24, #44]
    1c50:	str	wzr, [x24, #60]
    1c54:	str	x8, [x22, #1064]
    1c58:	add	x8, x22, #0x468
    1c5c:	str	x8, [x22, #1096]
    1c60:	str	x8, [x22, #1104]
    1c64:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1c68:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1c6c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1c70:	add	x8, x8, #0x0
    1c74:	add	x23, x23, #0x0
    1c78:	add	x1, x1, #0x0
    1c7c:	mov	w2, #0xc                   	// #12
    1c80:	mov	x0, x24
    1c84:	str	xzr, [x22, #1088]
    1c88:	str	d8, [x22, #1112]
    1c8c:	str	wzr, [x22, #1120]
    1c90:	str	x25, [x22, #1080]
    1c94:	mov	x28, x25
    1c98:	str	d10, [x22, #1072]
    1c9c:	strb	wzr, [x22, #1136]
    1ca0:	mov	x25, x19
    1ca4:	str	x19, [x22, #1144]
    1ca8:	strb	w20, [x24, #153]
    1cac:	strb	wzr, [x22, #1152]
    1cb0:	str	x26, [x22, #1000]
    1cb4:	str	x27, [x22, #1160]
    1cb8:	str	x8, [x22, #1192]
    1cbc:	str	x23, [x22, #1184]
    1cc0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1cc4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1cc8:	add	x8, x8, #0x0
    1ccc:	mov	w9, #0x2e                  	// #46
    1cd0:	str	x8, [x22, #1032]
    1cd4:	mov	w8, #0x100                 	// #256
    1cd8:	mov	x0, x24
    1cdc:	strb	wzr, [x22, #1136]
    1ce0:	str	x9, [x22, #1040]
    1ce4:	strh	w8, [x22, #1152]
    1ce8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1cec:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1cf0:	add	x0, x0, #0x0
    1cf4:	mov	x1, x24
    1cf8:	mov	x2, x21
    1cfc:	bl	0 <__cxa_atexit>
    1d00:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d04:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d08:	add	x22, x22, #0x0
    1d0c:	add	x8, x8, #0x0
    1d10:	strh	wzr, [x22, #3200]
    1d14:	add	x24, x22, #0xc78
    1d18:	str	x8, [sp, #32]
    1d1c:	ldrh	w8, [x24, #10]
    1d20:	adrp	x9, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1d24:	adrp	x10, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1d28:	adrp	x11, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1d2c:	and	w8, w8, #0x8000
    1d30:	ldr	x9, [x9]
    1d34:	ldr	x10, [x10]
    1d38:	ldr	x11, [x11]
    1d3c:	strh	w8, [x24, #10]
    1d40:	add	x8, x22, #0xcc8
    1d44:	movi	v0.2d, #0x0
    1d48:	stur	q0, [x24, #12]
    1d4c:	stur	q0, [x24, #28]
    1d50:	stur	q0, [x24, #44]
    1d54:	str	wzr, [x24, #60]
    1d58:	str	x8, [x22, #3256]
    1d5c:	add	x8, x22, #0xcf8
    1d60:	str	x8, [x22, #3288]
    1d64:	str	x8, [x22, #3296]
    1d68:	add	x8, x22, #0xd10
    1d6c:	str	x8, [x22, #3328]
    1d70:	add	x8, x22, #0xd38
    1d74:	str	x8, [x22, #3368]
    1d78:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d7c:	add	x8, x8, #0x0
    1d80:	str	x8, [x22, #3440]
    1d84:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d88:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d8c:	add	x9, x9, #0x10
    1d90:	add	x10, x10, #0x10
    1d94:	add	x11, x11, #0x10
    1d98:	add	x8, x8, #0x0
    1d9c:	add	x1, x1, #0x0
    1da0:	mov	w2, #0x9                   	// #9
    1da4:	mov	x0, x24
    1da8:	str	xzr, [x22, #3280]
    1dac:	str	d8, [x22, #3304]
    1db0:	str	wzr, [x22, #3312]
    1db4:	str	x28, [x22, #3272]
    1db8:	str	d10, [x22, #3264]
    1dbc:	str	xzr, [x22, #3336]
    1dc0:	strb	wzr, [x22, #3344]
    1dc4:	str	xzr, [x22, #3376]
    1dc8:	strb	wzr, [x22, #3384]
    1dcc:	strb	wzr, [x22, #3400]
    1dd0:	str	x9, [x22, #3360]
    1dd4:	str	x10, [x22, #3192]
    1dd8:	str	x11, [x22, #3408]
    1ddc:	str	x8, [x22, #3432]
    1de0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1de4:	ldrh	w8, [x24, #10]
    1de8:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1dec:	add	x9, x9, #0x0
    1df0:	mov	w10, #0x3b                  	// #59
    1df4:	and	w8, w8, #0xffffffbf
    1df8:	orr	w8, w8, #0x20
    1dfc:	add	x1, sp, #0x20
    1e00:	mov	x0, x24
    1e04:	strh	w8, [x24, #10]
    1e08:	str	x9, [x22, #3224]
    1e0c:	str	x10, [x22, #3232]
    1e10:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1e14:	mov	x0, x24
    1e18:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e1c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1e20:	add	x0, x0, #0x0
    1e24:	mov	x1, x24
    1e28:	mov	x2, x21
    1e2c:	mov	x20, x21
    1e30:	bl	0 <__cxa_atexit>
    1e34:	ldrh	w8, [x22, #10]
    1e38:	movi	v0.2d, #0x0
    1e3c:	mov	x9, x22
    1e40:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1e44:	and	w8, w8, #0x8000
    1e48:	strh	w8, [x22, #10]
    1e4c:	add	x8, x22, #0x80
    1e50:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1e54:	strh	wzr, [x22, #8]
    1e58:	stur	q0, [x22, #12]
    1e5c:	stur	q0, [x22, #28]
    1e60:	stur	q0, [x22, #44]
    1e64:	str	wzr, [x22, #60]
    1e68:	str	x28, [x9, #80]!
    1e6c:	stp	xzr, x8, [x22, #88]
    1e70:	str	x8, [x22, #104]
    1e74:	mov	w8, #0x1                   	// #1
    1e78:	add	x21, x21, #0x0
    1e7c:	add	x1, x1, #0x0
    1e80:	mov	w2, #0x9                   	// #9
    1e84:	mov	x0, x22
    1e88:	str	d8, [x22, #112]
    1e8c:	str	wzr, [x22, #120]
    1e90:	str	d10, [x22, #72]
    1e94:	strb	wzr, [x22, #136]
    1e98:	str	x19, [x22, #144]
    1e9c:	strb	w8, [x22, #153]
    1ea0:	strb	wzr, [x22, #152]
    1ea4:	str	x26, [x22]
    1ea8:	str	x27, [x22, #160]
    1eac:	str	x9, [x22, #64]
    1eb0:	stp	x23, x21, [x22, #184]
    1eb4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1eb8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1ebc:	add	x8, x8, #0x0
    1ec0:	mov	w9, #0x22                  	// #34
    1ec4:	mov	w19, #0x100                 	// #256
    1ec8:	mov	x0, x22
    1ecc:	strb	wzr, [x22, #136]
    1ed0:	stp	x8, x9, [x22, #32]
    1ed4:	strh	w19, [x22, #152]
    1ed8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1edc:	adrp	x28, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1ee0:	add	x28, x28, #0x0
    1ee4:	mov	x0, x28
    1ee8:	mov	x1, x22
    1eec:	mov	x2, x20
    1ef0:	bl	0 <__cxa_atexit>
    1ef4:	ldrh	w8, [x22, #210]
    1ef8:	add	x24, x22, #0xc8
    1efc:	strh	wzr, [x22, #208]
    1f00:	movi	v0.2d, #0x0
    1f04:	and	w8, w8, #0x8000
    1f08:	strh	w8, [x22, #210]
    1f0c:	add	x8, x22, #0x118
    1f10:	str	wzr, [x24, #60]
    1f14:	str	x8, [x22, #264]
    1f18:	add	x8, x22, #0x148
    1f1c:	stur	q0, [x22, #212]
    1f20:	stur	q0, [x22, #228]
    1f24:	stur	q0, [x22, #244]
    1f28:	stp	x8, x8, [x22, #296]
    1f2c:	str	d8, [x22, #312]
    1f30:	str	wzr, [x22, #320]
    1f34:	str	xzr, [x22, #288]
    1f38:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1f3c:	ldr	x8, [x8]
    1f40:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1f44:	add	x1, x1, #0x0
    1f48:	mov	w2, #0x15                  	// #21
    1f4c:	str	x8, [x22, #280]
    1f50:	mov	w8, #0x1                   	// #1
    1f54:	mov	x0, x24
    1f58:	str	d10, [x22, #272]
    1f5c:	strb	wzr, [x22, #336]
    1f60:	str	x25, [x22, #344]
    1f64:	strb	w8, [x24, #153]
    1f68:	strb	wzr, [x22, #352]
    1f6c:	str	x26, [x22, #200]
    1f70:	str	x27, [x22, #360]
    1f74:	stp	x23, x21, [x22, #384]
    1f78:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1f7c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1f80:	add	x8, x8, #0x0
    1f84:	mov	w9, #0x3e                  	// #62
    1f88:	mov	x0, x24
    1f8c:	strb	wzr, [x22, #336]
    1f90:	stp	x8, x9, [x22, #232]
    1f94:	strh	w19, [x22, #352]
    1f98:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1f9c:	mov	x0, x28
    1fa0:	mov	x1, x24
    1fa4:	mov	x2, x20
    1fa8:	mov	x28, x20
    1fac:	bl	0 <__cxa_atexit>
    1fb0:	strh	wzr, [x22, #408]
    1fb4:	add	x24, x22, #0x190
    1fb8:	ldrh	w8, [x24, #10]
    1fbc:	movi	v0.2d, #0x0
    1fc0:	stur	q0, [x24, #12]
    1fc4:	stur	q0, [x24, #28]
    1fc8:	and	w8, w8, #0x8000
    1fcc:	strh	w8, [x24, #10]
    1fd0:	add	x8, x22, #0x1e0
    1fd4:	stur	q0, [x24, #44]
    1fd8:	str	wzr, [x24, #60]
    1fdc:	str	x8, [x22, #464]
    1fe0:	add	x8, x22, #0x210
    1fe4:	stp	x8, x8, [x22, #496]
    1fe8:	str	d8, [x22, #512]
    1fec:	str	wzr, [x22, #520]
    1ff0:	str	xzr, [x22, #488]
    1ff4:	adrp	x19, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1ff8:	ldr	x19, [x19]
    1ffc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2000:	mov	w8, #0x1                   	// #1
    2004:	add	x1, x1, #0x0
    2008:	mov	w2, #0xd                   	// #13
    200c:	mov	x0, x24
    2010:	str	x19, [x22, #480]
    2014:	str	d10, [x22, #472]
    2018:	strb	wzr, [x22, #536]
    201c:	str	x25, [x22, #544]
    2020:	strb	w8, [x24, #153]
    2024:	strb	wzr, [x22, #552]
    2028:	str	x26, [x22, #400]
    202c:	mov	x20, x26
    2030:	str	x27, [x22, #560]
    2034:	mov	x26, x27
    2038:	str	x27, [sp]
    203c:	str	x21, [x22, #592]
    2040:	mov	x27, x21
    2044:	str	x23, [x22, #584]
    2048:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    204c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2050:	add	x8, x8, #0x0
    2054:	str	x8, [x22, #432]
    2058:	mov	w8, #0x20                  	// #32
    205c:	str	x8, [x22, #440]
    2060:	mov	w8, #0x100                 	// #256
    2064:	mov	x0, x24
    2068:	strb	wzr, [x22, #536]
    206c:	strh	w8, [x22, #552]
    2070:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2074:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2078:	add	x21, x21, #0x0
    207c:	mov	x0, x21
    2080:	mov	x1, x24
    2084:	mov	x2, x28
    2088:	bl	0 <__cxa_atexit>
    208c:	strh	wzr, [x22, #608]
    2090:	add	x24, x22, #0x258
    2094:	ldrh	w8, [x24, #10]
    2098:	movi	v0.2d, #0x0
    209c:	stur	q0, [x24, #12]
    20a0:	stur	q0, [x24, #28]
    20a4:	and	w8, w8, #0x8000
    20a8:	strh	w8, [x24, #10]
    20ac:	add	x8, x22, #0x2a8
    20b0:	stur	q0, [x24, #44]
    20b4:	str	wzr, [x24, #60]
    20b8:	str	x8, [x22, #664]
    20bc:	add	x8, x22, #0x2d8
    20c0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    20c4:	str	x8, [x22, #696]
    20c8:	str	x8, [x22, #704]
    20cc:	mov	w8, #0x1                   	// #1
    20d0:	add	x1, x1, #0x0
    20d4:	mov	w2, #0x11                  	// #17
    20d8:	mov	x0, x24
    20dc:	str	xzr, [x22, #688]
    20e0:	str	d8, [x22, #712]
    20e4:	str	wzr, [x22, #720]
    20e8:	str	x19, [x22, #680]
    20ec:	str	d10, [x22, #672]
    20f0:	strb	wzr, [x22, #736]
    20f4:	str	x25, [x22, #744]
    20f8:	strb	w8, [x24, #153]
    20fc:	mov	w28, #0x1                   	// #1
    2100:	strb	wzr, [x22, #752]
    2104:	str	x20, [x22, #600]
    2108:	str	x26, [x22, #760]
    210c:	str	x27, [x22, #792]
    2110:	str	x23, [x22, #784]
    2114:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2118:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    211c:	add	x8, x8, #0x0
    2120:	mov	w9, #0x25                  	// #37
    2124:	str	x8, [x22, #632]
    2128:	mov	w8, #0x100                 	// #256
    212c:	mov	x0, x24
    2130:	strb	wzr, [x22, #736]
    2134:	str	x9, [x22, #640]
    2138:	strh	w8, [x22, #752]
    213c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2140:	adrp	x26, 0 <__dso_handle>
    2144:	add	x26, x26, #0x0
    2148:	mov	x0, x21
    214c:	mov	x1, x24
    2150:	mov	x2, x26
    2154:	bl	0 <__cxa_atexit>
    2158:	strh	wzr, [x22, #808]
    215c:	add	x24, x22, #0x320
    2160:	ldrh	w8, [x24, #10]
    2164:	movi	v0.2d, #0x0
    2168:	stur	q0, [x24, #12]
    216c:	stur	q0, [x24, #28]
    2170:	and	w8, w8, #0x8000
    2174:	strh	w8, [x24, #10]
    2178:	add	x8, x22, #0x370
    217c:	stur	q0, [x24, #44]
    2180:	str	wzr, [x24, #60]
    2184:	str	x8, [x22, #864]
    2188:	add	x8, x22, #0x3a0
    218c:	str	x8, [x22, #896]
    2190:	str	x8, [x22, #904]
    2194:	ldr	x8, [sp, #8]
    2198:	str	xzr, [x22, #888]
    219c:	str	d8, [x22, #912]
    21a0:	str	wzr, [x22, #920]
    21a4:	str	x8, [x22, #944]
    21a8:	ldr	x8, [sp, #16]
    21ac:	str	x19, [x22, #880]
    21b0:	str	d10, [x22, #872]
    21b4:	str	wzr, [x22, #936]
    21b8:	strb	w28, [x24, #156]
    21bc:	str	x8, [x22, #800]
    21c0:	ldr	x8, [sp, #24]
    21c4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    21c8:	add	x1, x1, #0x0
    21cc:	mov	w2, #0x8                   	// #8
    21d0:	str	x8, [x22, #960]
    21d4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    21d8:	add	x8, x8, #0x0
    21dc:	str	x8, [x22, #992]
    21e0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    21e4:	add	x8, x8, #0x0
    21e8:	mov	x0, x24
    21ec:	str	wzr, [x22, #952]
    21f0:	str	x8, [x22, #984]
    21f4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    21f8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    21fc:	add	x8, x8, #0x0
    2200:	mov	w9, #0x21                  	// #33
    2204:	mov	x0, x24
    2208:	str	wzr, [x22, #936]
    220c:	str	x8, [x22, #832]
    2210:	str	x9, [x22, #840]
    2214:	strb	w28, [x24, #156]
    2218:	str	wzr, [x22, #952]
    221c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2220:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2224:	add	x0, x0, #0x0
    2228:	mov	x1, x24
    222c:	mov	x2, x26
    2230:	bl	0 <__cxa_atexit>
    2234:	strh	wzr, [x22, #1008]
    2238:	add	x23, x22, #0x3e8
    223c:	ldrh	w8, [x23, #10]
    2240:	ldr	x27, [sp]
    2244:	movi	v0.2d, #0x0
    2248:	adrp	x28, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    224c:	and	w8, w8, #0x8000
    2250:	strh	w8, [x23, #10]
    2254:	add	x8, x22, #0x438
    2258:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    225c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2260:	stur	q0, [x23, #12]
    2264:	stur	q0, [x23, #28]
    2268:	stur	q0, [x23, #44]
    226c:	str	wzr, [x23, #60]
    2270:	str	x8, [x22, #1064]
    2274:	add	x8, x22, #0x468
    2278:	str	x19, [x22, #1080]
    227c:	mov	w19, #0x1                   	// #1
    2280:	add	x28, x28, #0x0
    2284:	add	x21, x21, #0x0
    2288:	add	x1, x1, #0x0
    228c:	mov	w2, #0xc                   	// #12
    2290:	mov	x0, x23
    2294:	str	xzr, [x22, #1088]
    2298:	str	x8, [x22, #1096]
    229c:	str	x8, [x22, #1104]
    22a0:	str	d8, [x22, #1112]
    22a4:	str	wzr, [x22, #1120]
    22a8:	str	d10, [x22, #1072]
    22ac:	strb	wzr, [x22, #1136]
    22b0:	str	x25, [x22, #1144]
    22b4:	strb	w19, [x23, #153]
    22b8:	strb	wzr, [x22, #1152]
    22bc:	str	x20, [x22, #1000]
    22c0:	str	x27, [x22, #1160]
    22c4:	str	x28, [x22, #1192]
    22c8:	str	x21, [x22, #1184]
    22cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    22d0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22d4:	add	x8, x8, #0x0
    22d8:	mov	w9, #0x16                  	// #22
    22dc:	str	x8, [x22, #1032]
    22e0:	mov	w8, #0x100                 	// #256
    22e4:	mov	x0, x23
    22e8:	strb	wzr, [x22, #1136]
    22ec:	str	x9, [x22, #1040]
    22f0:	strh	w8, [x22, #1152]
    22f4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    22f8:	adrp	x24, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22fc:	add	x24, x24, #0x0
    2300:	mov	x0, x24
    2304:	mov	x1, x23
    2308:	mov	x2, x26
    230c:	bl	0 <__cxa_atexit>
    2310:	strh	wzr, [x22, #1208]
    2314:	add	x23, x22, #0x4b0
    2318:	ldrh	w8, [x23, #10]
    231c:	movi	v0.2d, #0x0
    2320:	stur	q0, [x23, #12]
    2324:	stur	q0, [x23, #28]
    2328:	and	w8, w8, #0x8000
    232c:	strh	w8, [x23, #10]
    2330:	add	x8, x22, #0x500
    2334:	stur	q0, [x23, #44]
    2338:	str	wzr, [x23, #60]
    233c:	str	x8, [x22, #1264]
    2340:	add	x8, x22, #0x530
    2344:	str	xzr, [x22, #1288]
    2348:	str	x8, [x22, #1296]
    234c:	str	x8, [x22, #1304]
    2350:	str	d8, [x22, #1312]
    2354:	str	wzr, [x22, #1320]
    2358:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
    235c:	ldr	x8, [x8]
    2360:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2364:	add	x1, x1, #0x0
    2368:	mov	w2, #0x14                  	// #20
    236c:	mov	x0, x23
    2370:	str	x8, [x22, #1280]
    2374:	str	d10, [x22, #1272]
    2378:	strb	wzr, [x22, #1336]
    237c:	str	x25, [x22, #1344]
    2380:	strb	w19, [x23, #153]
    2384:	mov	w19, #0x1                   	// #1
    2388:	strb	wzr, [x22, #1352]
    238c:	str	x20, [x22, #1200]
    2390:	str	x27, [x22, #1360]
    2394:	str	x28, [x22, #1392]
    2398:	str	x21, [x22, #1384]
    239c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    23a0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    23a4:	add	x8, x8, #0x0
    23a8:	mov	w9, #0x22                  	// #34
    23ac:	str	x8, [x22, #1232]
    23b0:	mov	w8, #0x101                 	// #257
    23b4:	mov	x0, x23
    23b8:	str	x9, [x22, #1240]
    23bc:	strb	w19, [x22, #1336]
    23c0:	strh	w8, [x22, #1352]
    23c4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    23c8:	mov	x0, x24
    23cc:	mov	x1, x23
    23d0:	mov	x2, x26
    23d4:	bl	0 <__cxa_atexit>
    23d8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    23dc:	add	x8, x8, #0x0
    23e0:	mov	w9, #0x2a                  	// #42
    23e4:	sub	x10, x29, #0x1c
    23e8:	str	x10, [x29, #8]
    23ec:	add	x10, sp, #0x20
    23f0:	stp	x8, x9, [x29, #-24]
    23f4:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    23f8:	add	x20, x10, #0x10
    23fc:	mov	w10, #0x7                   	// #7
    2400:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2404:	add	x9, x9, #0x0
    2408:	mov	w15, #0xe                   	// #14
    240c:	add	x8, x8, #0x0
    2410:	stp	x9, x10, [sp, #48]
    2414:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2418:	add	x10, x10, #0x0
    241c:	stp	x8, x15, [sp, #152]
    2420:	mov	w8, #0x8                   	// #8
    2424:	mov	w11, #0x1                   	// #1
    2428:	mov	w14, #0x2                   	// #2
    242c:	mov	w16, #0x4                   	// #4
    2430:	stp	x10, x8, [sp, #192]
    2434:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2438:	stur	w11, [x29, #-28]
    243c:	str	w11, [sp, #64]
    2440:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2444:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2448:	str	w14, [sp, #104]
    244c:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2450:	str	w16, [sp, #184]
    2454:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2458:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    245c:	add	x8, x8, #0x0
    2460:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2464:	mov	w18, #0x1                   	// #1
    2468:	add	x11, x11, #0x0
    246c:	mov	w12, #0x1b                  	// #27
    2470:	add	x13, x13, #0x0
    2474:	add	x14, x14, #0x0
    2478:	add	x16, x16, #0x0
    247c:	mov	w17, #0x3                   	// #3
    2480:	add	x9, x9, #0x0
    2484:	movi	v0.2s, #0x4
    2488:	add	x0, x8, #0x260
    248c:	add	x1, x1, #0x0
    2490:	sub	x2, x29, #0x18
    2494:	add	x3, x29, #0x8
    2498:	add	x4, sp, #0x20
    249c:	str	w17, [sp, #144]
    24a0:	stp	x11, x12, [sp, #72]
    24a4:	str	x20, [sp, #32]
    24a8:	stp	x13, x18, [sp, #88]
    24ac:	stp	x14, x15, [sp, #112]
    24b0:	stp	x16, x18, [sp, #128]
    24b4:	stp	x9, x17, [sp, #168]
    24b8:	str	d0, [sp, #40]
    24bc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    24c0:	ldr	x0, [sp, #32]
    24c4:	cmp	x0, x20
    24c8:	b.eq	24d0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x24d0>  // b.none
    24cc:	bl	0 <free>
    24d0:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    24d4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    24d8:	add	x19, x19, #0x0
    24dc:	adrp	x2, 0 <__dso_handle>
    24e0:	add	x0, x0, #0x0
    24e4:	add	x2, x2, #0x0
    24e8:	mov	x1, x19
    24ec:	bl	0 <__cxa_atexit>
    24f0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    24f4:	add	x8, x8, #0x0
    24f8:	mov	w9, #0x29                  	// #41
    24fc:	stp	x8, x9, [x29, #-24]
    2500:	mov	w8, #0x2                   	// #2
    2504:	sub	x10, x29, #0x1c
    2508:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    250c:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2510:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2514:	str	w8, [sp, #104]
    2518:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    251c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2520:	add	x11, x11, #0x0
    2524:	mov	w12, #0x3                   	// #3
    2528:	mov	w21, #0x1                   	// #1
    252c:	add	x13, x13, #0x0
    2530:	mov	w14, #0x4                   	// #4
    2534:	str	x10, [x29, #8]
    2538:	add	x9, x9, #0x0
    253c:	add	x8, x8, #0x0
    2540:	mov	w10, #0x16                  	// #22
    2544:	add	x0, x19, #0x260
    2548:	add	x1, x1, #0x0
    254c:	sub	x2, x29, #0x18
    2550:	add	x3, x29, #0x8
    2554:	add	x4, sp, #0x20
    2558:	stur	wzr, [x29, #-28]
    255c:	str	x20, [sp, #32]
    2560:	stp	x13, x14, [sp, #88]
    2564:	stp	x13, x14, [sp, #112]
    2568:	stp	x11, x12, [sp, #48]
    256c:	str	w21, [sp, #64]
    2570:	stp	x11, x12, [sp, #72]
    2574:	stp	x9, x12, [sp, #128]
    2578:	str	w12, [sp, #144]
    257c:	stp	x8, x10, [sp, #152]
    2580:	str	d9, [sp, #40]
    2584:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2588:	ldr	x0, [sp, #32]
    258c:	cmp	x0, x20
    2590:	b.eq	2598 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2598>  // b.none
    2594:	bl	0 <free>
    2598:	adrp	x23, 0 <__dso_handle>
    259c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    25a0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    25a4:	add	x23, x23, #0x0
    25a8:	add	x0, x0, #0x0
    25ac:	add	x1, x1, #0x0
    25b0:	mov	x2, x23
    25b4:	bl	0 <__cxa_atexit>
    25b8:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    25bc:	add	x20, x20, #0x0
    25c0:	ldrh	w8, [x20, #10]
    25c4:	movi	v0.2d, #0x0
    25c8:	strh	wzr, [x20, #8]
    25cc:	stur	q0, [x20, #12]
    25d0:	and	w8, w8, #0x8000
    25d4:	stur	q0, [x20, #28]
    25d8:	stur	q0, [x20, #44]
    25dc:	str	wzr, [x20, #60]
    25e0:	strh	w8, [x20, #10]
    25e4:	adrp	x27, 0 <_ZN4llvm2cl15GeneralCategoryE>
    25e8:	ldr	x27, [x27]
    25ec:	mov	x9, x20
    25f0:	add	x8, x20, #0x80
    25f4:	adrp	x28, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    25f8:	str	x27, [x9, #80]!
    25fc:	stp	xzr, x8, [x20, #88]
    2600:	str	x8, [x20, #104]
    2604:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2608:	ldr	x8, [x8]
    260c:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2610:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2614:	movi	v9.2s, #0x1
    2618:	add	x24, x8, #0x10
    261c:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2620:	ldr	x8, [x8]
    2624:	add	x28, x28, #0x0
    2628:	add	x19, x19, #0x0
    262c:	add	x1, x1, #0x0
    2630:	add	x25, x8, #0x10
    2634:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    2638:	ldr	x8, [x8]
    263c:	mov	w2, #0x12                  	// #18
    2640:	mov	x0, x20
    2644:	str	d8, [x20, #112]
    2648:	add	x26, x8, #0x10
    264c:	str	wzr, [x20, #120]
    2650:	str	d9, [x20, #72]
    2654:	strb	wzr, [x20, #136]
    2658:	str	x24, [x20, #144]
    265c:	strb	w21, [x20, #153]
    2660:	strb	wzr, [x20, #152]
    2664:	str	x25, [x20]
    2668:	str	x26, [x20, #160]
    266c:	str	x9, [x20, #64]
    2670:	stp	x19, x28, [x20, #184]
    2674:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2678:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    267c:	add	x8, x8, #0x0
    2680:	mov	w9, #0x2d                  	// #45
    2684:	mov	w10, #0x100                 	// #256
    2688:	mov	x0, x20
    268c:	strb	wzr, [x20, #136]
    2690:	stp	x8, x9, [x20, #32]
    2694:	strh	w10, [x20, #152]
    2698:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    269c:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    26a0:	add	x21, x21, #0x0
    26a4:	mov	x0, x21
    26a8:	mov	x1, x20
    26ac:	mov	x2, x23
    26b0:	mov	w28, #0x1                   	// #1
    26b4:	bl	0 <__cxa_atexit>
    26b8:	ldrh	w8, [x20, #210]
    26bc:	add	x22, x20, #0xc8
    26c0:	strh	wzr, [x20, #208]
    26c4:	movi	v0.2d, #0x0
    26c8:	and	w8, w8, #0x8000
    26cc:	strh	w8, [x20, #210]
    26d0:	add	x8, x20, #0x118
    26d4:	str	wzr, [x22, #60]
    26d8:	str	x8, [x20, #264]
    26dc:	add	x8, x20, #0x148
    26e0:	stur	q0, [x20, #212]
    26e4:	stur	q0, [x20, #228]
    26e8:	stur	q0, [x20, #244]
    26ec:	stp	x8, x8, [x20, #296]
    26f0:	str	d8, [x20, #312]
    26f4:	str	wzr, [x20, #320]
    26f8:	stp	x27, xzr, [x20, #280]
    26fc:	str	d9, [x20, #272]
    2700:	strb	wzr, [x20, #336]
    2704:	str	x24, [x20, #344]
    2708:	strb	w28, [x22, #153]
    270c:	adrp	x28, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2710:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2714:	add	x28, x28, #0x0
    2718:	add	x1, x1, #0x0
    271c:	mov	w2, #0x7                   	// #7
    2720:	mov	x0, x22
    2724:	strb	wzr, [x20, #352]
    2728:	str	x25, [x20, #200]
    272c:	str	x26, [x20, #360]
    2730:	stp	x19, x28, [x20, #384]
    2734:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2738:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    273c:	add	x8, x8, #0x0
    2740:	mov	w9, #0x22                  	// #34
    2744:	stp	x8, x9, [x20, #232]
    2748:	mov	w8, #0x100                 	// #256
    274c:	mov	x0, x22
    2750:	strb	wzr, [x20, #336]
    2754:	strh	w8, [x20, #352]
    2758:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    275c:	mov	x0, x21
    2760:	mov	x1, x22
    2764:	mov	x2, x23
    2768:	bl	0 <__cxa_atexit>
    276c:	strh	wzr, [x20, #408]
    2770:	add	x22, x20, #0x190
    2774:	ldrh	w8, [x22, #10]
    2778:	movi	v0.2d, #0x0
    277c:	stur	q0, [x22, #12]
    2780:	stur	q0, [x22, #28]
    2784:	and	w8, w8, #0x8000
    2788:	strh	w8, [x22, #10]
    278c:	add	x8, x20, #0x1e0
    2790:	stur	q0, [x22, #44]
    2794:	str	wzr, [x22, #60]
    2798:	str	x8, [x20, #464]
    279c:	add	x8, x20, #0x210
    27a0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    27a4:	stp	x8, x8, [x20, #496]
    27a8:	mov	w8, #0x1                   	// #1
    27ac:	add	x1, x1, #0x0
    27b0:	mov	w2, #0x12                  	// #18
    27b4:	mov	x0, x22
    27b8:	str	d8, [x20, #512]
    27bc:	str	wzr, [x20, #520]
    27c0:	stp	x27, xzr, [x20, #480]
    27c4:	str	d9, [x20, #472]
    27c8:	strb	wzr, [x20, #536]
    27cc:	str	x24, [x20, #544]
    27d0:	strb	w8, [x22, #153]
    27d4:	strb	wzr, [x20, #552]
    27d8:	str	x25, [x20, #400]
    27dc:	str	x26, [x20, #560]
    27e0:	str	x28, [x20, #592]
    27e4:	str	x19, [x20, #584]
    27e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    27ec:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    27f0:	add	x8, x8, #0x0
    27f4:	mov	w9, #0x2e                  	// #46
    27f8:	stp	x8, x9, [x20, #432]
    27fc:	mov	w8, #0x100                 	// #256
    2800:	mov	x0, x22
    2804:	strb	wzr, [x20, #536]
    2808:	strh	w8, [x20, #552]
    280c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2810:	mov	x0, x21
    2814:	mov	x1, x22
    2818:	mov	x2, x23
    281c:	bl	0 <__cxa_atexit>
    2820:	strh	wzr, [x20, #608]
    2824:	add	x22, x20, #0x258
    2828:	ldrh	w8, [x22, #10]
    282c:	movi	v0.2d, #0x0
    2830:	stur	q0, [x22, #12]
    2834:	stur	q0, [x22, #28]
    2838:	and	w8, w8, #0x8000
    283c:	strh	w8, [x22, #10]
    2840:	add	x8, x20, #0x2a8
    2844:	stur	q0, [x22, #44]
    2848:	str	wzr, [x22, #60]
    284c:	str	x8, [x20, #664]
    2850:	add	x8, x20, #0x2d8
    2854:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2858:	str	x8, [x20, #696]
    285c:	str	x8, [x20, #704]
    2860:	mov	w8, #0x1                   	// #1
    2864:	add	x1, x1, #0x0
    2868:	mov	w2, #0x19                  	// #25
    286c:	mov	x0, x22
    2870:	str	xzr, [x20, #688]
    2874:	str	d8, [x20, #712]
    2878:	str	wzr, [x20, #720]
    287c:	str	x27, [x20, #680]
    2880:	str	d9, [x20, #672]
    2884:	strb	wzr, [x20, #736]
    2888:	str	x24, [x20, #744]
    288c:	strb	w8, [x22, #153]
    2890:	strb	wzr, [x20, #752]
    2894:	str	x25, [x20, #600]
    2898:	str	x26, [x20, #760]
    289c:	str	x28, [x20, #792]
    28a0:	str	x19, [x20, #784]
    28a4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    28a8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    28ac:	add	x8, x8, #0x0
    28b0:	mov	w9, #0x22                  	// #34
    28b4:	str	x8, [x20, #632]
    28b8:	mov	w8, #0x100                 	// #256
    28bc:	mov	x0, x22
    28c0:	str	x9, [x20, #640]
    28c4:	strb	wzr, [x20, #736]
    28c8:	strh	w8, [x20, #752]
    28cc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    28d0:	mov	x0, x21
    28d4:	mov	x1, x22
    28d8:	mov	x2, x23
    28dc:	bl	0 <__cxa_atexit>
    28e0:	ldp	x20, x19, [sp, #352]
    28e4:	ldp	x22, x21, [sp, #336]
    28e8:	ldp	x24, x23, [sp, #320]
    28ec:	ldp	x26, x25, [sp, #304]
    28f0:	ldp	x28, x27, [sp, #288]
    28f4:	ldp	x29, x30, [sp, #272]
    28f8:	ldp	d9, d8, [sp, #256]
    28fc:	ldr	d10, [sp, #240]
    2900:	add	sp, sp, #0x170
    2904:	ret
    2908:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    290c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2910:	adrp	x3, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2914:	add	x0, x0, #0x0
    2918:	add	x1, x1, #0x0
    291c:	add	x3, x3, #0x0
    2920:	mov	w2, #0x43                  	// #67
    2924:	bl	0 <__assert_fail>

Threads.cpp.o:     file format elf64-littleaarch64


Timer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>:
   0:	str	x1, [x0]
   4:	mov	x0, x1
   8:	b	c <_ZN3lld5Timer5startEv>

000000000000000c <_ZN3lld5Timer5startEv>:
   c:	stp	x29, x30, [sp, #-80]!
  10:	str	x25, [sp, #16]
  14:	stp	x24, x23, [sp, #32]
  18:	stp	x22, x21, [sp, #48]
  1c:	stp	x20, x19, [sp, #64]
  20:	mov	x29, sp
  24:	ldr	x23, [x0, #72]
  28:	mov	x19, x0
  2c:	cbz	x23, e8 <_ZN3lld5Timer5startEv+0xdc>
  30:	ldr	x8, [x19, #8]
  34:	cbnz	x8, e8 <_ZN3lld5Timer5startEv+0xdc>
  38:	ldp	x8, x9, [x23, #24]
  3c:	cmp	x8, x9
  40:	b.eq	58 <_ZN3lld5Timer5startEv+0x4c>  // b.none
  44:	str	x19, [x8]
  48:	ldr	x8, [x23, #24]
  4c:	add	x8, x8, #0x8
  50:	str	x8, [x23, #24]
  54:	b	e8 <_ZN3lld5Timer5startEv+0xdc>
  58:	ldr	x20, [x23, #16]
  5c:	sub	x21, x8, x20
  60:	mov	x8, #0x7ffffffffffffff8    	// #9223372036854775800
  64:	cmp	x21, x8
  68:	b.eq	120 <_ZN3lld5Timer5startEv+0x114>  // b.none
  6c:	asr	x25, x21, #3
  70:	cmp	x21, #0x0
  74:	csinc	x8, x25, xzr, ne  // ne = any
  78:	adds	x8, x8, x25
  7c:	lsr	x10, x8, #60
  80:	cset	w9, cs  // cs = hs, nlast
  84:	cmp	x10, #0x0
  88:	cset	w10, ne  // ne = any
  8c:	orr	w9, w9, w10
  90:	cmp	w9, #0x0
  94:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  98:	csel	x24, x9, x8, ne  // ne = any
  9c:	cbz	x24, 108 <_ZN3lld5Timer5startEv+0xfc>
  a0:	lsl	x0, x24, #3
  a4:	bl	0 <_Znwm>
  a8:	mov	x22, x0
  ac:	add	x25, x22, x25, lsl #3
  b0:	cmp	x21, #0x1
  b4:	str	x19, [x25]
  b8:	b.lt	cc <_ZN3lld5Timer5startEv+0xc0>  // b.tstop
  bc:	mov	x0, x22
  c0:	mov	x1, x20
  c4:	mov	x2, x21
  c8:	bl	0 <memmove>
  cc:	add	x21, x25, #0x8
  d0:	cbz	x20, dc <_ZN3lld5Timer5startEv+0xd0>
  d4:	mov	x0, x20
  d8:	bl	0 <_ZdlPv>
  dc:	add	x8, x22, x24, lsl #3
  e0:	stp	x22, x21, [x23, #16]
  e4:	str	x8, [x23, #32]
  e8:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  ec:	str	x0, [x19]
  f0:	ldp	x20, x19, [sp, #64]
  f4:	ldp	x22, x21, [sp, #48]
  f8:	ldp	x24, x23, [sp, #32]
  fc:	ldr	x25, [sp, #16]
 100:	ldp	x29, x30, [sp], #80
 104:	ret
 108:	mov	x22, xzr
 10c:	add	x25, x22, x25, lsl #3
 110:	cmp	x21, #0x1
 114:	str	x19, [x25]
 118:	b.ge	bc <_ZN3lld5Timer5startEv+0xb0>  // b.tcont
 11c:	b	cc <_ZN3lld5Timer5startEv+0xc0>
 120:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 124:	add	x0, x0, #0x0
 128:	bl	0 <_ZSt20__throw_length_errorPKc>

000000000000012c <_ZN3lld11ScopedTimer4stopEv>:
 12c:	stp	x29, x30, [sp, #-32]!
 130:	stp	x20, x19, [sp, #16]
 134:	mov	x29, sp
 138:	ldr	x20, [x0]
 13c:	cbz	x20, 15c <_ZN3lld11ScopedTimer4stopEv+0x30>
 140:	mov	x19, x0
 144:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 148:	ldp	x8, x9, [x20]
 14c:	sub	x8, x0, x8
 150:	add	x8, x8, x9
 154:	str	x8, [x20, #8]
 158:	str	xzr, [x19]
 15c:	ldp	x20, x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret

0000000000000168 <_ZN3lld5Timer4stopEv>:
 168:	stp	x29, x30, [sp, #-32]!
 16c:	str	x19, [sp, #16]
 170:	mov	x29, sp
 174:	mov	x19, x0
 178:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 17c:	ldp	x8, x9, [x19]
 180:	sub	x8, x0, x8
 184:	add	x8, x8, x9
 188:	str	x8, [x19, #8]
 18c:	ldr	x19, [sp, #16]
 190:	ldp	x29, x30, [sp], #32
 194:	ret

0000000000000198 <_ZN3lld11ScopedTimerD1Ev>:
 198:	stp	x29, x30, [sp, #-32]!
 19c:	stp	x20, x19, [sp, #16]
 1a0:	mov	x29, sp
 1a4:	ldr	x20, [x0]
 1a8:	cbz	x20, 1c8 <_ZN3lld11ScopedTimerD1Ev+0x30>
 1ac:	mov	x19, x0
 1b0:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 1b4:	ldp	x8, x9, [x20]
 1b8:	sub	x8, x0, x8
 1bc:	add	x8, x8, x9
 1c0:	str	x8, [x20, #8]
 1c4:	str	xzr, [x19]
 1c8:	ldp	x20, x19, [sp, #16]
 1cc:	ldp	x29, x30, [sp], #32
 1d0:	ret

00000000000001d4 <_ZN3lld5TimerC1EN4llvm9StringRefE>:
 1d4:	stp	x29, x30, [sp, #-48]!
 1d8:	str	x21, [sp, #16]
 1dc:	stp	x20, x19, [sp, #32]
 1e0:	mov	x29, sp
 1e4:	mov	x19, x0
 1e8:	str	xzr, [x0]
 1ec:	stp	xzr, xzr, [x0, #24]
 1f0:	str	xzr, [x0, #16]
 1f4:	add	x0, x0, #0x38
 1f8:	mov	x8, x19
 1fc:	str	x0, [x8, #40]!
 200:	cbz	x1, 24c <_ZN3lld5TimerC1EN4llvm9StringRefE+0x78>
 204:	mov	x20, x2
 208:	mov	x21, x1
 20c:	cmp	x2, #0x10
 210:	str	x2, [x29, #24]
 214:	b.cc	234 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x60>  // b.lo, b.ul, b.last
 218:	add	x1, x29, #0x18
 21c:	mov	x0, x8
 220:	mov	x2, xzr
 224:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 228:	str	x0, [x19, #40]
 22c:	ldr	x8, [x29, #24]
 230:	str	x8, [x19, #56]
 234:	cbz	x20, 264 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x90>
 238:	cmp	x20, #0x1
 23c:	b.ne	258 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x84>  // b.any
 240:	ldrb	w8, [x21]
 244:	strb	w8, [x0]
 248:	b	264 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x90>
 24c:	str	xzr, [x19, #48]
 250:	strb	wzr, [x19, #56]
 254:	b	274 <_ZN3lld5TimerC1EN4llvm9StringRefE+0xa0>
 258:	mov	x1, x21
 25c:	mov	x2, x20
 260:	bl	0 <memcpy>
 264:	ldr	x8, [x29, #24]
 268:	ldr	x9, [x19, #40]
 26c:	str	x8, [x19, #48]
 270:	strb	wzr, [x9, x8]
 274:	str	xzr, [x19, #72]
 278:	ldp	x20, x19, [sp, #32]
 27c:	ldr	x21, [sp, #16]
 280:	ldp	x29, x30, [sp], #48
 284:	ret

0000000000000288 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_>:
 288:	sub	sp, sp, #0x40
 28c:	stp	x29, x30, [sp, #16]
 290:	stp	x22, x21, [sp, #32]
 294:	stp	x20, x19, [sp, #48]
 298:	add	x29, sp, #0x10
 29c:	mov	x20, x0
 2a0:	str	xzr, [x0]
 2a4:	stp	xzr, xzr, [x0, #24]
 2a8:	str	xzr, [x0, #16]
 2ac:	add	x0, x0, #0x38
 2b0:	mov	x8, x20
 2b4:	mov	x19, x3
 2b8:	str	x0, [x8, #40]!
 2bc:	cbz	x1, 308 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x80>
 2c0:	mov	x21, x2
 2c4:	mov	x22, x1
 2c8:	cmp	x2, #0x10
 2cc:	str	x2, [sp, #8]
 2d0:	b.cc	2f0 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x68>  // b.lo, b.ul, b.last
 2d4:	add	x1, sp, #0x8
 2d8:	mov	x0, x8
 2dc:	mov	x2, xzr
 2e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 2e4:	str	x0, [x20, #40]
 2e8:	ldr	x8, [sp, #8]
 2ec:	str	x8, [x20, #56]
 2f0:	cbz	x21, 320 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x98>
 2f4:	cmp	x21, #0x1
 2f8:	b.ne	314 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x8c>  // b.any
 2fc:	ldrb	w8, [x22]
 300:	strb	w8, [x0]
 304:	b	320 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x98>
 308:	str	xzr, [x20, #48]
 30c:	strb	wzr, [x20, #56]
 310:	b	330 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0xa8>
 314:	mov	x1, x22
 318:	mov	x2, x21
 31c:	bl	0 <memcpy>
 320:	ldr	x8, [sp, #8]
 324:	ldr	x9, [x20, #40]
 328:	str	x8, [x20, #48]
 32c:	strb	wzr, [x9, x8]
 330:	str	x19, [x20, #72]
 334:	ldp	x20, x19, [sp, #48]
 338:	ldp	x22, x21, [sp, #32]
 33c:	ldp	x29, x30, [sp, #16]
 340:	add	sp, sp, #0x40
 344:	ret

0000000000000348 <_ZN3lld5Timer4rootEv>:
 348:	stp	x29, x30, [sp, #-32]!
 34c:	str	x19, [sp, #16]
 350:	mov	x29, sp
 354:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 358:	add	x8, x8, #0x0
 35c:	ldarb	w8, [x8]
 360:	tbz	w8, #0, 378 <_ZN3lld5Timer4rootEv+0x30>
 364:	ldr	x19, [sp, #16]
 368:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 36c:	add	x0, x0, #0x0
 370:	ldp	x29, x30, [sp], #32
 374:	ret
 378:	adrp	x19, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 37c:	add	x19, x19, #0x0
 380:	mov	x0, x19
 384:	bl	0 <__cxa_guard_acquire>
 388:	cbz	w0, 364 <_ZN3lld5Timer4rootEv+0x1c>
 38c:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 390:	add	x8, x8, #0x0
 394:	ldr	x10, [x8]
 398:	ldur	x8, [x8, #7]
 39c:	mov	x1, x19
 3a0:	mov	x9, x19
 3a4:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 3a8:	adrp	x2, 0 <__dso_handle>
 3ac:	str	xzr, [x1, #8]!
 3b0:	stp	xzr, xzr, [x19, #32]
 3b4:	str	xzr, [x19, #24]
 3b8:	str	x10, [x9, #64]!
 3bc:	mov	w10, #0xf                   	// #15
 3c0:	add	x0, x0, #0x0
 3c4:	add	x2, x2, #0x0
 3c8:	stur	x8, [x19, #71]
 3cc:	strb	wzr, [x19, #79]
 3d0:	stp	x9, x10, [x19, #48]
 3d4:	str	xzr, [x19, #80]
 3d8:	bl	0 <__cxa_atexit>
 3dc:	mov	x0, x19
 3e0:	bl	0 <__cxa_guard_release>
 3e4:	b	364 <_ZN3lld5Timer4rootEv+0x1c>

00000000000003e8 <_ZN3lld5Timer5printEv>:
 3e8:	sub	sp, sp, #0x70
 3ec:	str	d8, [sp, #64]
 3f0:	stp	x29, x30, [sp, #72]
 3f4:	str	x21, [sp, #88]
 3f8:	stp	x20, x19, [sp, #96]
 3fc:	add	x29, sp, #0x40
 400:	adrp	x20, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 404:	add	x20, x20, #0x0
 408:	ldarb	w8, [x20]
 40c:	tbz	w8, #0, 4ec <_ZN3lld5Timer5printEv+0x104>
 410:	ldp	x19, x21, [x0, #16]
 414:	cmp	x19, x21
 418:	b.eq	454 <_ZN3lld5Timer5printEv+0x6c>  // b.none
 41c:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 420:	ldr	d0, [x8]
 424:	mov	x8, #0x848000000000        	// #145685290680320
 428:	movk	x8, #0x412e, lsl #48
 42c:	fmov	d1, x8
 430:	scvtf	d0, d0
 434:	fdiv	d8, d0, d1
 438:	ldr	x0, [x19], #8
 43c:	mov	w1, #0x1                   	// #1
 440:	mov	w2, #0x1                   	// #1
 444:	mov	v0.16b, v8.16b
 448:	bl	668 <_ZNK3lld5Timer5printEidb>
 44c:	cmp	x21, x19
 450:	b.ne	438 <_ZN3lld5Timer5printEv+0x50>  // b.any
 454:	add	x19, sp, #0x8
 458:	add	x21, x19, #0x10
 45c:	add	x0, sp, #0x8
 460:	mov	w1, #0x31                  	// #49
 464:	mov	w2, #0x2d                  	// #45
 468:	str	x21, [sp, #8]
 46c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 470:	mov	w8, #0x104                 	// #260
 474:	sturh	w8, [x29, #-8]
 478:	stp	x19, xzr, [x29, #-24]
 47c:	bl	0 <_ZN3lld12errorHandlerEv>
 480:	sub	x1, x29, #0x18
 484:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 488:	ldr	x0, [sp, #8]
 48c:	cmp	x0, x21
 490:	b.eq	498 <_ZN3lld5Timer5printEv+0xb0>  // b.none
 494:	bl	0 <_ZdlPv>
 498:	ldarb	w8, [x20]
 49c:	tbz	w8, #0, 56c <_ZN3lld5Timer5printEv+0x184>
 4a0:	ldarb	w8, [x20]
 4a4:	tbz	w8, #0, 5dc <_ZN3lld5Timer5printEv+0x1f4>
 4a8:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 4ac:	add	x0, x0, #0x0
 4b0:	ldr	d0, [x0, #8]
 4b4:	mov	x8, #0x848000000000        	// #145685290680320
 4b8:	movk	x8, #0x412e, lsl #48
 4bc:	fmov	d1, x8
 4c0:	scvtf	d0, d0
 4c4:	fdiv	d0, d0, d1
 4c8:	mov	w1, wzr
 4cc:	mov	w2, wzr
 4d0:	bl	668 <_ZNK3lld5Timer5printEidb>
 4d4:	ldp	x20, x19, [sp, #96]
 4d8:	ldr	x21, [sp, #88]
 4dc:	ldp	x29, x30, [sp, #72]
 4e0:	ldr	d8, [sp, #64]
 4e4:	add	sp, sp, #0x70
 4e8:	ret
 4ec:	adrp	x19, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 4f0:	add	x19, x19, #0x0
 4f4:	str	x0, [sp]
 4f8:	mov	x0, x19
 4fc:	bl	0 <__cxa_guard_acquire>
 500:	mov	w8, w0
 504:	ldr	x0, [sp]
 508:	cbz	w8, 410 <_ZN3lld5Timer5printEv+0x28>
 50c:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 510:	add	x8, x8, #0x0
 514:	ldr	x10, [x8]
 518:	ldur	x8, [x8, #7]
 51c:	mov	x1, x19
 520:	mov	x9, x19
 524:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 528:	adrp	x2, 0 <__dso_handle>
 52c:	str	xzr, [x1, #8]!
 530:	stp	xzr, xzr, [x19, #32]
 534:	str	xzr, [x19, #24]
 538:	str	x10, [x9, #64]!
 53c:	mov	w10, #0xf                   	// #15
 540:	add	x0, x0, #0x0
 544:	add	x2, x2, #0x0
 548:	stur	x8, [x19, #71]
 54c:	strb	wzr, [x19, #79]
 550:	stp	x9, x10, [x19, #48]
 554:	str	xzr, [x19, #80]
 558:	bl	0 <__cxa_atexit>
 55c:	mov	x0, x19
 560:	bl	0 <__cxa_guard_release>
 564:	ldr	x0, [sp]
 568:	b	410 <_ZN3lld5Timer5printEv+0x28>
 56c:	adrp	x19, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 570:	add	x19, x19, #0x0
 574:	mov	x0, x19
 578:	bl	0 <__cxa_guard_acquire>
 57c:	cbz	w0, 4a0 <_ZN3lld5Timer5printEv+0xb8>
 580:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 584:	add	x8, x8, #0x0
 588:	ldr	x10, [x8]
 58c:	ldur	x8, [x8, #7]
 590:	mov	x1, x19
 594:	mov	x9, x19
 598:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 59c:	adrp	x2, 0 <__dso_handle>
 5a0:	str	xzr, [x1, #8]!
 5a4:	stp	xzr, xzr, [x19, #32]
 5a8:	str	xzr, [x19, #24]
 5ac:	str	x10, [x9, #64]!
 5b0:	mov	w10, #0xf                   	// #15
 5b4:	add	x0, x0, #0x0
 5b8:	add	x2, x2, #0x0
 5bc:	stur	x8, [x19, #71]
 5c0:	strb	wzr, [x19, #79]
 5c4:	stp	x9, x10, [x19, #48]
 5c8:	str	xzr, [x19, #80]
 5cc:	bl	0 <__cxa_atexit>
 5d0:	mov	x0, x19
 5d4:	bl	0 <__cxa_guard_release>
 5d8:	b	4a0 <_ZN3lld5Timer5printEv+0xb8>
 5dc:	adrp	x19, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 5e0:	add	x19, x19, #0x0
 5e4:	mov	x0, x19
 5e8:	bl	0 <__cxa_guard_acquire>
 5ec:	cbz	w0, 4a8 <_ZN3lld5Timer5printEv+0xc0>
 5f0:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 5f4:	add	x8, x8, #0x0
 5f8:	ldr	x10, [x8]
 5fc:	ldur	x8, [x8, #7]
 600:	mov	x1, x19
 604:	mov	x9, x19
 608:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 60c:	adrp	x2, 0 <__dso_handle>
 610:	str	xzr, [x1, #8]!
 614:	stp	xzr, xzr, [x19, #32]
 618:	str	xzr, [x19, #24]
 61c:	str	x10, [x9, #64]!
 620:	mov	w10, #0xf                   	// #15
 624:	add	x0, x0, #0x0
 628:	add	x2, x2, #0x0
 62c:	stur	x8, [x19, #71]
 630:	strb	wzr, [x19, #79]
 634:	stp	x9, x10, [x19, #48]
 638:	str	xzr, [x19, #80]
 63c:	bl	0 <__cxa_atexit>
 640:	mov	x0, x19
 644:	bl	0 <__cxa_guard_release>
 648:	b	4a8 <_ZN3lld5Timer5printEv+0xc0>

000000000000064c <_ZNK3lld5Timer6millisEv>:
 64c:	ldr	d0, [x0, #8]
 650:	mov	x8, #0x848000000000        	// #145685290680320
 654:	movk	x8, #0x412e, lsl #48
 658:	fmov	d1, x8
 65c:	scvtf	d0, d0
 660:	fdiv	d0, d0, d1
 664:	ret

0000000000000668 <_ZNK3lld5Timer5printEidb>:
 668:	sub	sp, sp, #0x160
 66c:	str	d10, [sp, #240]
 670:	stp	d9, d8, [sp, #248]
 674:	stp	x29, x30, [sp, #264]
 678:	str	x28, [sp, #280]
 67c:	stp	x26, x25, [sp, #288]
 680:	stp	x24, x23, [sp, #304]
 684:	stp	x22, x21, [sp, #320]
 688:	stp	x20, x19, [sp, #336]
 68c:	add	x29, sp, #0xf0
 690:	adrp	x9, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 694:	mov	v8.16b, v0.16b
 698:	sub	x8, x29, #0x30
 69c:	ldr	d0, [x9]
 6a0:	mov	w9, #0x1                   	// #1
 6a4:	ldr	d9, [x0, #8]
 6a8:	stur	w9, [x29, #-64]
 6ac:	add	x9, x8, #0x10
 6b0:	stp	xzr, xzr, [x29, #-80]
 6b4:	stur	x9, [x29, #-48]
 6b8:	adrp	x9, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 6bc:	ldr	x9, [x9]
 6c0:	mov	w21, w2
 6c4:	mov	w19, w1
 6c8:	mov	x20, x0
 6cc:	add	x9, x9, #0x10
 6d0:	sub	x0, x29, #0x60
 6d4:	mov	x1, xzr
 6d8:	mov	x2, xzr
 6dc:	mov	w3, wzr
 6e0:	stp	x9, xzr, [x29, #-96]
 6e4:	stur	d0, [x29, #-40]
 6e8:	stur	x8, [x29, #-56]
 6ec:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 6f0:	lsl	w8, w19, #1
 6f4:	add	x9, sp, #0x50
 6f8:	sxtw	x1, w8
 6fc:	add	x23, x9, #0x10
 700:	add	x0, sp, #0x50
 704:	mov	w2, #0x20                  	// #32
 708:	str	x23, [sp, #80]
 70c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 710:	ldp	x1, x2, [x20, #40]
 714:	add	x0, sp, #0x50
 718:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 71c:	add	x8, sp, #0x8
 720:	add	x25, x8, #0x10
 724:	str	x25, [sp, #8]
 728:	mov	x8, x0
 72c:	ldr	x9, [x8], #16
 730:	cmp	x9, x8
 734:	b.eq	748 <_ZNK3lld5Timer5printEidb+0xe0>  // b.none
 738:	str	x9, [sp, #8]
 73c:	ldr	x9, [x0, #16]
 740:	str	x9, [sp, #24]
 744:	b	750 <_ZNK3lld5Timer5printEidb+0xe8>
 748:	ldr	q0, [x9]
 74c:	str	q0, [x25]
 750:	ldr	x9, [x0, #8]
 754:	mov	x26, #0x848000000000        	// #145685290680320
 758:	add	x10, sp, #0x30
 75c:	movk	x26, #0x412e, lsl #48
 760:	str	x9, [sp, #16]
 764:	stp	x8, xzr, [x0]
 768:	strb	wzr, [x0, #16]
 76c:	ldp	x3, x4, [sp, #8]
 770:	ldr	x8, [sp, #24]
 774:	mov	w9, #0xf                   	// #15
 778:	mov	w11, #0x3a                  	// #58
 77c:	cmp	x3, x25
 780:	csel	x9, x9, x8, eq  // eq = none
 784:	add	x8, x4, #0x1
 788:	mov	w12, #0x1                   	// #1
 78c:	add	x22, x10, #0x10
 790:	cmp	x8, x9
 794:	strh	w11, [sp, #64]
 798:	stp	x22, x12, [sp, #48]
 79c:	b.ls	7bc <_ZNK3lld5Timer5printEidb+0x154>  // b.plast
 7a0:	cmp	x8, #0xf
 7a4:	b.hi	7bc <_ZNK3lld5Timer5printEidb+0x154>  // b.pmore
 7a8:	add	x0, sp, #0x30
 7ac:	mov	x1, xzr
 7b0:	mov	x2, xzr
 7b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
 7b8:	b	7cc <_ZNK3lld5Timer5printEidb+0x164>
 7bc:	add	x0, sp, #0x8
 7c0:	mov	w2, #0x1                   	// #1
 7c4:	mov	x1, x22
 7c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 7cc:	add	x8, sp, #0x70
 7d0:	add	x24, x8, #0x10
 7d4:	str	x24, [sp, #112]
 7d8:	mov	x9, x0
 7dc:	ldr	x10, [x9], #16
 7e0:	scvtf	d0, d9
 7e4:	fmov	d1, x26
 7e8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
 7ec:	cmp	x10, x9
 7f0:	b.eq	804 <_ZNK3lld5Timer5printEidb+0x19c>  // b.none
 7f4:	str	x10, [sp, #112]
 7f8:	ldr	x10, [x0, #16]
 7fc:	str	x10, [sp, #128]
 800:	b	80c <_ZNK3lld5Timer5printEidb+0x1a4>
 804:	ldr	q2, [x10]
 808:	str	q2, [x24]
 80c:	ldr	x10, [x0, #8]
 810:	fdiv	d9, d0, d1
 814:	fmov	d10, x8
 818:	str	x10, [sp, #120]
 81c:	stp	x9, xzr, [x0]
 820:	strb	wzr, [x0, #16]
 824:	ldr	x0, [sp, #48]
 828:	cmp	x0, x22
 82c:	b.eq	834 <_ZNK3lld5Timer5printEidb+0x1cc>  // b.none
 830:	bl	0 <_ZdlPv>
 834:	ldr	x0, [sp, #8]
 838:	fmul	d9, d9, d10
 83c:	cmp	x0, x25
 840:	b.eq	848 <_ZNK3lld5Timer5printEidb+0x1e0>  // b.none
 844:	bl	0 <_ZdlPv>
 848:	ldr	x0, [sp, #80]
 84c:	fdiv	d9, d9, d8
 850:	cmp	x0, x23
 854:	b.eq	85c <_ZNK3lld5Timer5printEidb+0x1f4>  // b.none
 858:	bl	0 <_ZdlPv>
 85c:	ldr	d0, [x20, #8]
 860:	adrp	x11, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 864:	ldr	x8, [sp, #112]
 868:	ldr	x11, [x11]
 86c:	mov	x9, #0x848000000000        	// #145685290680320
 870:	movk	x9, #0x412e, lsl #48
 874:	adrp	x10, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 878:	fmov	d1, x9
 87c:	scvtf	d0, d0
 880:	add	x10, x10, #0x0
 884:	add	x9, x11, #0x10
 888:	fdiv	d0, d0, d1
 88c:	stp	x9, x10, [sp, #8]
 890:	fcvtzs	w9, d0
 894:	sub	x0, x29, #0x60
 898:	add	x1, sp, #0x8
 89c:	str	d9, [sp, #24]
 8a0:	str	w9, [sp, #32]
 8a4:	str	x8, [sp, #40]
 8a8:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 8ac:	mov	w8, #0x106                 	// #262
 8b0:	sub	x9, x29, #0x30
 8b4:	strh	w8, [sp, #24]
 8b8:	stp	x9, xzr, [sp, #8]
 8bc:	bl	0 <_ZN3lld12errorHandlerEv>
 8c0:	add	x1, sp, #0x8
 8c4:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 8c8:	tbz	w21, #0, 8fc <_ZNK3lld5Timer5printEidb+0x294>
 8cc:	ldr	x21, [x20, #16]
 8d0:	ldr	x20, [x20, #24]
 8d4:	cmp	x21, x20
 8d8:	b.eq	8fc <_ZNK3lld5Timer5printEidb+0x294>  // b.none
 8dc:	add	w19, w19, #0x1
 8e0:	ldr	x0, [x21], #8
 8e4:	mov	w2, #0x1                   	// #1
 8e8:	mov	w1, w19
 8ec:	mov	v0.16b, v8.16b
 8f0:	bl	668 <_ZNK3lld5Timer5printEidb>
 8f4:	cmp	x20, x21
 8f8:	b.ne	8e0 <_ZNK3lld5Timer5printEidb+0x278>  // b.any
 8fc:	ldr	x0, [sp, #112]
 900:	cmp	x0, x24
 904:	b.eq	90c <_ZNK3lld5Timer5printEidb+0x2a4>  // b.none
 908:	bl	0 <_ZdlPv>
 90c:	sub	x0, x29, #0x60
 910:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 914:	ldur	x0, [x29, #-48]
 918:	sub	x8, x29, #0x30
 91c:	add	x8, x8, #0x10
 920:	cmp	x0, x8
 924:	b.eq	92c <_ZNK3lld5Timer5printEidb+0x2c4>  // b.none
 928:	bl	0 <free>
 92c:	ldp	x20, x19, [sp, #336]
 930:	ldp	x22, x21, [sp, #320]
 934:	ldp	x24, x23, [sp, #304]
 938:	ldp	x26, x25, [sp, #288]
 93c:	ldr	x28, [sp, #280]
 940:	ldp	x29, x30, [sp, #264]
 944:	ldp	d9, d8, [sp, #248]
 948:	ldr	d10, [sp, #240]
 94c:	add	sp, sp, #0x160
 950:	ret

Disassembly of section .text._ZN3lld5TimerD2Ev:

0000000000000000 <_ZN3lld5TimerD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #40]
  14:	add	x8, x19, #0x38
  18:	cmp	x0, x8
  1c:	b.eq	24 <_ZN3lld5TimerD2Ev+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19, #16]
  28:	cbz	x0, 38 <_ZN3lld5TimerD2Ev+0x38>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPv>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJPKcidEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJPKcidEE7snprintEPcj>:
   0:	ldr	x8, [x0, #8]
   4:	ldr	x3, [x0, #32]
   8:	ldr	w4, [x0, #24]
   c:	ldr	d0, [x0, #16]
  10:	mov	w9, w2
  14:	mov	x0, x1
  18:	mov	x1, x9
  1c:	mov	x2, x8
  20:	b	0 <snprintf>

Version.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld13getLLDVersionB5cxx11Ev>:
   0:	adrp	x11, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
   4:	add	x11, x11, #0x0
   8:	ldr	x11, [x11]
   c:	add	x9, x8, #0x10
  10:	mov	w10, #0x302e                	// #12334
  14:	mov	w12, #0xa                   	// #10
  18:	strh	w10, [x8, #24]
  1c:	stp	x9, x12, [x8]
  20:	str	x11, [x8, #16]
  24:	strb	wzr, [x8, #26]
  28:	ret
