{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573598321629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573598321659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 19:38:40 2019 " "Processing started: Tue Nov 12 19:38:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573598321659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573598321659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA_Tester -c ULA_Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_Tester -c ULA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573598321659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573598324019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573598324019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_tester-arch " "Found design unit 1: ULA_tester-arch" {  } { { "ULA_Tester.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ULA_Tester.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598376608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Tester " "Found entity 1: ULA_Tester" {  } { { "ULA_Tester.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ULA_Tester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598376608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573598376608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA_Tester " "Elaborating entity \"ULA_Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573598376860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex_7seg.vhd 2 1 " "Using design file hex_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg-arch " "Found design unit 1: hex_7seg-arch" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/hex_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598376960 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "hex_7seg.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/hex_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598376960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573598376960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:dispA0 " "Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:dispA0\"" {  } { { "ULA_Tester.vhd" "dispA0" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ULA_Tester.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573598376970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch " "Found design unit 1: ULA-arch" {  } { { "ula.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573598377100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ulaOP " "Elaborating entity \"ULA\" for hierarchy \"ULA:ulaOP\"" {  } { { "ULA_Tester.vhd" "ulaOP" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ULA_Tester.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573598377100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "componentelogico.vhd 2 1 " "Using design file componentelogico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComponenteLogico-arch " "Found design unit 1: ComponenteLogico-arch" {  } { { "componentelogico.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/componentelogico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377210 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComponenteLogico " "Found entity 1: ComponenteLogico" {  } { { "componentelogico.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/componentelogico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377210 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573598377210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComponenteLogico ULA:ulaOP\|ComponenteLogico:l0 " "Elaborating entity \"ComponenteLogico\" for hierarchy \"ULA:ulaOP\|ComponenteLogico:l0\"" {  } { { "ula.vhd" "l0" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ula.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573598377210 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.vhd 2 1 " "Using design file fa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-arc " "Found design unit 1: FA-arc" {  } { { "fa.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/fa.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377300 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/fa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377300 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573598377300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ULA:ulaOP\|FA:o0 " "Elaborating entity \"FA\" for hierarchy \"ULA:ulaOP\|FA:o0\"" {  } { { "ula.vhd" "o0" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ula.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573598377310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "deslocador.vhd 2 1 " "Using design file deslocador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-arch " "Found design unit 1: deslocador-arch" {  } { { "deslocador.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/deslocador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377480 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573598377480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573598377480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador ULA:ulaOP\|deslocador:shift " "Elaborating entity \"deslocador\" for hierarchy \"ULA:ulaOP\|deslocador:shift\"" {  } { { "ula.vhd" "shift" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/Projeto_CL/ULA_teste/ula.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573598377480 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573598381022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573598382532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573598386834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573598386834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573598387852 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573598387852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573598387852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573598387852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573598388159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 19:39:48 2019 " "Processing ended: Tue Nov 12 19:39:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573598388159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573598388159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573598388159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573598388159 ""}
