Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Mar 12 08:50:42 2025
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file supExpende_timing_summary_routed.rpt -pb supExpende_timing_summary_routed.pb -rpx supExpende_timing_summary_routed.rpx -warn_on_violation
| Design       : supExpende
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u4/u5/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.359        0.000                      0                  155        0.176        0.000                      0                  155        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.359        0.000                      0                  155        0.176        0.000                      0                  155        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 u0/u1/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u1/unseg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.966ns (21.315%)  route 3.566ns (78.685%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    u0/u1/CLK
    SLICE_X3Y12          FDCE                                         r  u0/u1/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 f  u0/u1/cuenta_reg[7]/Q
                         net (fo=2, routed)           1.018     6.592    u0/u1/cuenta_reg_n_0_[7]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.299     6.891 f  u0/u1/cuenta[24]_i_4/O
                         net (fo=1, routed)           1.191     8.083    u0/u1/cuenta[24]_i_4_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.207 f  u0/u1/cuenta[24]_i_2/O
                         net (fo=25, routed)          0.788     8.995    u0/u0/unseg_reg
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.124     9.119 r  u0/u0/unseg_i_1/O
                         net (fo=1, routed)           0.568     9.687    u0/u1/unseg_reg_0
    SLICE_X3Y15          FDCE                                         r  u0/u1/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.513    14.854    u0/u1/CLK
    SLICE_X3Y15          FDCE                                         r  u0/u1/unseg_reg/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)       -0.047    15.046    u0/u1/unseg_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 u1/u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u1/unseg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.022ns (24.949%)  route 3.074ns (75.051%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u1/u1/CLK
    SLICE_X2Y15          FDCE                                         r  u1/u1/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.478     5.630 f  u1/u1/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.956     6.586    u1/u1/cuenta_reg_n_0_[12]
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.296     6.882 f  u1/u1/cuenta[24]_i_3__0/O
                         net (fo=1, routed)           0.837     7.719    u1/u1/cuenta[24]_i_3__0_n_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.843 f  u1/u1/cuenta[24]_i_2__0/O
                         net (fo=25, routed)          0.468     8.311    u1/u0/unseg_reg
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.124     8.435 r  u1/u0/unseg_i_1__0/O
                         net (fo=1, routed)           0.814     9.249    u1/u1/unseg_reg_0
    SLICE_X1Y13          FDCE                                         r  u1/u1/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.514    14.855    u1/u1/CLK
    SLICE_X1Y13          FDCE                                         r  u1/u1/unseg_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)       -0.109    14.985    u1/u1/unseg_reg
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 u2/u1/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u1/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.027ns (24.106%)  route 3.233ns (75.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.630     5.151    u2/u1/CLK
    SLICE_X6Y14          FDCE                                         r  u2/u1/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 f  u2/u1/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.878     6.507    u2/u1/cuenta_reg_n_0_[15]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.301     6.808 r  u2/u1/cuenta[24]_i_4__1/O
                         net (fo=1, routed)           1.163     7.972    u2/u1/cuenta[24]_i_4__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  u2/u1/cuenta[24]_i_2__1/O
                         net (fo=25, routed)          1.192     9.288    u2/u1/cuenta_reg[23]_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     9.412 r  u2/u1/cuenta[21]_i_1__1/O
                         net (fo=1, routed)           0.000     9.412    u2/u1/cuenta[21]_i_1__1_n_0
    SLICE_X6Y16          FDCE                                         r  u2/u1/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.510    14.851    u2/u1/CLK
    SLICE_X6Y16          FDCE                                         r  u2/u1/cuenta_reg[21]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)        0.079    15.168    u2/u1/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 u2/u1/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u1/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.059ns (24.672%)  route 3.233ns (75.328%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.630     5.151    u2/u1/CLK
    SLICE_X6Y14          FDCE                                         r  u2/u1/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 f  u2/u1/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.878     6.507    u2/u1/cuenta_reg_n_0_[15]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.301     6.808 r  u2/u1/cuenta[24]_i_4__1/O
                         net (fo=1, routed)           1.163     7.972    u2/u1/cuenta[24]_i_4__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  u2/u1/cuenta[24]_i_2__1/O
                         net (fo=25, routed)          1.192     9.288    u2/u1/cuenta_reg[23]_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.156     9.444 r  u2/u1/cuenta[23]_i_1__1/O
                         net (fo=1, routed)           0.000     9.444    u2/u1/cuenta[23]_i_1__1_n_0
    SLICE_X6Y16          FDCE                                         r  u2/u1/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.510    14.851    u2/u1/CLK
    SLICE_X6Y16          FDCE                                         r  u2/u1/cuenta_reg[23]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)        0.118    15.207    u2/u1/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 u0/u1/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u1/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.966ns (23.216%)  route 3.195ns (76.784%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    u0/u1/CLK
    SLICE_X3Y12          FDCE                                         r  u0/u1/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u0/u1/cuenta_reg[7]/Q
                         net (fo=2, routed)           1.018     6.592    u0/u1/cuenta_reg_n_0_[7]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.299     6.891 r  u0/u1/cuenta[24]_i_4/O
                         net (fo=1, routed)           1.191     8.083    u0/u1/cuenta[24]_i_4_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  u0/u1/cuenta[24]_i_2/O
                         net (fo=25, routed)          0.985     9.192    u0/u1/cuenta_reg[15]_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124     9.316 r  u0/u1/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.316    u0/u1/cuenta[22]_i_1_n_0
    SLICE_X5Y17          FDCE                                         r  u0/u1/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509    14.850    u0/u1/CLK
    SLICE_X5Y17          FDCE                                         r  u0/u1/cuenta_reg[22]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.029    15.104    u0/u1/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 u0/u1/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u1/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.960ns (23.105%)  route 3.195ns (76.895%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    u0/u1/CLK
    SLICE_X3Y12          FDCE                                         r  u0/u1/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u0/u1/cuenta_reg[7]/Q
                         net (fo=2, routed)           1.018     6.592    u0/u1/cuenta_reg_n_0_[7]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.299     6.891 r  u0/u1/cuenta[24]_i_4/O
                         net (fo=1, routed)           1.191     8.083    u0/u1/cuenta[24]_i_4_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  u0/u1/cuenta[24]_i_2/O
                         net (fo=25, routed)          0.985     9.192    u0/u1/cuenta_reg[15]_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.118     9.310 r  u0/u1/cuenta[24]_i_1/O
                         net (fo=1, routed)           0.000     9.310    u0/u1/cuenta[24]_i_1_n_0
    SLICE_X5Y17          FDCE                                         r  u0/u1/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.509    14.850    u0/u1/CLK
    SLICE_X5Y17          FDCE                                         r  u0/u1/cuenta_reg[24]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.075    15.150    u0/u1/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 u2/u1/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u1/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.027ns (25.269%)  route 3.037ns (74.731%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.630     5.151    u2/u1/CLK
    SLICE_X6Y14          FDCE                                         r  u2/u1/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 f  u2/u1/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.878     6.507    u2/u1/cuenta_reg_n_0_[15]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.301     6.808 r  u2/u1/cuenta[24]_i_4__1/O
                         net (fo=1, routed)           1.163     7.972    u2/u1/cuenta[24]_i_4__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  u2/u1/cuenta[24]_i_2__1/O
                         net (fo=25, routed)          0.996     9.092    u2/u1/cuenta_reg[23]_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     9.216 r  u2/u1/cuenta[22]_i_1__1/O
                         net (fo=1, routed)           0.000     9.216    u2/u1/cuenta[22]_i_1__1_n_0
    SLICE_X7Y16          FDCE                                         r  u2/u1/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.510    14.851    u2/u1/CLK
    SLICE_X7Y16          FDCE                                         r  u2/u1/cuenta_reg[22]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y16          FDCE (Setup_fdce_C_D)        0.029    15.118    u2/u1/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 u2/u1/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u1/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.053ns (25.744%)  route 3.037ns (74.256%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.630     5.151    u2/u1/CLK
    SLICE_X6Y14          FDCE                                         r  u2/u1/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 f  u2/u1/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.878     6.507    u2/u1/cuenta_reg_n_0_[15]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.301     6.808 r  u2/u1/cuenta[24]_i_4__1/O
                         net (fo=1, routed)           1.163     7.972    u2/u1/cuenta[24]_i_4__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  u2/u1/cuenta[24]_i_2__1/O
                         net (fo=25, routed)          0.996     9.092    u2/u1/cuenta_reg[23]_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.150     9.242 r  u2/u1/cuenta[24]_i_1__1/O
                         net (fo=1, routed)           0.000     9.242    u2/u1/cuenta[24]_i_1__1_n_0
    SLICE_X7Y16          FDCE                                         r  u2/u1/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.510    14.851    u2/u1/CLK
    SLICE_X7Y16          FDCE                                         r  u2/u1/cuenta_reg[24]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y16          FDCE (Setup_fdce_C_D)        0.075    15.164    u2/u1/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 u2/u1/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u1/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.027ns (25.251%)  route 3.040ns (74.749%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.630     5.151    u2/u1/CLK
    SLICE_X6Y14          FDCE                                         r  u2/u1/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.478     5.629 f  u2/u1/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.878     6.507    u2/u1/cuenta_reg_n_0_[15]
    SLICE_X6Y14          LUT4 (Prop_lut4_I0_O)        0.301     6.808 r  u2/u1/cuenta[24]_i_4__1/O
                         net (fo=1, routed)           1.163     7.972    u2/u1/cuenta[24]_i_4__1_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.096 r  u2/u1/cuenta[24]_i_2__1/O
                         net (fo=25, routed)          0.999     9.094    u2/u1/cuenta_reg[23]_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.218 r  u2/u1/cuenta[17]_i_1__1/O
                         net (fo=1, routed)           0.000     9.218    u2/u1/cuenta[17]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  u2/u1/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511    14.852    u2/u1/CLK
    SLICE_X6Y15          FDCE                                         r  u2/u1/cuenta_reg[17]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.081    15.171    u2/u1/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 u0/u1/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u1/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.966ns (23.864%)  route 3.082ns (76.136%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634     5.155    u0/u1/CLK
    SLICE_X3Y12          FDCE                                         r  u0/u1/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u0/u1/cuenta_reg[7]/Q
                         net (fo=2, routed)           1.018     6.592    u0/u1/cuenta_reg_n_0_[7]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.299     6.891 r  u0/u1/cuenta[24]_i_4/O
                         net (fo=1, routed)           1.191     8.083    u0/u1/cuenta[24]_i_4_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.207 r  u0/u1/cuenta[24]_i_2/O
                         net (fo=25, routed)          0.873     9.079    u0/u1/cuenta_reg[15]_0
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.124     9.203 r  u0/u1/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     9.203    u0/u1/cuenta[18]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  u0/u1/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.510    14.851    u0/u1/CLK
    SLICE_X6Y16          FDCE                                         r  u0/u1/cuenta_reg[18]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)        0.081    15.157    u0/u1/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u3/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=15, routed)          0.123     1.738    u3/estadoActual[2]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  u3/FSM_sequential_estadoActual[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.783    u3/estadoSiguiente[0]
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    u3/CLK
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.120     1.607    u3/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u2/u0/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u1/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.679%)  route 0.139ns (42.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    u2/u0/CLK
    SLICE_X7Y15          FDCE                                         r  u2/u0/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/u0/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=36, routed)          0.139     1.752    u2/u1/cuenta_reg[24]_0[0]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.048     1.800 r  u2/u1/cuenta[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.800    u2/u1/cuenta[19]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  u2/u1/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    u2/u1/CLK
    SLICE_X6Y15          FDCE                                         r  u2/u1/cuenta_reg[19]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.131     1.616    u2/u1/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u2/u0/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u1/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    u2/u0/CLK
    SLICE_X7Y15          FDCE                                         r  u2/u0/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/u0/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=36, routed)          0.139     1.752    u2/u1/cuenta_reg[24]_0[0]
    SLICE_X6Y15          LUT4 (Prop_lut4_I3_O)        0.045     1.797 r  u2/u1/cuenta[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.797    u2/u1/cuenta[17]_i_1__1_n_0
    SLICE_X6Y15          FDCE                                         r  u2/u1/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    u2/u1/CLK
    SLICE_X6Y15          FDCE                                         r  u2/u1/cuenta_reg[17]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121     1.606    u2/u1/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u4/u5/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.564     1.447    u4/u5/CLK
    SLICE_X8Y11          FDRE                                         r  u4/u5/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u4/u5/aux_reg/Q
                         net (fo=3, routed)           0.177     1.789    u4/u5/aux_reg_0
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  u4/u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.834    u4/u5/aux_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  u4/u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.834     1.961    u4/u5/CLK
    SLICE_X8Y11          FDRE                                         r  u4/u5/aux_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.120     1.567    u4/u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u3/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.734%)  route 0.188ns (50.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=15, routed)          0.188     1.803    u3/estadoActual[2]
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  u3/FSM_sequential_estadoActual[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.848    u3/estadoSiguiente[1]
    SLICE_X3Y15          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u3/CLK
    SLICE_X3Y15          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.091     1.579    u3/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u3/FSM_sequential_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/FSM_sequential_estadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.226%)  route 0.192ns (50.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[3]/Q
                         net (fo=13, routed)          0.192     1.807    u3/estadoActual[3]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  u3/FSM_sequential_estadoActual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    u3/estadoSiguiente[2]
    SLICE_X3Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    u3/CLK
    SLICE_X3Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.091     1.580    u3/FSM_sequential_estadoActual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u4/u5/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/u5/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.476    u4/u5/CLK
    SLICE_X5Y5           FDRE                                         r  u4/u5/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 f  u4/u5/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.179     1.796    u4/u5/cuenta_reg_n_0_[0]
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  u4/u5/cuenta[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.841    u4/u5/p_1_in[0]
    SLICE_X5Y5           FDRE                                         r  u4/u5/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     1.991    u4/u5/CLK
    SLICE_X5Y5           FDRE                                         r  u4/u5/cuenta_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.091     1.567    u4/u5/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u3/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/FSM_sequential_estadoActual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.267%)  route 0.199ns (51.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  u3/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=15, routed)          0.199     1.814    u3/estadoActual[2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  u3/FSM_sequential_estadoActual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    u3/estadoSiguiente[3]
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.091     1.580    u3/FSM_sequential_estadoActual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u2/u0/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/u0/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.589     1.472    u2/u0/CLK
    SLICE_X7Y15          FDCE                                         r  u2/u0/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/u0/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=36, routed)          0.204     1.817    u2/u0/Q[0]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.042     1.859 r  u2/u0/FSM_sequential_estadoActual[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.859    u2/u0/estadoSiguiente[1]
    SLICE_X7Y15          FDCE                                         r  u2/u0/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    u2/u0/CLK
    SLICE_X7Y15          FDCE                                         r  u2/u0/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.107     1.579    u2/u0/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u4/u5/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/u5/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.592     1.475    u4/u5/CLK
    SLICE_X4Y7           FDRE                                         r  u4/u5/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u4/u5/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.134     1.750    u4/u5/cuenta_reg_n_0_[15]
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  u4/u5/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.861    u4/u5/p_1_in[15]
    SLICE_X4Y7           FDRE                                         r  u4/u5/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.863     1.990    u4/u5/CLK
    SLICE_X4Y7           FDRE                                         r  u4/u5/cuenta_reg[15]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.105     1.580    u4/u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    u0/u1/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    u0/u1/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    u0/u1/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y13    u0/u1/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y14    u0/u1/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y15    u0/u1/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y14    u0/u1/cuenta_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u0/u1/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u0/u1/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    u0/u0/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u0/u1/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u0/u1/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    u0/u1/cuenta_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.832ns  (logic 4.371ns (49.487%)  route 4.462ns (50.513%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.696     1.214    u4/u3/Q[1]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.146     1.360 r  u4/u3/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.765     5.126    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     8.832 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.832    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.563ns  (logic 4.177ns (48.783%)  route 4.386ns (51.217%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          1.016     1.534    u3/seg[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124     1.658 r  u3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.369     5.028    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.563 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.563    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.141ns (49.126%)  route 4.288ns (50.874%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.695     1.213    u4/u3/Q[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.337 r  u4/u3/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.594     4.930    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.429 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.429    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.424ns  (logic 4.146ns (49.221%)  route 4.278ns (50.779%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.935     1.453    u3/seg[1][0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.124     1.577 r  u3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.343     4.920    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.424 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.424    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 4.153ns (49.381%)  route 4.257ns (50.619%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.733     1.251    u3/seg[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124     1.375 r  u3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.524     4.899    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.410 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.410    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.320ns  (logic 4.165ns (50.060%)  route 4.155ns (49.940%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.700     1.218    u4/u3/Q[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.124     1.342 r  u4/u3/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.455     4.797    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.320 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.320    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.278ns  (logic 4.171ns (50.388%)  route 4.107ns (49.612%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.731     1.249    u3/seg[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.124     1.373 r  u3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.376     4.749    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.278 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.278    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 4.162ns (51.730%)  route 3.883ns (48.270%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.688     1.206    u3/seg[1][1]
    SLICE_X8Y17          LUT6 (Prop_lut6_I3_O)        0.124     1.330 r  u3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.195     4.525    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.045 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.045    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.178ns (52.282%)  route 3.813ns (47.718%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          1.030     1.548    u3/seg[1][0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.124     1.672 r  u3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.783     4.455    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.990 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.990    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 4.173ns (56.053%)  route 3.272ns (43.947%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.488     1.006    u3/seg[1][1]
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.130 r  u3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.785     3.914    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.446 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.446    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u4/u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.197     0.361    u4/u3/Q[0]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.406 r  u4/u3/cuenta[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.406    u4/u3/cuenta[0]_i_1__3_n_0
    SLICE_X8Y17          FDPE                                         r  u4/u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u4/u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.212ns (35.765%)  route 0.381ns (64.235%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.208     0.372    u4/u3/Q[0]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.048     0.420 r  u4/u3/cuenta[1]_i_1__3/O
                         net (fo=1, routed)           0.172     0.593    u4/u3/cuenta[1]_i_1__3_n_0
    SLICE_X8Y17          FDPE                                         r  u4/u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u4/u3/cuenta_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.222ns (21.489%)  route 0.811ns (78.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.811     1.033    u4/u3/AR[0]
    SLICE_X8Y17          FDPE                                         f  u4/u3/cuenta_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u4/u3/cuenta_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.222ns (21.489%)  route 0.811ns (78.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.811     1.033    u4/u3/AR[0]
    SLICE_X8Y17          FDPE                                         f  u4/u3/cuenta_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.441ns (58.933%)  route 1.004ns (41.067%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.158     0.322    u3/seg[1][0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.367 r  u3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.847     1.213    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.446 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.446    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.445ns (58.720%)  route 1.016ns (41.280%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.170     0.334    u3/seg[1][1]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.379 r  u3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.847     1.225    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.462 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.462    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.430ns (52.279%)  route 1.305ns (47.721%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[0]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/u3/cuenta_reg[0]/Q
                         net (fo=12, routed)          0.197     0.361    u3/seg[1][0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  u3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.108     1.514    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.735 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.735    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.445ns (51.388%)  route 1.367ns (48.612%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.172     0.336    u3/seg[1][1]
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  u3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.195     1.576    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.812 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.812    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.415ns (50.212%)  route 1.403ns (49.788%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.205     0.369    u3/seg[1][1]
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.414 r  u3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.198     1.612    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.817 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.817    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.439ns (49.805%)  route 1.450ns (50.195%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDPE                         0.000     0.000 r  u4/u3/cuenta_reg[1]/C
    SLICE_X8Y17          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u4/u3/cuenta_reg[1]/Q
                         net (fo=12, routed)          0.257     0.421    u3/seg[1][1]
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.466 r  u3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.194     1.659    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.889 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.889    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.716ns  (logic 4.153ns (42.741%)  route 5.563ns (57.259%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u3/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=19, routed)          2.040     7.712    u3/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.836 r  u3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.524    11.360    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.870 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.870    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.577ns  (logic 4.171ns (43.556%)  route 5.405ns (56.444%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u3/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=19, routed)          2.030     7.702    u3/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  u3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.376    11.202    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.731 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.731    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 4.177ns (45.292%)  route 5.046ns (54.708%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 f  u3/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=19, routed)          1.676     7.348    u3/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.472 r  u3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.369    10.842    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.377 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.377    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 4.084ns (45.688%)  route 4.855ns (54.312%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X3Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u3/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=15, routed)          1.512     7.123    u3/estadoActual[2]
    SLICE_X8Y17          LUT6 (Prop_lut6_I3_O)        0.124     7.247 r  u3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.343    10.590    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.094 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.094    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.162ns (46.893%)  route 4.713ns (53.107%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u3/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=19, routed)          1.518     7.191    u3/Q[0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.315 r  u3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.195    10.510    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.030 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.030    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 4.173ns (48.000%)  route 4.521ns (52.000%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u3/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=19, routed)          1.737     7.409    u3/Q[0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124     7.533 r  u3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.785    10.317    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.849 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.849    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.653ns  (logic 4.178ns (48.277%)  route 4.476ns (51.723%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X2Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  u3/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=19, routed)          1.693     7.365    u3/Q[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  u3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.783    10.272    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.808 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.808    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vende
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.085ns (49.979%)  route 4.088ns (50.021%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.633     5.154    u3/CLK
    SLICE_X3Y13          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u3/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=15, routed)          1.060     6.670    u3/estadoActual[2]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.794 r  u3/vende_OBUF_inst_i_1/O
                         net (fo=29, routed)          3.028     9.822    vende_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.327 r  vende_OBUF_inst/O
                         net (fo=0)                   0.000    13.327    vende
    U16                                                               r  vende (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vende
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.392ns (54.657%)  route 1.155ns (45.343%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y15          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=17, routed)          0.206     1.822    u3/Q[1]
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.867 r  u3/vende_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.948     2.815    vende_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.021 r  vende_OBUF_inst/O
                         net (fo=0)                   0.000     4.021    vende
    U16                                                               r  vende (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.422ns (51.498%)  route 1.340ns (48.502%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[3]/Q
                         net (fo=13, routed)          0.493     2.108    u3/estadoActual[3]
    SLICE_X8Y18          LUT6 (Prop_lut6_I2_O)        0.045     2.153 r  u3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.847     3.000    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.236 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.236    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.418ns (49.986%)  route 1.419ns (50.014%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[3]/Q
                         net (fo=13, routed)          0.573     2.188    u3/estadoActual[3]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.045     2.233 r  u3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.847     3.079    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.312 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.312    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.407ns (46.941%)  route 1.590ns (53.059%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y15          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=17, routed)          0.482     2.097    u3/Q[1]
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.045     2.142 r  u3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.108     3.250    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.471 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.471    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.000ns  (logic 1.416ns (47.203%)  route 1.584ns (52.797%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[3]/Q
                         net (fo=13, routed)          0.390     2.005    u3/estadoActual[3]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.045     2.050 r  u3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.194     3.244    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.474 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.474    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.398ns (46.048%)  route 1.638ns (53.952%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[3]/Q
                         net (fo=13, routed)          0.386     2.001    u3/estadoActual[3]
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.045     2.046 r  u3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.252     3.298    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.510 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.510    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.422ns (45.265%)  route 1.719ns (54.735%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[3]/Q
                         net (fo=13, routed)          0.524     2.139    u3/estadoActual[3]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.045     2.184 r  u3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.195     3.380    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.616 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.616    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/FSM_sequential_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.193ns  (logic 1.392ns (43.579%)  route 1.802ns (56.421%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u3/CLK
    SLICE_X3Y14          FDCE                                         r  u3/FSM_sequential_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u3/FSM_sequential_estadoActual_reg[3]/Q
                         net (fo=13, routed)          0.604     2.219    u3/estadoActual[3]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.045     2.264 r  u3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.198     3.462    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.667 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.667    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.454ns (34.177%)  route 2.800ns (65.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.800     4.254    u5/AR[0]
    SLICE_X3Y5           FDCE                                         f  u5/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X3Y5           FDCE                                         r  u5/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.454ns (34.177%)  route 2.800ns (65.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.800     4.254    u5/AR[0]
    SLICE_X3Y5           FDCE                                         f  u5/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X3Y5           FDCE                                         r  u5/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.454ns (34.177%)  route 2.800ns (65.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.800     4.254    u5/AR[0]
    SLICE_X3Y5           FDCE                                         f  u5/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X3Y5           FDCE                                         r  u5/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.454ns (34.177%)  route 2.800ns (65.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.800     4.254    u5/AR[0]
    SLICE_X3Y5           FDCE                                         f  u5/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X3Y5           FDCE                                         r  u5/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.131ns  (logic 1.454ns (35.194%)  route 2.677ns (64.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.677     4.131    u5/AR[0]
    SLICE_X1Y5           FDCE                                         f  u5/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X1Y5           FDCE                                         r  u5/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.454ns (35.348%)  route 2.659ns (64.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.659     4.113    u5/AR[0]
    SLICE_X3Y6           FDCE                                         f  u5/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X3Y6           FDCE                                         r  u5/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.454ns (35.348%)  route 2.659ns (64.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.659     4.113    u5/AR[0]
    SLICE_X3Y6           FDCE                                         f  u5/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X3Y6           FDCE                                         r  u5/cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.113ns  (logic 1.454ns (35.348%)  route 2.659ns (64.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.659     4.113    u5/AR[0]
    SLICE_X3Y6           FDCE                                         f  u5/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.519     4.860    u5/CLK
    SLICE_X3Y6           FDCE                                         r  u5/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.952ns  (logic 1.454ns (36.785%)  route 2.498ns (63.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.498     3.952    u5/AR[0]
    SLICE_X3Y7           FDCE                                         f  u5/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.518     4.859    u5/CLK
    SLICE_X3Y7           FDCE                                         r  u5/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u5/cuenta_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.952ns  (logic 1.454ns (36.785%)  route 2.498ns (63.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=119, routed)         2.498     3.952    u5/AR[0]
    SLICE_X3Y7           FDCE                                         f  u5/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.518     4.859    u5/CLK
    SLICE_X3Y7           FDCE                                         r  u5/cuenta_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Int_20
                            (input port)
  Destination:            u1/u0/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.255ns (43.195%)  route 0.335ns (56.805%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Int_20 (IN)
                         net (fo=0)                   0.000     0.000    Int_20
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Int_20_IBUF_inst/O
                         net (fo=2, routed)           0.335     0.544    u1/u0/Int_20_IBUF
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.589 r  u1/u0/FSM_sequential_estadoActual[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.589    u1/u0/estadoSiguiente[0]
    SLICE_X0Y13          FDCE                                         r  u1/u0/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    u1/u0/CLK
    SLICE_X0Y13          FDCE                                         r  u1/u0/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 Int_20
                            (input port)
  Destination:            u1/u0/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.258ns (43.483%)  route 0.335ns (56.517%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Int_20 (IN)
                         net (fo=0)                   0.000     0.000    Int_20
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  Int_20_IBUF_inst/O
                         net (fo=2, routed)           0.335     0.544    u1/u0/Int_20_IBUF
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.048     0.592 r  u1/u0/FSM_sequential_estadoActual[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.592    u1/u0/estadoSiguiente[1]
    SLICE_X0Y13          FDCE                                         r  u1/u0/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    u1/u0/CLK
    SLICE_X0Y13          FDCE                                         r  u1/u0/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 Int_10
                            (input port)
  Destination:            u0/u0/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.264ns (41.769%)  route 0.368ns (58.231%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Int_10 (IN)
                         net (fo=0)                   0.000     0.000    Int_10
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  Int_10_IBUF_inst/O
                         net (fo=2, routed)           0.368     0.588    u0/u0/Int_10_IBUF
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.045     0.633 r  u0/u0/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     0.633    u0/u0/estadoSiguiente[0]
    SLICE_X2Y15          FDCE                                         r  u0/u0/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u0/u0/CLK
    SLICE_X2Y15          FDCE                                         r  u0/u0/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 Int_10
                            (input port)
  Destination:            u0/u0/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.267ns (42.044%)  route 0.368ns (57.956%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Int_10 (IN)
                         net (fo=0)                   0.000     0.000    Int_10
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Int_10_IBUF_inst/O
                         net (fo=2, routed)           0.368     0.588    u0/u0/Int_10_IBUF
    SLICE_X2Y15          LUT4 (Prop_lut4_I2_O)        0.048     0.636 r  u0/u0/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     0.636    u0/u0/estadoSiguiente[1]
    SLICE_X2Y15          FDCE                                         r  u0/u0/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u0/u0/CLK
    SLICE_X2Y15          FDCE                                         r  u0/u0/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/FSM_sequential_estadoActual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.222ns (32.732%)  route 0.456ns (67.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.456     0.678    u0/u0/AR[0]
    SLICE_X2Y15          FDCE                                         f  u0/u0/FSM_sequential_estadoActual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u0/u0/CLK
    SLICE_X2Y15          FDCE                                         r  u0/u0/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u0/FSM_sequential_estadoActual_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.222ns (32.732%)  route 0.456ns (67.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.456     0.678    u0/u0/AR[0]
    SLICE_X2Y15          FDCE                                         f  u0/u0/FSM_sequential_estadoActual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u0/u0/CLK
    SLICE_X2Y15          FDCE                                         r  u0/u0/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/u1/unseg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.222ns (32.732%)  route 0.456ns (67.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.456     0.678    u0/u1/AR[0]
    SLICE_X3Y15          FDCE                                         f  u0/u1/unseg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u0/u1/CLK
    SLICE_X3Y15          FDCE                                         r  u0/u1/unseg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/u1/cuenta_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.222ns (32.732%)  route 0.456ns (67.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.456     0.678    u1/u1/AR[0]
    SLICE_X2Y15          FDCE                                         f  u1/u1/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u1/u1/CLK
    SLICE_X2Y15          FDCE                                         r  u1/u1/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/u1/cuenta_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.222ns (32.732%)  route 0.456ns (67.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.456     0.678    u1/u1/AR[0]
    SLICE_X2Y15          FDCE                                         f  u1/u1/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u1/u1/CLK
    SLICE_X2Y15          FDCE                                         r  u1/u1/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/u1/cuenta_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.222ns (32.732%)  route 0.456ns (67.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  reset_IBUF_inst/O
                         net (fo=119, routed)         0.456     0.678    u1/u1/AR[0]
    SLICE_X2Y15          FDCE                                         f  u1/u1/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     1.987    u1/u1/CLK
    SLICE_X2Y15          FDCE                                         r  u1/u1/cuenta_reg[12]/C





