---
  title: "Enhanced Scale Free CORDIC"
  collection: talks2
  type: "Guide : Prof. K. Sridharan"
  venue: "Course Project"
  excerpt: <img src='/images/equation.JPG'> 
---
Guide : [*Prof. K. Sridharan*](http://www.ee.iitm.ac.in/~sridhara/)

Verilog implementation of an enhanced version of CORDIC which does not require scale compensation. Based on the paper "Enhanced Scaling Free CORDIC" by Jamie et al.
Simulation of a enhanced CORDIC which does not require scale compensation. Project was a part of the course DSP Architectures and Embedded Systems. ([Github Link](https://github.com/anshulbshah/Enhanced-CORDIC))
