// Seed: 625800866
module module_0 #(
    parameter id_2 = 32'd22
);
  bit id_1, _id_2;
  logic [7:0] id_3;
  always_comb @(posedge id_1) id_1 = id_3[id_2==1'h0] & id_3[id_2 :-1'b0];
  timeunit 1ps / 1ps;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output uwire id_7
);
  assign id_7 = {id_5{id_5}};
  logic id_9;
  module_0 modCall_1 ();
  assign modCall_1._id_2 = 0;
endmodule
