#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0114F9E8 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v011C9AA0_0 .net "Mem_address", 31 0, v011C6938_0; 1 drivers
v011CAB20_0 .net "PCplus4Out", 31 0, v011C8EF0_0; 1 drivers
v011CAE90_0 .net "Read_Data", 31 0, v011C6BA0_0; 1 drivers
v011CA7B0_0 .net "Write_data", 31 0, v011C6A98_0; 1 drivers
v011CAA18_0 .net "alu_op", 1 0, v011C9260_0; 1 drivers
v011CA5A0_0 .net "alu_op_out_id_ex", 1 0, v011C7B98_0; 1 drivers
v011CAEE8_0 .net "alu_res_out_wb", 31 0, v011771B0_0; 1 drivers
v011CAF40_0 .net "alu_src", 0 0, v011C9310_0; 1 drivers
v011CA968_0 .net "alu_src_out_id_ex", 0 0, v011C7A38_0; 1 drivers
v011CA4F0_0 .net "branch", 0 0, v011C8FF8_0; 1 drivers
v011CAD30_0 .net "branch_address", 31 0, v011C6FE8_0; 1 drivers
v011CA5F8_0 .net "branch_out_id_ex", 0 0, v011C77D0_0; 1 drivers
v011CA6A8_0 .var "clk", 0 0;
v011CA650_0 .net "currpc_out", 31 0, v011C9050_0; 1 drivers
v011CA9C0_0 .net "flag_ex", 0 0, v011C9680_0; 1 drivers
v011CAA70_0 .net "flag_id", 0 0, v011C8E40_0; 1 drivers
v011CA548_0 .net "flag_if", 0 0, v011C8C88_0; 1 drivers
v011CADE0_0 .net "imm_field_wo_sgn_ext", 15 0, v011C8830_0; 1 drivers
v011CA860_0 .net "imm_sgn_ext_lft_shft", 31 0, L_011CC178; 1 drivers
v011CA498_0 .net "inp_instn", 31 0, v011C9B50_0; 1 drivers
v011CAAC8_0 .net "inst_imm_field", 15 0, L_011CC5F0; 1 drivers
v011CAE38_0 .net "inst_read_reg_addr1", 4 0, L_011CC280; 1 drivers
v011CAC28_0 .net "inst_read_reg_addr2", 4 0, L_011CC648; 1 drivers
v011CA808_0 .net "mem_read", 0 0, v011C9418_0; 1 drivers
v011CA700_0 .net "mem_read_out_ex_dm", 0 0, v011C7618_0; 1 drivers
v011CAB78_0 .net "mem_read_out_id_ex", 0 0, v011C7828_0; 1 drivers
v011CA758_0 .net "mem_to_reg", 0 0, v011C9368_0; 1 drivers
v011CA8B8_0 .net "mem_to_reg_out_dm_wb", 0 0, v011C6620_0; 1 drivers
v011CACD8_0 .net "mem_to_reg_out_ex_dm", 0 0, v011C72A8_0; 1 drivers
v011CAD88_0 .net "mem_to_reg_out_id_ex", 0 0, v011C78D8_0; 1 drivers
v011CA910_0 .net "mem_write", 0 0, v011C9578_0; 1 drivers
v011CABD0_0 .net "mem_write_out_ex_dm", 0 0, v011C76C8_0; 1 drivers
v011CAC80_0 .net "mem_write_out_id_ex", 0 0, v011C7E38_0; 1 drivers
v011CB200_0 .net "nextpc", 31 0, v011C9BA8_0; 1 drivers
v011CAF98_0 .net "nextpc_out", 31 0, v011C7E90_0; 1 drivers
v011CB410_0 .net "opcode", 5 0, L_011CC598; 1 drivers
v011CB1A8_0 .net "out_instn", 31 0, v011C99F0_0; 1 drivers
v011CAFF0_0 .net "pc_to_branch", 31 0, v011C98E8_0; 1 drivers
v011CB048_0 .net "pcout", 31 0, v011C6D80_0; 1 drivers
v011CB0A0_0 .net "rd", 4 0, L_011CC490; 1 drivers
v011CB0F8_0 .net "rd_out_dm_wb", 4 0, v011C69E8_0; 1 drivers
v011CB258_0 .net "rd_out_ex_dm", 4 0, v011C75C0_0; 1 drivers
v011CB360_0 .net "rd_out_id", 4 0, v011C94C8_0; 1 drivers
v011CB2B0_0 .net "rd_out_id_ex", 4 0, v011C8258_0; 1 drivers
v011CB150_0 .net "rd_out_wb", 4 0, v0111A0F0_0; 1 drivers
v011CB308_0 .net "read_data_out_wb", 31 0, v011C6678_0; 1 drivers
v011CB3B8_0 .net "reg_dst", 0 0, v011C90A8_0; 1 drivers
v011CBF68_0 .net "reg_file_out_data1", 31 0, v011C80A0_0; 1 drivers
v011CBFC0_0 .net "reg_file_out_data2", 31 0, v011C8200_0; 1 drivers
v011CC6F8_0 .net "reg_file_rd_data1", 31 0, v011C8150_0; 1 drivers
v011CC0C8_0 .net "reg_file_rd_data2", 31 0, v011C84C0_0; 1 drivers
v011CC3E0_0 .net "reg_wr_data", 31 0, v0117F910_0; 1 drivers
v011CC388_0 .net "reg_write", 0 0, v011C8E98_0; 1 drivers
v011CC018_0 .net "reg_write_out_dm_wb", 0 0, v011C6780_0; 1 drivers
v011CBDB0_0 .net "reg_write_out_ex_dm", 0 0, v011C70F0_0; 1 drivers
v011CBE08_0 .net "reg_write_out_id_ex", 0 0, v011C8360_0; 1 drivers
v011CBCA8_0 .net "reg_write_out_wb", 0 0, v0117F860_0; 1 drivers
v011CC330_0 .var "reset", 0 0;
v011CBE60_0 .net "resultOut", 31 0, v011C6EE0_0; 1 drivers
v011CC4E8_0 .net "sgn_ext_imm", 31 0, v011C7EE8_0; 1 drivers
v011CC2D8_0 .net "sgn_ext_imm_out", 31 0, v011C8410_0; 1 drivers
v011CC438_0 .net "zero", 0 0, v011C7880_0; 1 drivers
E_0118A500 .event edge, v011190F0_0;
L_011CC598 .part v011C9B50_0, 26, 6;
L_011CC280 .part v011C9B50_0, 21, 5;
L_011CC648 .part v011C9B50_0, 16, 5;
L_011CC490 .part v011C9B50_0, 11, 5;
L_011CC5F0 .part v011C9B50_0, 0, 16;
S_011506A8 .scope module, "IM" "Instruction_Memory" 2 39, 3 1, S_0114F9E8;
 .timescale -9 -12;
v011C9788 .array "Imemory", 1023 0, 31 0;
v011C9838_0 .net "clk", 0 0, v011CA6A8_0; 1 drivers
v011C9B50_0 .var "inp_instn", 31 0;
v011C9BA8_0 .var "nextpc", 31 0;
v011C9890_0 .alias "pc", 31 0, v011CB200_0;
v011C98E8_0 .var "pc_to_branch", 31 0;
v011C9940_0 .net "reset", 0 0, v011CC330_0; 1 drivers
v011C9A48_0 .alias "stall_flag", 0 0, v011CA548_0;
E_0118C080 .event edge, v011C82B0_0;
E_0118C140 .event edge, v011C9628_0, v011C82B0_0;
S_011508C8 .scope module, "IF" "IF_ID_reg" 2 49, 4 1, S_0114F9E8;
 .timescale -9 -12;
v011C8EF0_0 .var "PCplus4Out", 31 0;
v011C93C0_0 .alias "clk", 0 0, v011C9838_0;
v011C8F48_0 .alias "currpc", 31 0, v011CAFF0_0;
v011C9050_0 .var "currpc_out", 31 0;
v011C9AF8_0 .var "flag_if_id", 0 0;
v011C9C00_0 .alias "inp_instn", 31 0, v011CA498_0;
v011C9998_0 .alias "nextpc", 31 0, v011CB200_0;
v011C99F0_0 .var "out_instn", 31 0;
v011C97E0_0 .alias "reset", 0 0, v011C9940_0;
S_01150A60 .scope module, "cu" "ControlUnit" 2 66, 5 1, S_0114F9E8;
 .timescale -9 -12;
P_011CA00C .param/l "ADDI" 5 12, C4<000100>;
P_011CA020 .param/l "BEQ" 5 11, C4<000011>;
P_011CA034 .param/l "LW" 5 9, C4<000001>;
P_011CA048 .param/l "RType" 5 8, C4<000000>;
P_011CA05C .param/l "SW" 5 10, C4<000010>;
v011C9260_0 .var "alu_op", 1 0;
v011C9310_0 .var "alu_src", 0 0;
v011C8FF8_0 .var "branch", 0 0;
v011C9418_0 .var "mem_read", 0 0;
v011C9368_0 .var "mem_to_reg", 0 0;
v011C9578_0 .var "mem_write", 0 0;
v011C95D0_0 .alias "opcode", 5 0, v011CB410_0;
v011C90A8_0 .var "reg_dst", 0 0;
v011C8E98_0 .var "reg_write", 0 0;
v011C8CE0_0 .alias "reset", 0 0, v011C9940_0;
E_0118C100 .event edge, v011C95D0_0;
S_01150840 .scope module, "tb" "instruction_decoder" 2 89, 6 8, S_0114F9E8;
 .timescale -9 -12;
v011C89E8_0 .net *"_s2", 29 0, L_011CC228; 1 drivers
v011C87D8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v011C8780_0 .alias "clk", 0 0, v011C9838_0;
v011C8938_0 .var "flag_reg_wr_addr", 4 0;
v011C8B48_0 .var "flag_reg_wr_addr_wb", 4 0;
v011C8830_0 .var "imm_field_wo_sgn_ext", 15 0;
v011C8BA0_0 .alias "imm_sgn_ext_lft_shft", 31 0, v011CA860_0;
v011C88E0_0 .alias "inst_imm_field", 15 0, v011CAAC8_0;
v011C8888_0 .alias "inst_read_reg_addr1", 4 0, v011CAE38_0;
v011C8A40_0 .alias "inst_read_reg_addr2", 4 0, v011CAC28_0;
v011C8A98_0 .alias "rd", 4 0, v011CB0A0_0;
v011C94C8_0 .var "rd_out_id", 4 0;
v011C8DE8_0 .alias "reg_dst", 0 0, v011CB3B8_0;
v011C9470_0 .alias "reg_file_rd_data1", 31 0, v011CC6F8_0;
v011C8D38_0 .alias "reg_file_rd_data2", 31 0, v011CC0C8_0;
v011C8FA0_0 .net "reg_wr_addr", 4 0, v011C8BF8_0; 1 drivers
v011C9100_0 .alias "reg_wr_addr_wb", 4 0, v011CB150_0;
v011C96D8_0 .alias "reg_wr_data", 31 0, v011CC3E0_0;
v011C9730_0 .alias "reg_write", 0 0, v011CBCA8_0;
v011C9520_0 .alias "reg_write_cu", 0 0, v011CC388_0;
v011C9158 .array "registers_flag", 31 0, 0 0;
v011C91B0_0 .alias "reset", 0 0, v011C9940_0;
v011C9208_0 .alias "sgn_ext_imm", 31 0, v011CC4E8_0;
v011C8D90_0 .alias "stall_flag", 0 0, v011CAA70_0;
v011C92B8_0 .alias "stall_flag_ex", 0 0, v011CA9C0_0;
v011C9680_0 .var "stall_flag_ex_out", 0 0;
v011C8E40_0 .var "stall_flag_id_out", 0 0;
v011C9628_0 .alias "stall_flag_if", 0 0, v011CA548_0;
v011C8C88_0 .var "stall_flag_if_out", 0 0;
E_0118C2C0/0 .event edge, v011C8BF8_0;
E_0118C2C0/1 .event negedge, v011190F0_0;
E_0118C2C0 .event/or E_0118C2C0/0, E_0118C2C0/1;
L_011CC228 .part v011C7EE8_0, 0, 30;
L_011CC178 .concat [ 2 30 0 0], C4<00>, L_011CC228;
S_011502F0 .scope module, "reg_wr_mux" "Mux2_1_5" 6 104, 7 1, S_01150840;
 .timescale -9 -12;
v011C7D88_0 .alias "cs", 0 0, v011CB3B8_0;
v011C7DE0_0 .alias "inp1", 4 0, v011CAC28_0;
v011C8AF0_0 .alias "inp2", 4 0, v011CB0A0_0;
v011C8BF8_0 .var "out", 4 0;
v011C8990_0 .alias "stall_flag", 0 0, v011CAA70_0;
E_0118C440 .event edge, v011C8048_0, v011C7D88_0, v011C8AF0_0, v011C8468_0;
S_01150268 .scope module, "registerFile" "RegisterFile" 6 109, 8 1, S_01150840;
 .timescale -9 -12;
v011C7F40_0 .alias "clk", 0 0, v011C9838_0;
v011C8308_0 .alias "inst_read_reg_addr1", 4 0, v011CAE38_0;
v011C8468_0 .alias "inst_read_reg_addr2", 4 0, v011CAC28_0;
v011C8150_0 .var "reg_file_rd_data1", 31 0;
v011C84C0_0 .var "reg_file_rd_data2", 31 0;
v011C86D0_0 .alias "reg_wr", 0 0, v011CBCA8_0;
v011C8518_0 .alias "reg_wr_addr", 4 0, v011CB150_0;
v011C8678_0 .alias "reg_wr_data", 31 0, v011CC3E0_0;
v011C8728 .array "registers", 31 0, 31 0;
v011C7D30 .array "registers_flag", 31 0, 0 0;
v011C7C80_0 .alias "reset", 0 0, v011C9940_0;
v011C7CD8_0 .alias "stall_flag", 0 0, v011CAA70_0;
E_0118C400/0 .event edge, v011C8048_0, v011C8468_0, v011C8308_0;
E_0118C400/1 .event posedge, v011190F0_0;
E_0118C400 .event/or E_0118C400/0, E_0118C400/1;
E_0118C260 .event edge, v0117F8B8_0;
S_01150AE8 .scope module, "signExtend" "SignExtend" 6 112, 9 1, S_01150840;
 .timescale -9 -12;
v011C80F8_0 .alias "inp", 15 0, v011CAAC8_0;
v011C7EE8_0 .var "out", 31 0;
v011C8048_0 .alias "stall_flag", 0 0, v011CAA70_0;
E_0118C200 .event edge, v011C8048_0, v011C7AE8_0;
S_01150C80 .scope module, "ID_EX" "ID_EX_reg" 2 116, 10 1, S_0114F9E8;
 .timescale -9 -12;
v011C79E0_0 .alias "alu_op", 1 0, v011CAA18_0;
v011C7B98_0 .var "alu_op_out_id_ex", 1 0;
v011C7930_0 .alias "alu_src", 0 0, v011CAF40_0;
v011C7A38_0 .var "alu_src_out_id_ex", 0 0;
v011C7778_0 .alias "branch", 0 0, v011CA4F0_0;
v011C77D0_0 .var "branch_out_id_ex", 0 0;
v011C7A90_0 .alias "clk", 0 0, v011C9838_0;
v011C7988_0 .var "flag_id_ex", 0 0;
v011C7AE8_0 .alias "inst_imm_field", 15 0, v011CAAC8_0;
v011C7B40_0 .alias "mem_read", 0 0, v011CA808_0;
v011C7828_0 .var "mem_read_out_id_ex", 0 0;
v011C7BF0_0 .alias "mem_to_reg", 0 0, v011CA758_0;
v011C78D8_0 .var "mem_to_reg_out_id_ex", 0 0;
v011C81A8_0 .alias "mem_write", 0 0, v011CA910_0;
v011C7E38_0 .var "mem_write_out_id_ex", 0 0;
v011C82B0_0 .alias "nextpc", 31 0, v011CB200_0;
v011C7E90_0 .var "nextpc_out", 31 0;
v011C7F98_0 .alias "rd_in_id_ex", 4 0, v011CB360_0;
v011C8258_0 .var "rd_out_id_ex", 4 0;
v011C80A0_0 .var "reg_file_out_data1", 31 0;
v011C8200_0 .var "reg_file_out_data2", 31 0;
v011C83B8_0 .alias "reg_file_rd_data1", 31 0, v011CC6F8_0;
v011C85C8_0 .alias "reg_file_rd_data2", 31 0, v011CC0C8_0;
v011C7FF0_0 .alias "reg_write", 0 0, v011CC388_0;
v011C8360_0 .var "reg_write_out_id_ex", 0 0;
v011C8570_0 .alias "reset", 0 0, v011C9940_0;
v011C8620_0 .alias "sgn_ext_imm", 31 0, v011CC4E8_0;
v011C8410_0 .var "sgn_ext_imm_out", 31 0;
S_01150BF8 .scope module, "Ex" "EX" 2 151, 11 1, S_0114F9E8;
 .timescale -9 -12;
P_01159954 .param/l "ADD" 11 48, C4<000000>;
P_01159968 .param/l "ADDI" 11 45, C4<00>;
P_0115997C .param/l "BEQ" 11 46, C4<01>;
P_01159990 .param/l "LW" 11 43, C4<00>;
P_011599A4 .param/l "MUL" 11 50, C4<000010>;
P_011599B8 .param/l "RType" 11 47, C4<10>;
P_011599CC .param/l "SUB" 11 49, C4<000001>;
P_011599E0 .param/l "SW" 11 44, C4<00>;
L_011CB900 .functor BUFZ 32, v011C80A0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011C71A0_0 .var "ALUControl", 3 0;
v011C6E88_0 .alias "ALUOp", 1 0, v011CA5A0_0;
v011C7250_0 .alias "ALUSrc", 0 0, v011CA968_0;
v011C6FE8_0 .var "address", 31 0;
v011C7358_0 .alias "branch", 0 0, v011CA5F8_0;
v011C7040_0 .alias "clk", 0 0, v011C9838_0;
v011C7670_0 .net "data1", 31 0, L_011CB900; 1 drivers
v011C6F90_0 .var "data2", 31 0;
v011C6CD0_0 .net "funct", 5 0, L_011CC6A0; 1 drivers
v011C7408_0 .var "offset", 31 0;
v011C6D28_0 .alias "pc", 31 0, v011CAF98_0;
v011C6D80_0 .var "pcout", 31 0;
v011C6DD8_0 .alias "reset", 0 0, v011C9940_0;
v011C6E30_0 .var "result", 31 0;
v011C6EE0_0 .var "resultOut", 31 0;
v011C74B8_0 .alias "rs", 31 0, v011CBF68_0;
v011C7568_0 .alias "rt", 31 0, v011CBFC0_0;
v011C7460_0 .alias "sign_ext", 31 0, v011CC2D8_0;
v011C7510_0 .alias "stall_flag", 0 0, v011CA9C0_0;
v011C7880_0 .var "zero", 0 0;
E_0118BF00/0 .event edge, v011C7510_0;
E_0118BF00/1 .event posedge, v011190F0_0;
E_0118BF00 .event/or E_0118BF00/0, E_0118BF00/1;
E_0118BC80 .event edge, v011C7880_0, v011C7358_0;
E_0118BEC0 .event edge, v011C6F90_0, v011C7670_0, v011C71A0_0;
E_0118BCE0/0 .event edge, v011C7510_0, v011C6D28_0, v011C6E88_0, v011C7460_0;
E_0118BCE0/1 .event edge, v011C7408_0, v011C6CD0_0;
E_0118BCE0 .event/or E_0118BCE0/0, E_0118BCE0/1;
E_0118BD20 .event edge, v011C7460_0, v011C6990_0, v011C7250_0;
L_011CC6A0 .part v011C8410_0, 0, 6;
S_011501E0 .scope module, "EX_DM" "EX_DM_register" 2 169, 12 1, S_0114F9E8;
 .timescale -9 -12;
v011C68E0_0 .alias "ALU_result", 31 0, v011CBE60_0;
v011C6938_0 .var "Mem_address", 31 0;
v011C6990_0 .alias "Write_data_in", 31 0, v011CBFC0_0;
v011C6A98_0 .var "Write_data_out", 31 0;
v011C7300_0 .alias "clk", 0 0, v011C9838_0;
v011C6F38_0 .var "flag_ex_dm", 0 0;
v011C71F8_0 .alias "mem_read_in", 0 0, v011CAB78_0;
v011C7618_0 .var "mem_read_out_ex_dm", 0 0;
v011C7098_0 .alias "mem_to_reg_in", 0 0, v011CAD88_0;
v011C72A8_0 .var "mem_to_reg_out_ex_dm", 0 0;
v011C6C78_0 .alias "mem_write_in", 0 0, v011CAC80_0;
v011C76C8_0 .var "mem_write_out_ex_dm", 0 0;
v011C7148_0 .alias "rd_in_ex_dm", 4 0, v011CB2B0_0;
v011C75C0_0 .var "rd_out_ex_dm", 4 0;
v011C73B0_0 .alias "reg_write_in", 0 0, v011CBE08_0;
v011C70F0_0 .var "reg_write_out_ex_dm", 0 0;
v011C7720_0 .alias "reset", 0 0, v011C9940_0;
S_011507B8 .scope module, "DM" "DataMemory" 2 188, 13 1, S_0114F9E8;
 .timescale -9 -12;
v011C6B48_0 .alias "Mem_address", 31 0, v011C9AA0_0;
v011C67D8_0 .alias "Mem_read", 0 0, v011CA700_0;
v011C6830_0 .alias "Mem_write", 0 0, v011CABD0_0;
v011C6BA0_0 .var "Read_Data", 31 0;
v011C6888_0 .alias "Write_data", 31 0, v011CA7B0_0;
v011C6468_0 .alias "clk", 0 0, v011C9838_0;
v011C6570 .array "memory", 9 0, 31 0;
v011C65C8_0 .alias "reset", 0 0, v011C9940_0;
E_0118ADC0 .event negedge, v011190F0_0;
E_0118B0E0 .event edge, v011C67D8_0;
E_0118B780 .event posedge, v0117F8B8_0;
S_01150950 .scope module, "DM_WB" "MEM_WB_reg" 2 198, 14 1, S_0114F9E8;
 .timescale -9 -12;
v011771B0_0 .var "alu_res_out", 31 0;
v01177208_0 .alias "alu_result", 31 0, v011C9AA0_0;
v01177260_0 .alias "clk", 0 0, v011C9838_0;
v011C66D0_0 .var "flag_dm_wb", 0 0;
v011C6AF0_0 .alias "mem_to_reg", 0 0, v011CACD8_0;
v011C6620_0 .var "mem_to_reg_out_dm_wb", 0 0;
v011C6518_0 .alias "rd_in_dm_wb", 4 0, v011CB258_0;
v011C69E8_0 .var "rd_out_dm_wb", 4 0;
v011C64C0_0 .alias "read_data", 31 0, v011CAE90_0;
v011C6678_0 .var "read_data_out", 31 0;
v011C6728_0 .alias "reg_write", 0 0, v011CBDB0_0;
v011C6780_0 .var "reg_write_out_dm_wb", 0 0;
v011C6A40_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0118A9A0 .event posedge, v011C6A40_0;
S_0114FDA0 .scope module, "WB" "WriteBack" 2 212, 15 2, S_0114F9E8;
 .timescale -9 -12;
v01153450_0 .alias "alu_data_out", 31 0, v011CAEE8_0;
v011190F0_0 .alias "clk", 0 0, v011C9838_0;
v0111A390_0 .alias "dm_data_out", 31 0, v011CB308_0;
v0115DA18_0 .alias "mem_to_reg", 0 0, v011CA8B8_0;
v0111AE90_0 .alias "rd_in_wb", 4 0, v011CB0F8_0;
v0111A0F0_0 .var "rd_out_wb", 4 0;
v0111A148_0 .alias "reg_write", 0 0, v011CC018_0;
v0117F860_0 .var "reg_write_out_wb", 0 0;
v0117F8B8_0 .alias "reset", 0 0, v011C9940_0;
v0117F910_0 .var "wb_data", 31 0;
E_0118A8C0 .event posedge, v011190F0_0;
    .scope S_011506A8;
T_0 ;
    %vpi_call 3 15 "$readmemb", "Icode.txt", v011C9788;
    %end;
    .thread T_0;
    .scope S_011506A8;
T_1 ;
    %wait E_0118B780;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v011C9788, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C9B50_0, 0, 8;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C9BA8_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011C98E8_0, 0, 0;
    %delay 1000, 0;
    %vpi_call 3 25 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v011C9B50_0, v011C9BA8_0, v011C98E8_0;
    %jmp T_1;
    .thread T_1;
    .scope S_011506A8;
T_2 ;
    %wait E_0118C140;
    %load/v 8, v011C9A48_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %delay 20000, 0;
    %vpi_call 3 33 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v011C9B50_0, v011C9BA8_0, v011C98E8_0;
    %load/v 40, v011C9890_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v011C9788, 32;
    %set/v v011C9B50_0, 8, 32;
    %load/v 8, v011C9890_0, 32;
    %set/v v011C98E8_0, 8, 32;
    %ix/load 0, 4, 0;
    %load/vp0 8, v011C9890_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C9BA8_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_011506A8;
T_3 ;
    %wait E_0118C080;
    %load/v 8, v011C9BA8_0, 32;
    %cmpi/u 8, 36, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 43 "$finish";
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_011508C8;
T_4 ;
    %wait E_0118B780;
    %set/v v011C9AF8_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_011508C8;
T_5 ;
    %wait E_0118A8C0;
    %load/v 8, v011C9C00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C99F0_0, 0, 8;
    %load/v 8, v011C9998_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C8EF0_0, 0, 8;
    %load/v 8, v011C8F48_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C9050_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_01150A60;
T_6 ;
    %wait E_0118B780;
    %ix/load 0, 1, 0;
    %assign/v0 v011C90A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9368_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011C9260_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9578_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E98_0, 0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_01150A60;
T_7 ;
    %wait E_0118C100;
    %load/v 8, v011C95D0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C90A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9368_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9578_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E98_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011C9260_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C90A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9418_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9368_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9578_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E98_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v011C9260_0, 0, 0;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9368_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9578_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E98_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011C9260_0, 0, 0;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8FF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9368_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9578_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E98_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011C9260_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C90A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9418_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9368_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9578_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E98_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v011C9260_0, 0, 0;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_011502F0;
T_8 ;
    %wait E_0118C440;
    %load/v 8, v011C8990_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v011C7D88_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_8.2, 8;
    %load/v 9, v011C7DE0_0, 5;
    %jmp/1  T_8.4, 8;
T_8.2 ; End of true expr.
    %load/v 14, v011C7D88_0, 1;
    %jmp/0  T_8.5, 14;
    %load/v 15, v011C8AF0_0, 5;
    %jmp/1  T_8.7, 14;
T_8.5 ; End of true expr.
    %jmp/0  T_8.6, 14;
 ; End of false expr.
    %blend  15, 2, 5; Condition unknown.
    %jmp  T_8.7;
T_8.6 ;
    %mov 15, 2, 5; Return false value
T_8.7 ;
    %jmp/0  T_8.3, 8;
 ; End of false expr.
    %blend  9, 15, 5; Condition unknown.
    %jmp  T_8.4;
T_8.3 ;
    %mov 9, 15, 5; Return false value
T_8.4 ;
    %set/v v011C8BF8_0, 9, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_01150268;
T_9 ;
    %wait E_0118C260;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C8728, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C7D30, 0, 0;
t_63 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_01150268;
T_10 ;
    %wait E_0118C400;
    %load/v 8, v011C7CD8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %ix/getv 3, v011C8308_0;
    %load/av 8, v011C8728, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C8150_0, 0, 8;
    %ix/getv 3, v011C8468_0;
    %load/av 8, v011C8728, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C84C0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_01150268;
T_11 ;
    %wait E_0118ADC0;
    %delay 8000, 0;
    %load/v 8, v011C86D0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %load/v 8, v011C8678_0, 32;
    %ix/getv 3, v011C8518_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v011C8728, 8, 32;
t_64 ;
    %delay 1000, 0;
    %vpi_call 8 68 "$display", "time=%3d, ans=%b addr=%b data=%b\012", $time, &A<v011C8728, v011C8518_0 >, v011C8518_0, v011C8678_0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_01150AE8;
T_12 ;
    %wait E_0118C200;
    %load/v 8, v011C8048_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.5, 4;
    %load/x1p 11, v011C80F8_0, 1;
    %jmp T_12.6;
T_12.5 ;
    %mov 11, 2, 1;
T_12.6 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %jmp/0  T_12.2, 8;
    %load/v 9, v011C80F8_0, 16;
    %mov 25, 1, 16;
    %jmp/1  T_12.4, 8;
T_12.2 ; End of true expr.
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.10, 4;
    %load/x1p 43, v011C80F8_0, 1;
    %jmp T_12.11;
T_12.10 ;
    %mov 43, 2, 1;
T_12.11 ;
    %mov 41, 43, 1; Move signal select into place
    %mov 42, 0, 1;
    %cmpi/u 41, 0, 2;
    %mov 41, 4, 1;
    %jmp/0  T_12.7, 41;
    %load/v 42, v011C80F8_0, 16;
    %mov 58, 0, 16;
    %jmp/1  T_12.9, 41;
T_12.7 ; End of true expr.
    %mov 74, 2, 16;
    %movi 90, 0, 16;
    %jmp/0  T_12.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_12.9;
T_12.8 ;
    %mov 42, 74, 32; Return false value
T_12.9 ;
    %jmp/0  T_12.3, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_12.4;
T_12.3 ;
    %mov 9, 42, 32; Return false value
T_12.4 ;
    %set/v v011C7EE8_0, 9, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_01150840;
T_13 ;
    %wait E_0118B780;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 1;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_96 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8C88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E40_0, 0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_01150840;
T_14 ;
    %wait E_0118A8C0;
    %ix/getv 3, v011C8888_0;
    %load/av 8, v011C9158, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/getv 3, v011C8A40_0;
    %load/av 9, v011C9158, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8C88_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9680_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_01150840;
T_15 ;
    %wait E_0118C200;
    %load/v 8, v011C8D90_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v011C88E0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011C8830_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_01150840;
T_16 ;
    %wait E_0118C2C0;
    %delay 10000, 0;
    %load/v 8, v011C8FA0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C8938_0, 0, 8;
    %load/v 8, v011C9100_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C8B48_0, 0, 8;
    %load/v 8, v011C8FA0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C94C8_0, 0, 8;
    %delay 1000, 0;
    %load/v 8, v011C9520_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 3, v011C8938_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 1;
t_97 ;
T_16.0 ;
    %load/v 8, v011C9730_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.2, 4;
    %ix/getv 3, v011C9100_0;
    %jmp/1 t_98, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C9158, 0, 0;
t_98 ;
T_16.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8C88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8E40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C9680_0, 0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_01150C80;
T_17 ;
    %wait E_0118B780;
    %set/v v011C7988_0, 1, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_01150C80;
T_18 ;
    %wait E_0118A8C0;
    %load/v 8, v011C82B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C7E90_0, 0, 8;
    %load/v 8, v011C7778_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C77D0_0, 0, 8;
    %load/v 8, v011C83B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C80A0_0, 0, 8;
    %load/v 8, v011C85C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C8200_0, 0, 8;
    %load/v 8, v011C8620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C8410_0, 0, 8;
    %load/v 8, v011C7F98_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C8258_0, 0, 8;
    %load/v 8, v011C7FF0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C8360_0, 0, 8;
    %load/v 8, v011C7BF0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C78D8_0, 0, 8;
    %load/v 8, v011C81A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C7E38_0, 0, 8;
    %load/v 8, v011C7B40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C7828_0, 0, 8;
    %load/v 8, v011C7930_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C7A38_0, 0, 8;
    %load/v 8, v011C79E0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011C7B98_0, 0, 8;
    %jmp T_18;
    .thread T_18;
    .scope S_01150BF8;
T_19 ;
    %wait E_0118BD20;
    %load/v 8, v011C7510_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %delay 1000, 0;
    %load/v 8, v011C7250_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v011C7568_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6F90_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v011C7460_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6F90_0, 0, 8;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_01150BF8;
T_20 ;
    %wait E_0118BCE0;
    %load/v 8, v011C7510_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %delay 1000, 0;
    %load/v 8, v011C6D28_0, 32;
    %set/v v011C6D80_0, 8, 32;
    %load/v 8, v011C6E88_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %set/v v011C71A0_0, 0, 4;
    %load/v 8, v011C7460_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011C7408_0, 8, 32;
    %load/v 8, v011C7408_0, 32;
    %set/v v011C6F90_0, 8, 32;
    %jmp T_20.7;
T_20.3 ;
    %set/v v011C71A0_0, 0, 4;
    %load/v 8, v011C7460_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011C7408_0, 8, 32;
    %load/v 8, v011C7408_0, 32;
    %set/v v011C6F90_0, 8, 32;
    %jmp T_20.7;
T_20.4 ;
    %set/v v011C71A0_0, 0, 4;
    %jmp T_20.7;
T_20.5 ;
    %movi 8, 1, 4;
    %set/v v011C71A0_0, 8, 4;
    %jmp T_20.7;
T_20.6 ;
    %load/v 8, v011C6CD0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_20.8, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_20.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.8 ;
    %set/v v011C71A0_0, 0, 4;
    %jmp T_20.11;
T_20.9 ;
    %movi 8, 1, 4;
    %set/v v011C71A0_0, 8, 4;
    %jmp T_20.11;
T_20.10 ;
    %movi 8, 2, 4;
    %set/v v011C71A0_0, 8, 4;
    %jmp T_20.11;
T_20.11 ;
    %jmp T_20.7;
T_20.7 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_01150BF8;
T_21 ;
    %wait E_0118B780;
    %ix/load 0, 1, 0;
    %assign/v0 v011C7880_0, 0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_01150BF8;
T_22 ;
    %wait E_0118BEC0;
    %load/v 8, v011C7510_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %delay 1000, 0;
    %load/v 8, v011C7670_0, 32;
    %load/v 40, v011C6F90_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_22.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v011C7880_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C7880_0, 0, 0;
T_22.3 ;
    %load/v 8, v011C71A0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_22.5, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_22.6, 6;
    %jmp T_22.7;
T_22.4 ;
    %vpi_call 11 123 "$display", "data1=%d, data2=%d", v011C7670_0, v011C6F90_0;
    %load/v 8, v011C7670_0, 32;
    %load/v 40, v011C6F90_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6E30_0, 0, 8;
    %jmp T_22.7;
T_22.5 ;
    %load/v 8, v011C7670_0, 32;
    %load/v 40, v011C6F90_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6E30_0, 0, 8;
    %jmp T_22.7;
T_22.6 ;
    %load/v 8, v011C7670_0, 32;
    %load/v 40, v011C6F90_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6E30_0, 0, 8;
    %jmp T_22.7;
T_22.7 ;
    %load/v 8, v011C7358_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v011C7880_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.8, 8;
    %vpi_call 11 143 "$display", "hello";
    %load/v 8, v011C7460_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011C7408_0, 8, 32;
T_22.8 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_01150BF8;
T_23 ;
    %wait E_0118BC80;
    %load/v 8, v011C7510_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/v 8, v011C7358_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v011C7880_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %vpi_call 11 161 "$display", "hello";
    %load/v 8, v011C7460_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v011C7408_0, 8, 32;
    %load/v 8, v011C7408_0, 32;
    %load/v 40, v011C6D28_0, 32;
    %add 8, 40, 32;
    %set/v v011C6FE8_0, 8, 32;
    %load/v 8, v011C6FE8_0, 32;
    %cassign/v v011C6D80_0, 8, 32;
    %cassign/link v011C6D80_0, v011C6FE8_0;
T_23.2 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_01150BF8;
T_24 ;
    %wait E_0118BF00;
    %load/v 40, v011C7510_0, 1;
    %mov 41, 0, 1;
    %cmpi/u 40, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/v 40, v011C6E30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6EE0_0, 0, 40;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_011501E0;
T_25 ;
    %wait E_0118B780;
    %set/v v011C6F38_0, 1, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_011501E0;
T_26 ;
    %wait E_0118A8C0;
    %load/v 40, v011C7148_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C75C0_0, 0, 40;
    %load/v 40, v011C71F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C7618_0, 0, 40;
    %load/v 40, v011C6C78_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C76C8_0, 0, 40;
    %load/v 40, v011C68E0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6938_0, 0, 40;
    %load/v 40, v011C6990_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6A98_0, 0, 40;
    %load/v 40, v011C7098_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C72A8_0, 0, 40;
    %load/v 40, v011C73B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C70F0_0, 0, 40;
    %delay 1000, 0;
    %vpi_call 12 27 "$display", "check address= %d", v011C7148_0;
    %jmp T_26;
    .thread T_26;
    .scope S_011507B8;
T_27 ;
    %wait E_0118B780;
    %movi 40, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_99 ;
    %movi 40, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_100 ;
    %movi 40, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_101 ;
    %movi 40, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_102 ;
    %movi 40, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_103 ;
    %movi 40, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_104 ;
    %movi 40, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_105 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 0;
t_106 ;
    %movi 40, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_107 ;
    %movi 40, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_108 ;
    %jmp T_27;
    .thread T_27;
    .scope S_011507B8;
T_28 ;
    %wait E_0118B0E0;
    %delay 10000, 0;
    %load/v 40, v011C67D8_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_28.0, 4;
    %ix/getv 3, v011C6B48_0;
    %load/av 40, v011C6570, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6BA0_0, 0, 40;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_011507B8;
T_29 ;
    %wait E_0118ADC0;
    %delay 10000, 0;
    %load/v 40, v011C6830_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_29.0, 4;
    %load/v 40, v011C6888_0, 32;
    %ix/getv 3, v011C6B48_0;
    %jmp/1 t_109, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011C6570, 0, 40;
t_109 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_01150950;
T_30 ;
    %wait E_0118A9A0;
    %set/v v011C66D0_0, 1, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_01150950;
T_31 ;
    %wait E_0118A8C0;
    %load/v 40, v011C6518_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C69E8_0, 0, 40;
    %load/v 40, v011C6AF0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C6620_0, 0, 40;
    %load/v 40, v011C6728_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011C6780_0, 0, 40;
    %load/v 40, v011C64C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C6678_0, 0, 40;
    %load/v 40, v01177208_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011771B0_0, 0, 40;
    %jmp T_31;
    .thread T_31;
    .scope S_0114FDA0;
T_32 ;
    %wait E_0118A8C0;
    %load/v 40, v0111AE90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0111A0F0_0, 0, 40;
    %load/v 40, v0111A148_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0117F860_0, 0, 40;
    %load/v 40, v0115DA18_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_32.0, 4;
    %load/v 40, v0111A390_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117F910_0, 0, 40;
    %jmp T_32.1;
T_32.0 ;
    %load/v 40, v01153450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117F910_0, 0, 40;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0114F9E8;
T_33 ;
    %wait E_0118A500;
    %delay 10000, 0;
    %load/v 40, v011CA6A8_0, 1;
    %inv 40, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011CA6A8_0, 0, 40;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0114F9E8;
T_34 ;
    %vpi_call 2 232 "$monitor", "time=%3d, reg_wr_data=%d", $time, v011CC3E0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v011CA6A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011CC330_0, 0, 1;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011CC330_0, 0, 0;
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
