`default_nettype none
module test
  ( input wire CLK, RST,

    input wire [1:0][2:0][3:0] D,
    output wire		       Q
    );

endmodule // test
`default_nettype wire
