<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="A_Beltagy.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder_4Bits.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Adder_4Bits.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder_4Bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder_4Bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder_4Bits.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_4Bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_4Bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder_4Bits.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Adder_4Bits.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder_4Bits.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_4Bits_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_4Bits_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_4Bits_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Adder_4Bits_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_4Bits_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_4Bits_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_4Bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="And_2.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="And_2.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="And_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="And_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="And_2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="And_2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="And_2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="And_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="And_2.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="And_2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="And_2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="And_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="And_2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="And_2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="And_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="And_VHDL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="And_VHDL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="And_VHDL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="And_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FlipFlop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FlipFlop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FlipFlop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FlipFlop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlipFlop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FlipFlop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FlipFlop.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="FlipFlop.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FlipFlop.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlipFlop_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FlipFlop_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FlipFlop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FlipFlop_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FlipFlop_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FlipFlop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FlipFlop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Full_Adder.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Full_Adder.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Full_Adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Full_Adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Full_Adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Adder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Full_Adder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Full_Adder.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Full_Adder.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Full_Adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Full_Adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Full_Adder_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Adder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Full_Adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Half_Adder.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Half_Adder.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Half_Adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Half_Adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Half_Adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Half_Adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Half_Adder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Half_Adder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Half_Adder.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Half_Adder.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Half_Adder.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Half_Adder_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Half_Adder_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Half_Adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Half_Adder_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Half_Adder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Half_Adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2_1.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Mux2_1.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux5_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux5_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux5_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux5_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux5_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Mux5_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_4to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_4to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux_4to1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_4to1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifr_Rigister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shifr_Rigister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shifr_Rigister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifr_Rigister_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shifr_Rigister_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Shifr_Rigister_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Rig.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shift_Rig.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shift_Rig.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shift_Rig_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="flipflop.jhd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="test.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="test.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476181732" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746803" xil_pn:start_ts="1476181732">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479198410" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479198410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481628354" xil_pn:in_ck="1473850328485434891" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481628353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="And_VHDL.vhd"/>
      <outfile xil_pn:name="Mux2_1.vhd"/>
      <outfile xil_pn:name="Mux5_1.vhd"/>
      <outfile xil_pn:name="Mux_4to1.vhd"/>
      <outfile xil_pn:name="Shift_Rig.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481628354" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3204553834908038459" xil_pn:start_ts="1481628354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481628358" xil_pn:in_ck="-1335066584280305971" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2050290456532095475" xil_pn:start_ts="1481628354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FlipFlop.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1481628358" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1388337500276658935" xil_pn:start_ts="1481628358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1481628358" xil_pn:in_ck="4561677926449383286" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481628358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_4Bits.vhf"/>
      <outfile xil_pn:name="And_2.vhf"/>
      <outfile xil_pn:name="And_VHDL.vhd"/>
      <outfile xil_pn:name="FlipFlop.vhf"/>
      <outfile xil_pn:name="Full_Adder.vhf"/>
      <outfile xil_pn:name="Half_Adder.vhf"/>
      <outfile xil_pn:name="Mux2_1.vhd"/>
      <outfile xil_pn:name="Mux5_1.vhd"/>
      <outfile xil_pn:name="Mux_4to1.vhd"/>
      <outfile xil_pn:name="Shift_Rig.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481628362" xil_pn:in_ck="4561677926449383286" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4657021909620612627" xil_pn:start_ts="1481628358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Mux5_1_beh.prj"/>
      <outfile xil_pn:name="Mux5_1_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481628395" xil_pn:in_ck="-6787671809779357686" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2138586563316640006" xil_pn:start_ts="1481628362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Mux5_1_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1475580175" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1475580175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482234085" xil_pn:in_ck="-1335066584280305971" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8515046722221357574" xil_pn:start_ts="1482234082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="FlipFlop.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1482234085" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-68231029126493456" xil_pn:start_ts="1482234085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482234085" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1482234085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482234085" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1613717388082627006" xil_pn:start_ts="1482234085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482234085" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1482234085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1482234085" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1720782281186137990" xil_pn:start_ts="1482234085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1482234093" xil_pn:in_ck="4561677926449383286" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3646045616997230509" xil_pn:start_ts="1482234085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="FlipFlop.lso"/>
      <outfile xil_pn:name="FlipFlop.ngc"/>
      <outfile xil_pn:name="FlipFlop.ngr"/>
      <outfile xil_pn:name="FlipFlop.prj"/>
      <outfile xil_pn:name="FlipFlop.stx"/>
      <outfile xil_pn:name="FlipFlop.syr"/>
      <outfile xil_pn:name="FlipFlop.xst"/>
      <outfile xil_pn:name="FlipFlop_beh.prj"/>
      <outfile xil_pn:name="FlipFlop_vhdl.prj"/>
      <outfile xil_pn:name="FlipFlop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="flipflop.jhd"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
