{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646692335095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646692335095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 14:32:15 2022 " "Processing started: Mon Mar 07 14:32:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646692335095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692335095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSE141L_Processor -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSE141L_Processor -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692335095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646692335392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646692335392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646692342059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progctr.sv 1 1 " "Found 1 design units, including 1 entities, in source file progctr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgCtr " "Found entity 1: ProgCtr" {  } { { "ProgCtr.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ProgCtr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646692342059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646692342059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/Definitions.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646692342059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/DataMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646692342059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlReg " "Found entity 1: CtrlReg" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646692342059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ALU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646692342059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgCtr ProgCtr:PC1 " "Elaborating entity \"ProgCtr\" for hierarchy \"ProgCtr:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ProgCtr.sv(22) " "Verilog HDL assignment warning at ProgCtr.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "ProgCtr.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ProgCtr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 "|TopLevel|ProgCtr:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:IR1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:IR1\"" {  } { { "TopLevel.sv" "IR1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "838 0 1023 InstROM.sv(14) " "Verilog HDL warning at InstROM.sv(14): number of words (838) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(9) " "Net \"inst_rom.data_a\" at InstROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(9) " "Net \"inst_rom.waddr_a\" at InstROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(9) " "Net \"inst_rom.we_a\" at InstROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646692342090 "|TopLevel|InstROM:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlReg CtrlReg:CtrlReg1 " "Elaborating entity \"CtrlReg\" for hierarchy \"CtrlReg:CtrlReg1\"" {  } { { "TopLevel.sv" "CtrlReg1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(39) " "Verilog HDL or VHDL warning at the CtrlReg.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(40) " "Verilog HDL or VHDL warning at the CtrlReg.sv(40): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 40 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(46) " "Verilog HDL or VHDL warning at the CtrlReg.sv(46): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 46 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(50) " "Verilog HDL or VHDL warning at the CtrlReg.sv(50): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 50 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(51) " "Verilog HDL or VHDL warning at the CtrlReg.sv(51): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 51 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 CtrlReg.sv(51) " "Verilog HDL assignment warning at CtrlReg.sv(51): truncated value with size 8 to match size of target (4)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CtrlReg.sv(44) " "Verilog HDL Case Statement warning at CtrlReg.sv(44): incomplete case statement has no default case item" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(74) " "Verilog HDL or VHDL warning at the CtrlReg.sv(74): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 74 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(86) " "Verilog HDL or VHDL warning at the CtrlReg.sv(86): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 86 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(87) " "Verilog HDL or VHDL warning at the CtrlReg.sv(87): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 87 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(95) " "Verilog HDL or VHDL warning at the CtrlReg.sv(95): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 95 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(96) " "Verilog HDL or VHDL warning at the CtrlReg.sv(96): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 96 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(101) " "Verilog HDL or VHDL warning at the CtrlReg.sv(101): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 101 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(102) " "Verilog HDL or VHDL warning at the CtrlReg.sv(102): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 102 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCTarget CtrlReg.sv(29) " "Verilog HDL Always Construct warning at CtrlReg.sv(29): inferring latch(es) for variable \"PCTarget\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOutA CtrlReg.sv(29) " "Verilog HDL Always Construct warning at CtrlReg.sv(29): inferring latch(es) for variable \"DataOutA\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOutB CtrlReg.sv(29) " "Verilog HDL Always Construct warning at CtrlReg.sv(29): inferring latch(es) for variable \"DataOutB\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUInst CtrlReg.sv(29) " "Verilog HDL Always Construct warning at CtrlReg.sv(29): inferring latch(es) for variable \"ALUInst\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Waddr CtrlReg.sv(29) " "Verilog HDL Always Construct warning at CtrlReg.sv(29): inferring latch(es) for variable \"Waddr\", which holds its previous value in one or more paths through the always construct" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "CtrlReg.sv(29) " "SystemVerilog RTL Coding error at CtrlReg.sv(29): always_comb construct does not infer purely combinational logic." {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1646692342106 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Waddr\[0\] CtrlReg.sv(29) " "Inferred latch for \"Waddr\[0\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Waddr\[1\] CtrlReg.sv(29) " "Inferred latch for \"Waddr\[1\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Waddr\[2\] CtrlReg.sv(29) " "Inferred latch for \"Waddr\[2\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Waddr\[3\] CtrlReg.sv(29) " "Inferred latch for \"Waddr\[3\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUInst\[0\] CtrlReg.sv(29) " "Inferred latch for \"ALUInst\[0\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUInst\[1\] CtrlReg.sv(29) " "Inferred latch for \"ALUInst\[1\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUInst\[2\] CtrlReg.sv(29) " "Inferred latch for \"ALUInst\[2\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUInst\[3\] CtrlReg.sv(29) " "Inferred latch for \"ALUInst\[3\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[0\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[0\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[1\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[1\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[2\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[2\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[3\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[3\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[4\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[4\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[5\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[5\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[6\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[6\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutB\[7\] CtrlReg.sv(29) " "Inferred latch for \"DataOutB\[7\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[0\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[0\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[1\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[1\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[2\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[2\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[3\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[3\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[4\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[4\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[5\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[5\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[6\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[6\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOutA\[7\] CtrlReg.sv(29) " "Inferred latch for \"DataOutA\[7\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[0\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[0\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[1\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[1\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[2\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[2\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[3\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[3\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[4\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[4\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[5\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[5\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[6\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[6\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCTarget\[7\] CtrlReg.sv(29) " "Inferred latch for \"PCTarget\[7\]\" at CtrlReg.sv(29)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342106 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CtrlReg:CtrlReg1 " "Can't elaborate user hierarchy \"CtrlReg:CtrlReg1\"" {  } { { "TopLevel.sv" "CtrlReg1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 53 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646692342122 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646692342168 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 07 14:32:22 2022 " "Processing ended: Mon Mar 07 14:32:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646692342168 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646692342168 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646692342168 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646692342168 ""}
