Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue May 26 17:31:23 2020
| Host             : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command          : report_power -file kcu105_10gbaser_top_power_routed.rpt -pb kcu105_10gbaser_top_power_summary_routed.pb -rpx kcu105_10gbaser_top_power_routed.rpx
| Design           : kcu105_10gbaser_top
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.439        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.906        |
| Device Static (W)        | 0.533        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.113 |       12 |       --- |             --- |
| CLB Logic                |     0.070 |    37871 |       --- |             --- |
|   LUT as Logic           |     0.044 |    12500 |    242400 |            5.16 |
|   LUT as Shift Register  |     0.019 |      901 |    112800 |            0.80 |
|   LUT as Distributed RAM |     0.005 |      228 |    112800 |            0.20 |
|   Register               |     0.003 |    18418 |    484800 |            3.80 |
|   CARRY8                 |    <0.001 |      229 |     30300 |            0.76 |
|   F7/F8 Muxes            |    <0.001 |      271 |    242400 |            0.11 |
|   Others                 |     0.000 |     1689 |       --- |             --- |
| Signals                  |     0.055 |    28744 |       --- |             --- |
| Block RAM                |     0.070 |     43.5 |       600 |            7.25 |
| I/O                      |    <0.001 |        6 |       520 |            1.15 |
| GTH                      |     0.597 |        2 |        20 |           10.00 |
| Static Power             |     0.533 |          |           |                 |
| Total                    |     1.439 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.545 |       0.393 |      0.152 |
| Vccaux     |       1.800 |     0.096 |       0.000 |      0.096 |
| Vccaux_io  |       1.800 |     0.065 |       0.000 |      0.065 |
| Vccint_io  |       0.950 |     0.016 |       0.000 |      0.016 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.013 |       0.002 |      0.012 |
| MGTAVcc    |       1.000 |     0.379 |       0.348 |      0.031 |
| MGTAVtt    |       1.200 |     0.146 |       0.132 |      0.014 |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                                                                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                                                 |            33.0 |
| mac_phy_ch0_txusrclk2_out                                                                  | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                                                                                                                                                                                |             6.4 |
| qpll0outclk_out                                                                            | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outclk_out                                                                                                                                                           |             0.2 |
| qpll0outrefclk_out                                                                         | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outrefclk_out                                                                                                                                                        |             6.4 |
| refclk_p                                                                                   | refclk_p                                                                                                                                                                                                                                                                                                                                             |             6.4 |
| rxoutclk_out[0]                                                                            | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxoutclk_out[0]_1                                                                          | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                             |             3.2 |
| rxrecclk_out                                                                               | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/CLK                                                                                                                                                                                       |             6.4 |
| ten_gig_eth_pcs_pma_ch1_n_0                                                                | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/CLK                                                                                                                                                                                                                   |             6.4 |
| txoutclk_out[0]                                                                            | mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| kcu105_10gbaser_top        |     0.906 |
|   axi_stream_gen_mon_0     |     0.019 |
|     axi_stream_interface   |     0.018 |
|       bb_interface_fifo_rx |     0.010 |
|       bb_interface_fifo_tx |     0.009 |
|   axi_stream_gen_mon_1     |     0.020 |
|     axi_stream_interface   |     0.019 |
|       bb_interface_fifo_rx |     0.010 |
|       bb_interface_fifo_tx |     0.009 |
|   dbg_hub                  |     0.003 |
|     inst                   |     0.003 |
|       BSCANID.u_xsdbm_id   |     0.003 |
|   ila_interface            |     0.042 |
|     inst                   |     0.042 |
|       ila_core_inst        |     0.042 |
|   mac_phy_wrapper_i        |     0.820 |
|     mac_phy_i              |     0.820 |
|       mac_phy_ch0          |     0.383 |
|       mac_phy_ch1          |     0.382 |
|       system_ila_mac_phy2  |     0.055 |
+----------------------------+-----------+


