<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: Kernel/include/cpu/x86/x32/cr.hpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('df/da5/x32_2cr_8hpp.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">cr.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="../../d9/d49/types_8h_source.html">types.h</a>&gt;</code><br />
</div>
<p><a href="../../df/da5/x32_2cr_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:d3/d6a/unionCPU_1_1x32_1_1CR0"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0">CPU::x32::CR0</a></td></tr>
<tr class="separator:d3/d6a/unionCPU_1_1x32_1_1CR0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d6/d3d/unionCPU_1_1x32_1_1CR2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2">CPU::x32::CR2</a></td></tr>
<tr class="separator:d6/d3d/unionCPU_1_1x32_1_1CR2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/dd8/unionCPU_1_1x32_1_1CR3"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3">CPU::x32::CR3</a></td></tr>
<tr class="separator:d9/dd8/unionCPU_1_1x32_1_1CR3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d83/unionCPU_1_1x32_1_1CR4"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CPU::x32::CR4</a></td></tr>
<tr class="separator:d9/d83/unionCPU_1_1x32_1_1CR4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d0/d30/unionCPU_1_1x32_1_1CR8"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8">CPU::x32::CR8</a></td></tr>
<tr class="separator:d0/d30/unionCPU_1_1x32_1_1CR8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/de1/structCPU_1_1x32_1_1CR0_8____unnamed227____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#df/de1/structCPU_1_1x32_1_1CR0_8____unnamed227____">CPU::x32::CR0.__unnamed227__</a></td></tr>
<tr class="separator:df/de1/structCPU_1_1x32_1_1CR0_8____unnamed227____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d6/d6a/structCPU_1_1x32_1_1CR2_8____unnamed229____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d6a/structCPU_1_1x32_1_1CR2_8____unnamed229____">CPU::x32::CR2.__unnamed229__</a></td></tr>
<tr class="separator:d6/d6a/structCPU_1_1x32_1_1CR2_8____unnamed229____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/d40/structCPU_1_1x32_1_1CR3_8____unnamed231____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/d40/structCPU_1_1x32_1_1CR3_8____unnamed231____">CPU::x32::CR3.__unnamed231__</a></td></tr>
<tr class="separator:db/d40/structCPU_1_1x32_1_1CR3_8____unnamed231____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d24/structCPU_1_1x32_1_1CR4_8____unnamed233____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d24/structCPU_1_1x32_1_1CR4_8____unnamed233____">CPU::x32::CR4.__unnamed233__</a></td></tr>
<tr class="separator:d9/d24/structCPU_1_1x32_1_1CR4_8____unnamed233____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d6/d36/structCPU_1_1x32_1_1CR8_8____unnamed255____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d36/structCPU_1_1x32_1_1CR8_8____unnamed255____">CPU::x32::CR8.__unnamed255__</a></td></tr>
<tr class="separator:d6/d36/structCPU_1_1x32_1_1CR8_8____unnamed255____"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d7/dfa/namespaceCPU"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></td></tr>
<tr class="memdesc:d7/dfa/namespaceCPU"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> related functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/d78/namespaceCPU_1_1x32"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html">CPU::x32</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a76d33fb74d7f612207a7d19a88b13200"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0">CPU::x32::CR0</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a76d33fb74d7f612207a7d19a88b13200">CPU::x32::CR0</a></td></tr>
<tr class="separator:a76d33fb74d7f612207a7d19a88b13200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a733a0cabeda2d2eb90054571219a7c"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2">CPU::x32::CR2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a1a733a0cabeda2d2eb90054571219a7c">CPU::x32::CR2</a></td></tr>
<tr class="separator:a1a733a0cabeda2d2eb90054571219a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be9d87e0b151e02c7baccb74e947e8e"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3">CPU::x32::CR3</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a8be9d87e0b151e02c7baccb74e947e8e">CPU::x32::CR3</a></td></tr>
<tr class="separator:a8be9d87e0b151e02c7baccb74e947e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fde054b1e1c11319746c939591d152e"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CPU::x32::CR4</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a3fde054b1e1c11319746c939591d152e">CPU::x32::CR4</a></td></tr>
<tr class="separator:a3fde054b1e1c11319746c939591d152e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3041651b6f3b6db605009a60655ab7e5"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8">CPU::x32::CR8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a3041651b6f3b6db605009a60655ab7e5">CPU::x32::CR8</a></td></tr>
<tr class="separator:a3041651b6f3b6db605009a60655ab7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="d3/d6a/unionCPU_1_1x32_1_1CR0" id="d3/d6a/unionCPU_1_1x32_1_1CR0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d3/d6a/unionCPU_1_1x32_1_1CR0">&#9670;&nbsp;</a></span>CPU::x32::CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00010">10</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa4735318f9da9a04ff761ae2f09c62e2"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#df/de1/structCPU_1_1x32_1_1CR0_8____unnamed227____">CR0</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aaa5eb5438260ef3f195768242d42860f"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d6/d3d/unionCPU_1_1x32_1_1CR2" id="d6/d3d/unionCPU_1_1x32_1_1CR2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d6/d3d/unionCPU_1_1x32_1_1CR2">&#9670;&nbsp;</a></span>CPU::x32::CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00046">46</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad8cc61546872e553a4ac009ef10623b8"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d6a/structCPU_1_1x32_1_1CR2_8____unnamed229____">CR2</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aab6e865e8801c859a95f3966e12cc954"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d9/dd8/unionCPU_1_1x32_1_1CR3" id="d9/dd8/unionCPU_1_1x32_1_1CR3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/dd8/unionCPU_1_1x32_1_1CR3">&#9670;&nbsp;</a></span>CPU::x32::CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00056">56</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae00294280c41fcf8079a7f7ab4801b66"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#db/d40/structCPU_1_1x32_1_1CR3_8____unnamed231____">CR3</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a991c86f695004c8f9bccf60282868866"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d9/d83/unionCPU_1_1x32_1_1CR4" id="d9/d83/unionCPU_1_1x32_1_1CR4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d83/unionCPU_1_1x32_1_1CR4">&#9670;&nbsp;</a></span>CPU::x32::CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00070">70</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afaac3b72677b0fd65b4674dd6876bc24"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d24/structCPU_1_1x32_1_1CR4_8____unnamed233____">CR4</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8afa6053662bebdc846018835e165693"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d0/d30/unionCPU_1_1x32_1_1CR8" id="d0/d30/unionCPU_1_1x32_1_1CR8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d0/d30/unionCPU_1_1x32_1_1CR8">&#9670;&nbsp;</a></span>CPU::x32::CR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::CR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00128">128</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad769b224fca8ed7511d21a02525aec58"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d6/d36/structCPU_1_1x32_1_1CR8_8____unnamed255____">CR8</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac47fe0f1ef1999b15e1cd6d9d73c6377"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="df/de1/structCPU_1_1x32_1_1CR0_8____unnamed227____" id="df/de1/structCPU_1_1x32_1_1CR0_8____unnamed227____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/de1/structCPU_1_1x32_1_1CR0_8____unnamed227____">&#9670;&nbsp;</a></span>CPU::x32::CR0.__unnamed227__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR0.__unnamed227__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00012">12</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a25ec916d56b8212e569dbf2e4e4b51d4"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
AM: 1</td>
<td class="fielddoc">
Alignment Mask. </td></tr>
<tr><td class="fieldtype">
<a id="a4170acd6af571e8d0d59fdad999cc605"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
CD: 1</td>
<td class="fielddoc">
Cache Disable. </td></tr>
<tr><td class="fieldtype">
<a id="ab95c3d50fa47443166f7d356eaed8006"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
EM: 1</td>
<td class="fielddoc">
Emulation. </td></tr>
<tr><td class="fieldtype">
<a id="aae41a6d38b78679b4675941ff0c0c92d"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ET: 1</td>
<td class="fielddoc">
Extension Type. </td></tr>
<tr><td class="fieldtype">
<a id="ac90a918b859bd1e56cf99af6246b128e"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
MP: 1</td>
<td class="fielddoc">
Monitor Coprocessor. </td></tr>
<tr><td class="fieldtype">
<a id="adc33066c3993e0d50896e533fd692ce0"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
NE: 1</td>
<td class="fielddoc">
Numeric Error. </td></tr>
<tr><td class="fieldtype">
<a id="a7f39ac71e81132daad44925b3bdfde5a"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
NW: 1</td>
<td class="fielddoc">
Not Write-through. </td></tr>
<tr><td class="fieldtype">
<a id="a3acf83834396fa1c878707132ead62b8"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PE: 1</td>
<td class="fielddoc">
Protection Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a49f38fe03598e4d63f4a0a8791c9c8b9"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PG: 1</td>
<td class="fielddoc">
Paging. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved0: 10</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved2: 10</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a6ba89ab41823af9b65ea5d233031b9f8"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
TS: 1</td>
<td class="fielddoc">
Task Switched. </td></tr>
<tr><td class="fieldtype">
<a id="a84aee62cd1bc3644a3a81a8352b36d4f"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
WP: 1</td>
<td class="fielddoc">
Write Protect. </td></tr>
</table>

</div>
</div>
<a name="d6/d6a/structCPU_1_1x32_1_1CR2_8____unnamed229____" id="d6/d6a/structCPU_1_1x32_1_1CR2_8____unnamed229____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d6/d6a/structCPU_1_1x32_1_1CR2_8____unnamed229____">&#9670;&nbsp;</a></span>CPU::x32::CR2.__unnamed229__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR2.__unnamed229__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00048">48</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3bdf404879d25f8d92b0cf7f0d56ff4a"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PFLA</td>
<td class="fielddoc">
Page Fault Linear Address. </td></tr>
</table>

</div>
</div>
<a name="db/d40/structCPU_1_1x32_1_1CR3_8____unnamed231____" id="db/d40/structCPU_1_1x32_1_1CR3_8____unnamed231____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#db/d40/structCPU_1_1x32_1_1CR3_8____unnamed231____">&#9670;&nbsp;</a></span>CPU::x32::CR3.__unnamed231__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR3.__unnamed231__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00058">58</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a64bd82be2f900e31c0c58b47fb919c28"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PCD: 1</td>
<td class="fielddoc">
Not used if bit 17 of <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CR4</a> is 1. </td></tr>
<tr><td class="fieldtype">
<a id="ab9b0a89c81249ad2e2e0784cf852e768"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PDBR</td>
<td class="fielddoc">
Base of PML4T/PML5T. </td></tr>
<tr><td class="fieldtype">
<a id="aa8ed3a0df35c06b217f95a9d52b23881"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PWT: 1</td>
<td class="fielddoc">
Not used if bit 17 of <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4">CR4</a> is 1. </td></tr>
</table>

</div>
</div>
<a name="d9/d24/structCPU_1_1x32_1_1CR4_8____unnamed233____" id="d9/d24/structCPU_1_1x32_1_1CR4_8____unnamed233____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d24/structCPU_1_1x32_1_1CR4_8____unnamed233____">&#9670;&nbsp;</a></span>CPU::x32::CR4.__unnamed233__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR4.__unnamed233__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00072">72</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7e706fb31ff4653c9554f30ff1ad542c"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
CET: 1</td>
<td class="fielddoc">
Control-flow Enforcement Technology. </td></tr>
<tr><td class="fieldtype">
<a id="a3a52f3c22ed6fcde5bf696a6c02c9e73"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
DE: 1</td>
<td class="fielddoc">
Debugging Extensions. </td></tr>
<tr><td class="fieldtype">
<a id="af3a69264228a8d0b970ea1595026c80e"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
FSGSBASE: 1</td>
<td class="fielddoc">
FSGSBASE Enable. </td></tr>
<tr><td class="fieldtype">
<a id="ab48edc4ffc45eda1c6c9ea827721e169"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
LA57: 1</td>
<td class="fielddoc">
Linear Address 57bit. </td></tr>
<tr><td class="fieldtype">
<a id="aff3da9fa37305280824b8a9e11299b56"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
MCE: 1</td>
<td class="fielddoc">
Machine Check Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a631fdcf62e2e890497aabeeb775a4c41"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
OSFXSR: 1</td>
<td class="fielddoc">
Operating System Support. </td></tr>
<tr><td class="fieldtype">
<a id="ae115e792596fba2a56a532bd71ec06ad"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
OSXMMEXCPT: 1</td>
<td class="fielddoc">
Operating System Support. </td></tr>
<tr><td class="fieldtype">
<a id="a63b0727cb48c60da1a4f12f995db8dd0"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
OSXSAVE: 1</td>
<td class="fielddoc">
XSAVE and Processor Extended States Enable. </td></tr>
<tr><td class="fieldtype">
<a id="abb156e28d38e80191e14b4d6525c844b"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PAE: 1</td>
<td class="fielddoc">
Physical Address Extension. </td></tr>
<tr><td class="fieldtype">
<a id="a6891a4ae8ff81fd08395533d5ab9a15a"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PCE: 1</td>
<td class="fielddoc">
Performance Monitoring Counter. </td></tr>
<tr><td class="fieldtype">
<a id="ab832352c211f9c93bfb26dd1d534794c"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PCIDE: 1</td>
<td class="fielddoc">
PCID Enable. </td></tr>
<tr><td class="fieldtype">
<a id="aeab15251d3e7452fb90874a2f4211b29"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PGE: 1</td>
<td class="fielddoc">
Page Global Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a5e4196cd2b8b94d993454cc4387194ed"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PKE: 1</td>
<td class="fielddoc">
Protection-Key Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a49cd882f445a1d2bbde015de2ed841e3"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PKS: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6f0862d55fca52dbe032fa0b99e9c6b5"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PSE: 1</td>
<td class="fielddoc">
Page Size Extensions. </td></tr>
<tr><td class="fieldtype">
<a id="a95fc30aa06794a50cedca64c3f933610"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PVI: 1</td>
<td class="fielddoc">
Protected-Mode Virtual <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a440fdd694a615f490e6a5d0435016ced"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
SMAP: 1</td>
<td class="fielddoc">
<a class="el" href="../../d6/de5/namespaceSMAP.html">SMAP</a> Enable. </td></tr>
<tr><td class="fieldtype">
<a id="ae49f486b310ae843b4a6a08aa38df9a9"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
SMEP: 1</td>
<td class="fielddoc">
SMEP Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a28973407895f13fd325525ed987515af"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
SMXE: 1</td>
<td class="fielddoc">
SMX Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a167666837b80a00e45923b2137eefbce"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
TSD: 1</td>
<td class="fielddoc">
<a class="el" href="../../d3/d56/namespaceTime.html">Time</a> Stamp Disable. </td></tr>
<tr><td class="fieldtype">
<a id="a200dfb2dcaf6d7c4c2b2390c202cccc3"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
UMIP: 1</td>
<td class="fielddoc">
User-Mode Instruction Prevention. </td></tr>
<tr><td class="fieldtype">
<a id="a5b382b19324e0a71d404284d5c312804"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
VME: 1</td>
<td class="fielddoc">
Virtual-8086 Mode Extensions. </td></tr>
<tr><td class="fieldtype">
<a id="ace4cbb42b611af13fab5dc8f9303fd14"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
VMXE: 1</td>
<td class="fielddoc">
VMX Enable. </td></tr>
</table>

</div>
</div>
<a name="d6/d36/structCPU_1_1x32_1_1CR8_8____unnamed255____" id="d6/d36/structCPU_1_1x32_1_1CR8_8____unnamed255____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d6/d36/structCPU_1_1x32_1_1CR8_8____unnamed255____">&#9670;&nbsp;</a></span>CPU::x32::CR8.__unnamed255__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::CR8.__unnamed255__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html#l00130">130</a> of file <a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cr.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aafec6abed17f07d98bb4ec07dc071c96"></a><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
TPL: 1</td>
<td class="fielddoc">
Task Priority Level. </td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_52bed8acfaac088d5968cb2c84d7645d.html">Kernel</a></li><li class="navelem"><a class="el" href="../../dir_2c335c1ccbf6ef7c89cc08c9ed88be2e.html">include</a></li><li class="navelem"><a class="el" href="../../dir_a1d90b661877d34cc639acf3578e068f.html">cpu</a></li><li class="navelem"><a class="el" href="../../dir_4e86b961e35f6d50eec768b7c3e65350.html">x86</a></li><li class="navelem"><a class="el" href="../../dir_14b25a93c7438d145672790a55a58a1e.html">x32</a></li><li class="navelem"><a class="el" href="../../df/da5/x32_2cr_8hpp.html">cr.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
