INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/SYNTH/Zedboard/Zedboard.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/Execute/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/alu.v:24]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/alu.v:25]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/alu.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/Execute/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/comp.v:25]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/comp.v:26]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/comp.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decode
INFO: [VRFC 10-2458] undeclared symbol must_jump, assumed default net type wire [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:173]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:28]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:29]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:30]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:35]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:36]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:37]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:38]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:39]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:43]
WARNING: [VRFC 10-3380] identifier 'inst_funct3' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:67]
WARNING: [VRFC 10-3380] identifier 'inst_funct3' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/instruction_decode.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/instruction_decode/obuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:31]
WARNING: [VRFC 10-3380] identifier 'DWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:32]
WARNING: [VRFC 10-3380] identifier 'DWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/ram.v:34]
INFO: [VRFC 10-311] analyzing module bytewrite_ram_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/reg_rw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_rw
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:26]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/RegisterFile/register_file.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/Fetch/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/rom.v:29]
WARNING: [VRFC 10-3380] identifier 'DWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/rom.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/StateMachine/statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_core
WARNING: [VRFC 10-3676] redeclaration of ansi port 'inst_data' is not allowed [/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'inst_addr' is not allowed [/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v:53]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v:29]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v:30]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v:33]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v:34]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/_top/top_core.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_execute
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:33]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:34]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:35]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:38]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:41]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:42]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:45]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Execute/top_execute.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fetch
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:38]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:40]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:43]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:45]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:46]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/Fetch/top_fetch.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_memoryaccess
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:30]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:35]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:36]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:37]
WARNING: [VRFC 10-3380] identifier 'AWIDTH' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:39]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:40]
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:43]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:46]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:47]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/SYNTH/Zedboard/top_zedboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_zedboard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
WARNING: [VRFC 10-3380] identifier 'OPLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:29]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:31]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:32]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:33]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:36]
WARNING: [VRFC 10-3380] identifier 'XLEN' is used before its declaration [/home/aokim/RockWave/HDL_SRC/CORE/WriteBack/writeback.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aokim/RockWave/HDL_SIM/CORE/_top/top_zedboard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_zedboard_tb
