
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075207395                       # Number of ticks simulated
final_tick                               400571921793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182688                       # Simulator instruction rate (inst/s)
host_op_rate                                   239200                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33517                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377828                       # Number of bytes of host memory used
host_seconds                                 32079.94                       # Real time elapsed on the host
sim_insts                                  5860617579                       # Number of instructions simulated
sim_ops                                    7673531292                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        25728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        20224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        25984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               172544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           16256                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52608                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          201                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          158                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          157                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          203                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1348                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             411                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  411                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24047454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23928407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18809394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18690348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     24166500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               160475087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15118944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48928235                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48928235                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48928235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24047454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23928407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18809394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18690348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     24166500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              209403322                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86433                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2011492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         49616                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2344737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2099931     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11230      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23875      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25128      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21391      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11493      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17591      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116274      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2344737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        70484                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244143                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1997089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13866                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43647                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6710376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6710376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298829                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       431236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2344737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1763289     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245344     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122564      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86388      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69333      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28881      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18198      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2344737                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           889     36.52%     49.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1235     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141492     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20236      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123084      9.07%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72007      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5061475                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1617232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10952                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439962                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25014                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337090                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.518566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335040                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767699                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.517736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209526                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22032                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2306123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533554                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1794121     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257187     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93922      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44957      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42310      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22084      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16497      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8462      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26583      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2306123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719495                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6016486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861091                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          196662                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       176987                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12038                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        77322                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           68361                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10670                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          521                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2059922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1234356                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             196662                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        79031                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               243538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          38078                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        105886                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           119881                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        11907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2435122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.595677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.922863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2191584     90.00%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8513      0.35%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18099      0.74%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7160      0.29%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           39750      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           35528      1.46%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6864      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14461      0.59%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          113163      4.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2435122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076272                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.478723                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2047861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       118366                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           242527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          764                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         25598                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17537                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1447501                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1101                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         25598                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2050621                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98507                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        12521                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           240610                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7259                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1445412                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2736                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1706974                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6802121                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6802121                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1478353                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          228602                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          168                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            20462                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       336466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       169000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8340                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1440160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1373897                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          981                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       130971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       319139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2435122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.564200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.360718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1946476     79.93%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       146130      6.00%     85.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       120444      4.95%     90.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        52258      2.15%     93.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66122      2.72%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        63097      2.59%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        35822      1.47%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2984      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1789      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2435122                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3487     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         26610     86.13%     97.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          798      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       867606     63.15%     63.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12078      0.88%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       325704     23.71%     87.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       168427     12.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1373897                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532841                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              30895                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022487                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5214792                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1571346                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1360455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1404792                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2525                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        16265                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1511                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         25598                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          94688                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1800                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1440328                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       336466                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       169000                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        13821                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1362981                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       324552                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        10916                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              492940                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          178399                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            168388                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.528608                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1360571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1360455                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           736788                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1459185                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.527628                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.504931                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1095574                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1287724                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       152741                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12090                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2409524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534431                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.356374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1941792     80.59%     80.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       171298      7.11%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        80062      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        79129      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21402      0.89%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        91365      3.79%     98.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7141      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5044      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12291      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2409524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1095574                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1287724                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                487683                       # Number of memory references committed
system.switch_cpus1.commit.loads               320194                       # Number of loads committed
system.switch_cpus1.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            170158                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1145177                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12560                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12291                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3837698                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2906552                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 143314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1095574                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1287724                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1095574                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.353502                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.353502                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.424899                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.424899                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6727007                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1586733                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1712368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          204352                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       167372                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21668                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82788                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77644                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20708                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          953                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1952908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1167269                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             204352                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98352                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               255152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62373                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         98468                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           121822                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2346887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.608940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.960772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2091735     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           27073      1.15%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           31483      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17239      0.73%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           19661      0.84%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11281      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7497      0.32%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20017      0.85%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          120901      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2346887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.079254                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.452704                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1936949                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       115012                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           252912                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2002                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40007                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33192                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          353                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1424566                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40007                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1940394                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          17669                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        88498                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           251507                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8807                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1422730                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1823                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1979783                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6623862                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6623862                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1658492                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          321291                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          373                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25860                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       136700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1763                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16033                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1418917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1331808                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1948                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       196316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       458087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2346887                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567479                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1787256     76.15%     76.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       224092      9.55%     85.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121175      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        83717      3.57%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        73426      3.13%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        37556      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         9308      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5973      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4384      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2346887                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            332     10.79%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1422     46.20%     56.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1324     43.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1115094     83.73%     83.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20830      1.56%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          162      0.01%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       123185      9.25%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        72537      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1331808                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516518                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3078                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002311                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5015529                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1615643                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1307290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1334886                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3274                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        26980                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2264                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40007                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          13737                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1054                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1419291                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       136700                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73250                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          211                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24505                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1310139                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       115102                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21669                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              187599                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          182477                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             72497                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508114                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1307371                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1307290                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           778120                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2040260                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507009                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381383                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       973789                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1194476                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       224825                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21639                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2306880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.517789                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.335346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1818779     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       226474      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        95173      4.13%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        56398      2.44%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        39422      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        25560      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13514      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10590      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        20970      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2306880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       973789                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1194476                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                180706                       # Number of memory references committed
system.switch_cpus2.commit.loads               109720                       # Number of loads committed
system.switch_cpus2.commit.membars                162                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            170892                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1076916                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24291                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        20970                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3705211                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2878611                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 231549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             973789                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1194476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       973789                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.647838                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.647838                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.377667                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.377667                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5908195                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1817587                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1327442                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           324                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          196348                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       176658                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        12177                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        75587                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           68242                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10720                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          532                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2060610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1234065                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             196348                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        78962                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               243464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          38418                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         98308                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           120063                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        12053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2428356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.597312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.925331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2184892     89.97%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8454      0.35%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18087      0.74%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7171      0.30%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           39745      1.64%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35511      1.46%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6817      0.28%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14523      0.60%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          113156      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2428356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076150                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.478610                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2048989                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       110348                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           242457                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          760                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         25796                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17539                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1447470                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1101                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         25796                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2051724                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          90848                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        12259                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           240552                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7171                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1445373                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2574                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         2806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          120                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1707825                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6802816                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6802816                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1477168                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          230567                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          168                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            20332                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       336167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       168834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1598                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8340                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1440069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1374043                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          932                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       131119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       318647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2428356                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.565833                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.361805                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1939210     79.86%     79.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       146408      6.03%     85.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       120950      4.98%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        52090      2.15%     93.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66105      2.72%     95.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        63000      2.59%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        35864      1.48%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2971      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1758      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2428356                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3502     11.36%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         26539     86.06%     97.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          797      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       868292     63.19%     63.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        12088      0.88%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     64.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       325315     23.68%     87.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       168266     12.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1374043                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532898                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30838                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022443                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5208212                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1571403                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1360452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1404881                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2487                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        16369                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1541                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         25796                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          87242                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1730                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1440237                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       336167                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       168834                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        13992                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1362925                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       324112                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        11118                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              492333                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          178337                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            168221                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.528586                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1360550                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1360452                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           736924                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1460171                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.527627                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.504683                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1094505                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1286535                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       153731                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        12232                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2402560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535485                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.357075                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1934907     80.54%     80.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       171394      7.13%     87.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        80202      3.34%     91.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        79116      3.29%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        21324      0.89%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        91176      3.79%     98.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7135      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5045      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        12261      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2402560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1094505                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1286535                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                487082                       # Number of memory references committed
system.switch_cpus3.commit.loads               319789                       # Number of loads committed
system.switch_cpus3.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            169983                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1144158                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12558                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        12261                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3830565                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2906411                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 150080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1094505                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1286535                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1094505                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.355801                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.355801                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.424484                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.424484                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6725979                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1587531                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1711505                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          192746                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       170897                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        16798                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       125102                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          119971                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           11825                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1998944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1091394                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             192746                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       131796                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               242257                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          54614                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         49674                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           122225                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        16387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2328602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.529411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.783069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2086345     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           36048      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18982      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           35060      1.51%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           32382      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5233      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9061      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           93724      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2328602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074753                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.423278                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1947687                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       101618                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           241642                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          276                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37378                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1228771                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37378                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1953544                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          68200                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        17069                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           236878                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        15532                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1226149                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           997                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        13712                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1616973                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5565543                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5565543                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1286221                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          330726                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            29304                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       213890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        36662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          198                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1217997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1131751                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       234231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       492788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2328602                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486022                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.103799                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1832052     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       162877      6.99%     85.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       158396      6.80%     92.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        95426      4.10%     96.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        50501      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        13271      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        15410      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          367      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2328602                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2067     58.06%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           830     23.31%     81.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          663     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       892574     78.87%     78.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9230      0.82%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       193585     17.10%     96.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        36279      3.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1131751                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.438929                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3560                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003146                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4596759                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1452401                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1101159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1135311                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        45743                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37378                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          43471                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1888                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1218162                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       213890                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        36662                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        17743                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1115201                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       190302                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        16550                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              226574                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          168901                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             36272                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.432511                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1101545                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1101159                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           665797                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1477094                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.427065                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.450748                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       867545                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       981566                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       236633                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        16532                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2291224                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.428402                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.294770                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1923476     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       145993      6.37%     90.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        92606      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        28906      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        47736      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         9769      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6262      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5526      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        30950      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2291224                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       867545                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        981566                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                203704                       # Number of memory references committed
system.switch_cpus4.commit.loads               168140                       # Number of loads committed
system.switch_cpus4.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            150514                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           858753                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        12654                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        30950                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3478473                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2473821                       # The number of ROB writes
system.switch_cpus4.timesIdled                  44557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 249834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             867545                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               981566                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       867545                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.972106                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.972106                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.336462                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.336462                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5169834                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1443200                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1290141                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          192571                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       170722                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        16791                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       124928                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          119797                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           11825                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1996767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1090361                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             192571                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       131622                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               242018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          54579                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         50386                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122098                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2326870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.529361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.783065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2084852     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           35990      1.55%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18976      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           35005      1.50%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           32329      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5232      0.22%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9060      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           93659      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2326870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074685                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.422877                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1945329                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       102512                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           241401                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          277                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37350                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1227731                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37350                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1951199                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          66704                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        19417                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           236635                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15564                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1225129                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1001                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        13745                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1615776                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5561119                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5561119                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1285253                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          330507                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            29347                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       213584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        36662                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          199                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1216973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1130794                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       233988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       492411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2326870                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.485972                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.103853                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1830761     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       162816      7.00%     85.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       158124      6.80%     92.47% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        95336      4.10%     96.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        50487      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        13272      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15406      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          366      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2326870                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2069     58.07%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           831     23.32%     81.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          663     18.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       891902     78.87%     78.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9230      0.82%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       193300     17.09%     96.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        36279      3.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1130794                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.438558                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3563                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003151                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4593116                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1451134                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1100224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1134357                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        45684                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37350                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          41865                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1892                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1217138                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       213584                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        36662                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10054                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        17736                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1114246                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       190018                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        16548                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              226290                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          168744                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             36272                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.432140                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1100609                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1100224                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           665207                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1476281                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.426702                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.450596                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       866726                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       980747                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       236436                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16525                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2289520                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428364                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294600                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1922014     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       145935      6.37%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        92529      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        28897      1.26%     95.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        47688      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         9766      0.43%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6261      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5525      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        30905      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2289520                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       866726                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        980747                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                203461                       # Number of memory references committed
system.switch_cpus5.commit.loads               167897                       # Number of loads committed
system.switch_cpus5.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150377                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           858071                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12654                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        30905                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3475798                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2471752                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 251566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             866726                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               980747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       866726                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.974915                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.974915                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.336144                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.336144                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5165198                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1442095                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1288846                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204275                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       167309                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21666                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82732                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77612                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20702                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          953                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1951931                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1166519                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204275                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98314                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               255026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          62369                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        103173                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           121769                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2350487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2095461     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27068      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           31476      1.34%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17237      0.73%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19644      0.84%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11277      0.48%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7494      0.32%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20010      0.85%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          120820      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2350487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.079224                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.452413                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1935987                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       119702                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           252786                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2002                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40005                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33180                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          353                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1423738                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40005                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1939431                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          18452                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        92411                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251383                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8800                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1421902                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1820                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4313                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1978451                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6619951                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6619951                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1657162                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          321288                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          372                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            25844                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1763                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16030                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1418089                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1330981                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1948                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       196314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       458084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2350487                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566258                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259379                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1791247     76.21%     76.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       223866      9.52%     85.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       121148      5.15%     90.89% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        83663      3.56%     94.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        73371      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        37538      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9302      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5972      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4380      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2350487                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            330     10.74%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.74% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1422     46.29%     57.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1320     42.97%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1114340     83.72%     83.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20826      1.56%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123158      9.25%     94.55% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72496      5.45%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1330981                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.516197                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3072                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002308                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5017468                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1614813                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1306463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1334053                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3274                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        26980                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2264                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40005                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          14516                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1054                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1418463                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136673                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73209                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          211                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24503                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1309312                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       115075                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21668                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              187531                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          182400                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             72456                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507793                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1306544                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1306463                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           777554                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2038909                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506688                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381358                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       973040                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1193649                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       224823                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21637                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2310482                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.516623                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.334109                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1822770     78.89%     78.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       226225      9.79%     88.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        95151      4.12%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        56370      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        39367      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25551      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13509      0.58%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10577      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20962      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2310482                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       973040                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1193649                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                180638                       # Number of memory references committed
system.switch_cpus6.commit.loads               109693                       # Number of loads committed
system.switch_cpus6.commit.membars                162                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            170815                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1076145                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24280                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20962                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3707992                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2876952                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 227949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             973040                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1193649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       973040                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.649877                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.649877                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377376                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377376                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5904422                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1816263                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1326624                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           324                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          196208                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       176574                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        12138                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        78184                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           68327                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10705                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          535                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2061252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1232825                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             196208                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        79032                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               243110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          38277                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        103877                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           119984                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        12010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2434116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.595151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.922177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2191006     90.01%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8434      0.35%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18011      0.74%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            7082      0.29%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           39760      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           35469      1.46%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6838      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14576      0.60%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          112940      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2434116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076096                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.478129                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2049035                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       116477                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           242152                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          748                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         25698                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        17497                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          179                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1445848                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1109                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         25698                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2051800                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          95812                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        13373                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           240215                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7212                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1444075                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2646                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         2841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1705866                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6796356                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6796356                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1477054                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          228780                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20513                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       336108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       168787                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1584                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8325                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1439187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1372295                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          999                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       131600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       322441                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2434116                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.563776                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.359487                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1944919     79.90%     79.90% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       147295      6.05%     85.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       120564      4.95%     90.91% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        52009      2.14%     93.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        65930      2.71%     95.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        62767      2.58%     98.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        35881      1.47%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3004      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1747      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2434116                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3516     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         26477     86.00%     97.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          795      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       866664     63.15%     63.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        12059      0.88%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       325297     23.70%     87.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       168193     12.26%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1372295                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532220                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              30788                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022435                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5210492                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1571006                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1358853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1403083                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2372                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        16322                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1493                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         25698                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          91998                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1825                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1439358                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       336108                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       168787                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        13860                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1361354                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       324046                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        10940                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              492207                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          178087                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            168161                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527977                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1358966                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1358853                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           735529                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1457671                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.527007                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.504592                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1094414                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1286444                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       153039                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        12187                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2408418                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534145                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355642                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1940455     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       171869      7.14%     87.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        80347      3.34%     91.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        78800      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        21426      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        91056      3.78%     98.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7081      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5061      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        12323      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2408418                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1094414                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1286444                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                487070                       # Number of memory references committed
system.switch_cpus7.commit.loads               319777                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            169949                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1144101                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12558                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        12323                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3835578                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2904703                       # The number of ROB writes
system.switch_cpus7.timesIdled                  46125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 144320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1094414                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1286444                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1094414                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.355997                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.355997                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.424449                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.424449                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6718906                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1585318                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1710126                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l20.replacements                           107                       # number of replacements
system.l20.tagsinuse                      4094.651504                       # Cycle average of tags in use
system.l20.total_refs                          193957                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.022884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    21.730390                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    41.418519                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3941.479713                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010112                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.962275                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          318                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l20.Writeback_hits::total                  105                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          321                       # number of demand (read+write) hits
system.l20.demand_hits::total                     323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          321                       # number of overall hits
system.l20.overall_hits::total                    323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           80                       # number of demand (read+write) misses
system.l20.demand_misses::total                   107                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           80                       # number of overall misses
system.l20.overall_misses::total                  107                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36273979                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41565922                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       77839901                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36273979                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41565922                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        77839901                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36273979                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41565922                       # number of overall miss cycles
system.l20.overall_miss_latency::total       77839901                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.201005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519574.025000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 727475.710280                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519574.025000                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 727475.710280                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519574.025000                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 727475.710280                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  57                       # number of writebacks
system.l20.writebacks::total                       57                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           80                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           80                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           80                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     35819979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     70151975                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     35819979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     70151975                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     35819979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     70151975                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447749.737500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 655625.934579                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447749.737500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 655625.934579                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447749.737500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 655625.934579                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           216                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          225557                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4312                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.309137                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.352931                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    88.286635                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3982.360434                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003260                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.021554                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.972256                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          540                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    540                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             218                       # number of Writeback hits
system.l21.Writeback_hits::total                  218                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          540                       # number of demand (read+write) hits
system.l21.demand_hits::total                     540                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          540                       # number of overall hits
system.l21.overall_hits::total                    540                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          202                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  216                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          202                       # number of demand (read+write) misses
system.l21.demand_misses::total                   216                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          202                       # number of overall misses
system.l21.overall_misses::total                  216                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5898952                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    104043101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      109942053                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5898952                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    104043101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       109942053                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5898952                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    104043101                       # number of overall miss cycles
system.l21.overall_miss_latency::total      109942053                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          742                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                756                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          218                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              218                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          742                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 756                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          742                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                756                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.272237                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.285714                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.272237                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.285714                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.272237                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.285714                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 421353.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 515064.856436                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 508990.986111                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 421353.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 515064.856436                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 508990.986111                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 421353.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 515064.856436                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 508990.986111                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  48                       # number of writebacks
system.l21.writebacks::total                       48                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          202                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             216                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          202                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              216                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          202                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             216                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4887002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     89464881                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     94351883                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4887002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     89464881                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     94351883                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4887002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     89464881                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     94351883                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272237                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.272237                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.285714                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.272237                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.285714                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 349071.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 442895.450495                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 436814.273148                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 349071.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 442895.450495                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 436814.273148                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 349071.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 442895.450495                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 436814.273148                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           125                       # number of replacements
system.l22.tagsinuse                      4095.234898                       # Cycle average of tags in use
system.l22.total_refs                          261223                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l22.avg_refs                         61.886520                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          258.521730                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.757455                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    46.287361                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3776.668352                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.063116                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003359                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.011301                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.922038                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999813                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          381                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    381                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             228                       # number of Writeback hits
system.l22.Writeback_hits::total                  228                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          381                       # number of demand (read+write) hits
system.l22.demand_hits::total                     381                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          381                       # number of overall hits
system.l22.overall_hits::total                    381                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          110                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          110                       # number of demand (read+write) misses
system.l22.demand_misses::total                   124                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          110                       # number of overall misses
system.l22.overall_misses::total                  124                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6407177                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     57196135                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       63603312                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6407177                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     57196135                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        63603312                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6407177                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     57196135                       # number of overall miss cycles
system.l22.overall_miss_latency::total       63603312                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          491                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                505                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          228                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              228                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          491                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 505                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          491                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                505                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.224033                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.245545                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.224033                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.245545                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.224033                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.245545                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 457655.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 519964.863636                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512929.935484                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 457655.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 519964.863636                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512929.935484                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 457655.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 519964.863636                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512929.935484                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  80                       # number of writebacks
system.l22.writebacks::total                       80                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          110                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          110                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          110                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5401977                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     49298135                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     54700112                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5401977                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     49298135                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     54700112                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5401977                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     49298135                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     54700112                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.224033                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.245545                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.224033                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.245545                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.224033                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.245545                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 385855.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 448164.863636                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441129.935484                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 385855.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 448164.863636                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441129.935484                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 385855.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 448164.863636                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441129.935484                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           215                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          225552                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4311                       # Sample count of references to valid blocks.
system.l23.avg_refs                         52.320111                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.356039                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    88.650015                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3981.993946                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003261                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.021643                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.972166                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          535                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    535                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             218                       # number of Writeback hits
system.l23.Writeback_hits::total                  218                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          535                       # number of demand (read+write) hits
system.l23.demand_hits::total                     535                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          535                       # number of overall hits
system.l23.overall_hits::total                    535                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          203                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  217                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          203                       # number of demand (read+write) misses
system.l23.demand_misses::total                   217                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          203                       # number of overall misses
system.l23.overall_misses::total                  217                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5504980                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    104080222                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      109585202                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5504980                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    104080222                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       109585202                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5504980                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    104080222                       # number of overall miss cycles
system.l23.overall_miss_latency::total      109585202                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          738                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                752                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          218                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              218                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          738                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 752                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          738                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                752                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.275068                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.288564                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.275068                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.288564                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.275068                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.288564                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 393212.857143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 512710.453202                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 505000.930876                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 393212.857143                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 512710.453202                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 505000.930876                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 393212.857143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 512710.453202                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 505000.930876                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  49                       # number of writebacks
system.l23.writebacks::total                       49                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          203                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             217                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          203                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              217                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          203                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             217                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4499044                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     89638579                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     94137623                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4499044                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     89638579                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     94137623                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4499044                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     89638579                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     94137623                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.275068                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.288564                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.275068                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.288564                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.275068                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.288564                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 321360.285714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 441569.354680                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 433813.930876                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 321360.285714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 441569.354680                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 433813.930876                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 321360.285714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 441569.354680                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 433813.930876                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           173                       # number of replacements
system.l24.tagsinuse                             4096                       # Cycle average of tags in use
system.l24.total_refs                           75602                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4269                       # Sample count of references to valid blocks.
system.l24.avg_refs                         17.709534                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.951406                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    76.863876                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3926.184718                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003406                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.018766                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.958541                       # Average percentage of cache occupancy
system.l24.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          344                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l24.Writeback_hits::total                   70                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          344                       # number of demand (read+write) hits
system.l24.demand_hits::total                     344                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          344                       # number of overall hits
system.l24.overall_hits::total                    344                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          158                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          158                       # number of demand (read+write) misses
system.l24.demand_misses::total                   173                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          158                       # number of overall misses
system.l24.overall_misses::total                  173                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6269135                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     68036836                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       74305971                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6269135                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     68036836                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        74305971                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6269135                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     68036836                       # number of overall miss cycles
system.l24.overall_miss_latency::total       74305971                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           15                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          502                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                517                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           15                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          502                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 517                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           15                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          502                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                517                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.314741                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.334623                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.314741                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.334623                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.314741                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.334623                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 417942.333333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 430612.886076                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 429514.283237                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 417942.333333                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 430612.886076                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 429514.283237                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 417942.333333                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 430612.886076                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 429514.283237                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  24                       # number of writebacks
system.l24.writebacks::total                       24                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          158                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          158                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              173                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          158                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             173                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5192111                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     56688068                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     61880179                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5192111                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     56688068                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     61880179                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5192111                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     56688068                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     61880179                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.314741                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.334623                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.314741                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.334623                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.314741                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.334623                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 346140.733333                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 358785.240506                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 357688.895954                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 346140.733333                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 358785.240506                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 357688.895954                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 346140.733333                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 358785.240506                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 357688.895954                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           172                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                           75602                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.713683                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.947575                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    76.642155                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3926.410269                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003405                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.018711                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.958596                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          344                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l25.Writeback_hits::total                   70                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          344                       # number of demand (read+write) hits
system.l25.demand_hits::total                     344                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          344                       # number of overall hits
system.l25.overall_hits::total                    344                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           15                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          157                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           15                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          157                       # number of demand (read+write) misses
system.l25.demand_misses::total                   172                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           15                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          157                       # number of overall misses
system.l25.overall_misses::total                  172                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      6791215                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     67431672                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       74222887                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      6791215                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     67431672                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        74222887                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      6791215                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     67431672                       # number of overall miss cycles
system.l25.overall_miss_latency::total       74222887                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           15                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          501                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                516                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           15                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          501                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 516                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           15                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          501                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                516                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.313373                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.313373                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.333333                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.313373                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.333333                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 452747.666667                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 429501.095541                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 431528.412791                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 452747.666667                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 429501.095541                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 431528.412791                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 452747.666667                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 429501.095541                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 431528.412791                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  24                       # number of writebacks
system.l25.writebacks::total                       24                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          157                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          157                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          157                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      5713856                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     56155304                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     61869160                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      5713856                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     56155304                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     61869160                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      5713856                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     56155304                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     61869160                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.313373                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.313373                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.333333                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.313373                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 380923.733333                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 357677.095541                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 359704.418605                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 380923.733333                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 357677.095541                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 359704.418605                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 380923.733333                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 357677.095541                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 359704.418605                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           125                       # number of replacements
system.l26.tagsinuse                      4095.234669                       # Cycle average of tags in use
system.l26.total_refs                          261223                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.886520                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          258.530254                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.754479                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    46.216614                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3776.733322                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.063118                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003358                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.011283                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.922054                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999813                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          381                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    381                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             228                       # number of Writeback hits
system.l26.Writeback_hits::total                  228                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          381                       # number of demand (read+write) hits
system.l26.demand_hits::total                     381                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          381                       # number of overall hits
system.l26.overall_hits::total                    381                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          110                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          110                       # number of demand (read+write) misses
system.l26.demand_misses::total                   124                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          110                       # number of overall misses
system.l26.overall_misses::total                  124                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6505078                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     56528938                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       63034016                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6505078                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     56528938                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        63034016                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6505078                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     56528938                       # number of overall miss cycles
system.l26.overall_miss_latency::total       63034016                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          491                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                505                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          228                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              228                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          491                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 505                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          491                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                505                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.224033                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.245545                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.224033                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.245545                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.224033                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.245545                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 513899.436364                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 508338.838710                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 513899.436364                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 508338.838710                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 513899.436364                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 508338.838710                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  80                       # number of writebacks
system.l26.writebacks::total                       80                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          110                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          110                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          110                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     48627319                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     54126697                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     48627319                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     54126697                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     48627319                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     54126697                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.224033                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.245545                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.224033                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.245545                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.224033                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.245545                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 442066.536364                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 436505.620968                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 442066.536364                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 436505.620968                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 442066.536364                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 436505.620968                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           217                       # number of replacements
system.l27.tagsinuse                             4096                       # Cycle average of tags in use
system.l27.total_refs                          225554                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4313                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.296313                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.304254                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    90.173963                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3980.521782                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003248                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.022015                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.971807                       # Average percentage of cache occupancy
system.l27.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          536                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    536                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             219                       # number of Writeback hits
system.l27.Writeback_hits::total                  219                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          536                       # number of demand (read+write) hits
system.l27.demand_hits::total                     536                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          536                       # number of overall hits
system.l27.overall_hits::total                    536                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          204                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  218                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          204                       # number of demand (read+write) misses
system.l27.demand_misses::total                   218                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          204                       # number of overall misses
system.l27.overall_misses::total                  218                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6080515                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    106849940                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      112930455                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6080515                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    106849940                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       112930455                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6080515                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    106849940                       # number of overall miss cycles
system.l27.overall_miss_latency::total      112930455                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          740                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                754                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          219                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              219                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          740                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 754                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          740                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                754                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.275676                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.289125                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.275676                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.289125                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.275676                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.289125                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 434322.500000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 523774.215686                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 518029.610092                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 434322.500000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 523774.215686                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 518029.610092                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 434322.500000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 523774.215686                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 518029.610092                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  49                       # number of writebacks
system.l27.writebacks::total                       49                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          204                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             218                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          204                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              218                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          204                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             218                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5073607                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     92265303                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     97338910                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5073607                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     92265303                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     97338910                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5073607                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     92265303                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     97338910                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.275676                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.289125                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.275676                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.289125                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.275676                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.289125                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 362400.500000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 452280.897059                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 446508.761468                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 362400.500000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 452280.897059                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 446508.761468                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 362400.500000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 452280.897059                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 446508.761468                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.982151                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488357.930556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    22.982151                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798048                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124433                       # number of overall hits
system.cpu0.icache.overall_hits::total         124433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42091395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42091395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.721461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   142.990262                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   113.009738                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.558556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.441444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    235047635                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    235047635                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    236314241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236314241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    236314241                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236314241                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186693.911835                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186693.911835                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185344.502745                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185344.502745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185344.502745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185344.502745                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     62908600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62908600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     63100900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     63100900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     63100900                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     63100900                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158061.809045                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 158061.809045                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               556.351990                       # Cycle average of tags in use
system.cpu1.icache.total_refs               769304578                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1381157.231598                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.351990                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021397                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.870192                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891590                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       119861                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         119861                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       119861                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          119861                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       119861                       # number of overall hits
system.cpu1.icache.overall_hits::total         119861                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7979636                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7979636                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7979636                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7979636                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7979636                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7979636                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       119881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       119881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       119881                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       119881                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       119881                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       119881                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000167                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000167                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 398981.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 398981.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 398981.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 398981.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 398981.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 398981.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6015152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6015152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6015152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6015152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6015152                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6015152                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 429653.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 429653.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   742                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289553040                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   998                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              290133.306613                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   100.740518                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   155.259482                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.393518                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.606482                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       306267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         306267                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       167325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        167325                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           83                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           82                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       473592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          473592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       473592                       # number of overall hits
system.cpu1.dcache.overall_hits::total         473592                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2625                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2625                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2625                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2625                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2625                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2625                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    551037650                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    551037650                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    551037650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    551037650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    551037650                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    551037650                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       308892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       308892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       167325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       167325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       476217                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       476217                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       476217                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       476217                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008498                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005512                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 209919.104762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 209919.104762                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 209919.104762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 209919.104762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 209919.104762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 209919.104762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          218                       # number of writebacks
system.cpu1.dcache.writebacks::total              218                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1883                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1883                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1883                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          742                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          742                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          742                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    142923824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    142923824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    142923824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    142923824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    142923824                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    142923824                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001558                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001558                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001558                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001558                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 192619.708895                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 192619.708895                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.756520                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750705533                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1513519.219758                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.756520                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022046                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794482                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121803                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121803                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121803                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121803                       # number of overall hits
system.cpu2.icache.overall_hits::total         121803                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7961269                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7961269                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7961269                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7961269                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7961269                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7961269                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121822                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121822                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121822                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121822                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000156                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000156                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 419014.157895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 419014.157895                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 419014.157895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 419014.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 419014.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 419014.157895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6523827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6523827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6523827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6523827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6523827                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6523827                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 465987.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 465987.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   491                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               118287375                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   747                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              158349.899598                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   159.959732                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    96.040268                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.624843                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.375157                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        84431                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          84431                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        70552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         70552                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          162                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       154983                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          154983                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       154983                       # number of overall hits
system.cpu2.dcache.overall_hits::total         154983                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1680                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           85                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1765                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1765                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1765                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1765                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    356912083                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    356912083                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     51198412                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     51198412                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    408110495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    408110495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    408110495                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    408110495                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        86111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        86111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        70637                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        70637                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       156748                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       156748                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       156748                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       156748                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019510                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001203                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001203                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011260                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011260                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011260                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011260                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 212447.668452                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 212447.668452                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 602334.258824                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 602334.258824                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 231224.076487                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 231224.076487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 231224.076487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 231224.076487                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu2.dcache.writebacks::total              228                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1189                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1189                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1274                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1274                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          491                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     83050051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     83050051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     83050051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     83050051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     83050051                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     83050051                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005702                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005702                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003132                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003132                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 169144.706721                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 169144.706721                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               556.355103                       # Cycle average of tags in use
system.cpu3.icache.total_refs               769304760                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1381157.558348                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.355103                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          543                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021402                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.870192                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.891595                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       120043                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         120043                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       120043                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          120043                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       120043                       # number of overall hits
system.cpu3.icache.overall_hits::total         120043                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7690678                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7690678                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7690678                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7690678                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7690678                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7690678                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       120063                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       120063                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       120063                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       120063                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       120063                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       120063                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000167                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000167                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 384533.900000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 384533.900000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 384533.900000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 384533.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 384533.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 384533.900000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5621180                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5621180                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5621180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5621180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5621180                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5621180                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 401512.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 401512.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 401512.857143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 401512.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 401512.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 401512.857143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   736                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               289552474                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   992                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              291887.574597                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   100.761998                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   155.238002                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.393602                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.606398                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       305897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         305897                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       167129                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        167129                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           83                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           82                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       473026                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          473026                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       473026                       # number of overall hits
system.cpu3.dcache.overall_hits::total         473026                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2593                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2593                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2593                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2593                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2593                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2593                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    539216397                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    539216397                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    539216397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    539216397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    539216397                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    539216397                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       308490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       308490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       167129                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       167129                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       475619                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       475619                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       475619                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       475619                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008405                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008405                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005452                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005452                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005452                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005452                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 207950.789433                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 207950.789433                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 207950.789433                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 207950.789433                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 207950.789433                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 207950.789433                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          218                       # number of writebacks
system.cpu3.dcache.writebacks::total              218                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1855                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1855                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1855                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1855                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          738                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          738                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          738                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    142562700                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    142562700                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    142562700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    142562700                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    142562700                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    142562700                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001552                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001552                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001552                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001552                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 193174.390244                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 193174.390244                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 193174.390244                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 193174.390244                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 193174.390244                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 193174.390244                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               539.950404                       # Cycle average of tags in use
system.cpu4.icache.total_refs               647139279                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1196190.903882                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.950404                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022356                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.865305                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       122207                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         122207                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       122207                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          122207                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       122207                       # number of overall hits
system.cpu4.icache.overall_hits::total         122207                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7126353                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7126353                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7126353                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7126353                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7126353                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7126353                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       122225                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       122225                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       122225                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       122225                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       122225                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       122225                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000147                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 395908.500000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 395908.500000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 395908.500000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 395908.500000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 395908.500000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 395908.500000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           15                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           15                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6393953                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6393953                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6393953                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6393953                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6393953                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6393953                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 426263.533333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 426263.533333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 426263.533333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 426263.533333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 426263.533333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 426263.533333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   502                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151385034                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   758                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              199716.403694                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   131.356337                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   124.643663                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.513111                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.486889                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       172847                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         172847                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        35399                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         35399                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           83                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           82                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       208246                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          208246                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       208246                       # number of overall hits
system.cpu4.dcache.overall_hits::total         208246                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1800                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1800                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1800                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1800                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1800                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1800                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    418042909                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    418042909                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    418042909                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    418042909                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    418042909                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    418042909                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       174647                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       174647                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        35399                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        35399                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       210046                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       210046                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       210046                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       210046                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010307                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010307                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008570                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008570                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008570                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008570                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 232246.060556                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 232246.060556                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 232246.060556                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 232246.060556                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 232246.060556                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 232246.060556                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu4.dcache.writebacks::total               70                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1298                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1298                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1298                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1298                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1298                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1298                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          502                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          502                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          502                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          502                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          502                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     91804515                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     91804515                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     91804515                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     91804515                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     91804515                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     91804515                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002874                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002390                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002390                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002390                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002390                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 182877.519920                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 182877.519920                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 182877.519920                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 182877.519920                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 182877.519920                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 182877.519920                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               539.946573                       # Cycle average of tags in use
system.cpu5.icache.total_refs               647139152                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1196190.669131                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.946573                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.022350                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.865299                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       122080                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         122080                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       122080                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          122080                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       122080                       # number of overall hits
system.cpu5.icache.overall_hits::total         122080                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           18                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           18                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           18                       # number of overall misses
system.cpu5.icache.overall_misses::total           18                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8010318                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8010318                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8010318                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8010318                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8010318                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8010318                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122098                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122098                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122098                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122098                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122098                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122098                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000147                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000147                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 445017.666667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 445017.666667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 445017.666667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 445017.666667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 445017.666667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 445017.666667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           15                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           15                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6916328                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6916328                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6916328                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6916328                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6916328                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6916328                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 461088.533333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 461088.533333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 461088.533333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   501                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151384763                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   757                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              199979.871863                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   131.242433                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   124.757567                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.512666                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.487334                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       172576                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         172576                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        35399                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         35399                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           83                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           82                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       207975                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          207975                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       207975                       # number of overall hits
system.cpu5.dcache.overall_hits::total         207975                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1790                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1790                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1790                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1790                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1790                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1790                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    420641777                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    420641777                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    420641777                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    420641777                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    420641777                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    420641777                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       174366                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       174366                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        35399                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        35399                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       209765                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       209765                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       209765                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       209765                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010266                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010266                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008533                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008533                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008533                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008533                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 234995.406145                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 234995.406145                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 234995.406145                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 234995.406145                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 234995.406145                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 234995.406145                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu5.dcache.writebacks::total               70                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1289                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1289                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1289                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1289                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1289                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1289                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          501                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          501                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          501                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     91193210                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     91193210                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     91193210                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     91193210                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     91193210                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     91193210                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002388                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002388                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002388                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002388                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 182022.375250                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 182022.375250                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 182022.375250                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 182022.375250                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 182022.375250                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 182022.375250                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.753544                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750705480                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1513519.112903                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.753544                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022041                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794477                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       121750                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121750                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       121750                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121750                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       121750                       # number of overall hits
system.cpu6.icache.overall_hits::total         121750                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7868148                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7868148                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7868148                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7868148                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7868148                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7868148                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       121769                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121769                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       121769                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121769                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       121769                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121769                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 414113.052632                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 414113.052632                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 414113.052632                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6621764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6621764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6621764                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 472983.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   491                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118287310                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   747                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158349.812584                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   159.913976                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    96.086024                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.624664                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.375336                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84407                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84407                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70511                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70511                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          168                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          162                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       154918                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          154918                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       154918                       # number of overall hits
system.cpu6.dcache.overall_hits::total         154918                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1680                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           85                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1765                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1765                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1765                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1765                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    361350892                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    361350892                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     51046874                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     51046874                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    412397766                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    412397766                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    412397766                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    412397766                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        86087                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        86087                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70596                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70596                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       156683                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       156683                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       156683                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       156683                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019515                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019515                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001204                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001204                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011265                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011265                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011265                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011265                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 215089.816667                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 215089.816667                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 600551.458824                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 600551.458824                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 233653.125212                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 233653.125212                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 233653.125212                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 233653.125212                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu6.dcache.writebacks::total              228                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1189                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1189                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1274                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1274                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1274                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1274                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          491                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          491                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          491                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     82388442                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     82388442                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     82388442                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     82388442                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     82388442                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     82388442                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005704                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005704                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003134                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003134                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003134                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003134                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 167797.234216                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 167797.234216                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 167797.234216                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 167797.234216                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 167797.234216                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 167797.234216                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               556.303318                       # Cycle average of tags in use
system.cpu7.icache.total_refs               769304680                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1381157.414722                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.303318                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          543                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021319                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.870192                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.891512                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       119963                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         119963                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       119963                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          119963                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       119963                       # number of overall hits
system.cpu7.icache.overall_hits::total         119963                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.cpu7.icache.overall_misses::total           21                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8630977                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8630977                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8630977                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8630977                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8630977                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8630977                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       119984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       119984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       119984                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       119984                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       119984                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       119984                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000175                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000175                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 410998.904762                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 410998.904762                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 410998.904762                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 410998.904762                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 410998.904762                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 410998.904762                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6196715                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6196715                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6196715                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6196715                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6196715                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6196715                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 442622.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 442622.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   739                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               289552502                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   995                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              291007.539698                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   101.009640                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   154.990360                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.394569                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.605431                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       305925                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         305925                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       167129                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        167129                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       473054                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          473054                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       473054                       # number of overall hits
system.cpu7.dcache.overall_hits::total         473054                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2615                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2615                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2615                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2615                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2615                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2615                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    551114011                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    551114011                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    551114011                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    551114011                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    551114011                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    551114011                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       308540                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       308540                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       167129                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       167129                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       475669                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       475669                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       475669                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       475669                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008475                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008475                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005498                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005498                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005498                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005498                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 210751.055832                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 210751.055832                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 210751.055832                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 210751.055832                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 210751.055832                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 210751.055832                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu7.dcache.writebacks::total              219                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1875                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1875                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1875                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1875                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1875                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1875                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          740                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          740                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          740                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    145375985                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    145375985                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    145375985                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    145375985                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    145375985                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    145375985                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001556                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001556                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001556                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001556                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 196454.033784                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 196454.033784                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 196454.033784                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 196454.033784                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 196454.033784                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 196454.033784                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
