#file_type internal
# This is a temporary file generated by spyglass to waive all violations
#on user specified stop modules and hierarchy below

// spyglass xref filename </data/usr/qijiahuan/pmp/rtl_qc/work/lint/workspace/lint/pmp/mygoal/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc>

# waive command to take care of explicitly stopped modules and modules in sub-hierarchy of stopped modules
waive -file_lineblock  q%/data/usr/qijiahuan/pmp/rtl/csr_bus.sv% 2 99  -rules VhInfo VhParse VhSynth VeInfo VeParse VeSynth W421 W187 W128 AssertStmt EntityStmt PhysicalTypes IntGeneric BlockHeader ForLoopWait LoopBound UserDefAttr AllocExpr LinkagePort DisconnSpec IncompleteType PreDefAttr SynthIfStmt PortType ArrayEnumIndex W345 NoTimeOut W143 W326 W348 W442a W442b W442c W442f W182g W182h W182k W182n W546 W561 mixedsenselist badimplicitSM1 badimplicitSM2 badimplicitSM4 bothedges readclock infiniteloop W208 STARC02-2.3.1.2c STARC-2.3.1.2c STARC02-2.1.6.5 STARC05-2.3.1.2c SV09Construct-ML SV09Construct-ML MultiModuleInCellDefine-ML NestedCellDefine-ML MultipleFilesCellDefine-ML NonStaticMacro-ML AMSKeyword-ML ConcatInUnpacked-ML ConcatInUnpacked-ML InstanceNameRequired-ML SpecifyBlockUsed-ML NamedAssoc STARC05-3.2.3.1v STARC02-3.2.3.1 W146 ReserveName ReserveNameSystemVerilog-ML ReserveNameV2K-ML STARC05-1.1.1.3va STARC02-1.1.1.3a ExprParen ReserveName ReserveNameSystemVerilog-ML ReserveNameV2K-ML STARC05-1.1.1.3 STARC02-1.1.1.3a ExprParen STARC05-2.1.4.1 AMSKeyword-ML NonStaticMacro-ML  -except 68801 -ignore --for_parse_rules -comment "All modules outside design hierarchy from where non-FATAL were inadvertently reported" --delete_internal_use_only 

