

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Sat Jun 27 14:14:48 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      160|      160|         2|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      160|      160|         2|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |      120|      120|         2|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 18 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read62 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 19 'read' 'p_read62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 20 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 21 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1329]   --->   Operation 22 'alloca' 'init_patch_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1372]   --->   Operation 23 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1402]   --->   Operation 24 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln1337 = br void" [patchMaker.cpp:1337]   --->   Operation 25 'br' 'br_ln1337' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1337_1, void %.split23" [patchMaker.cpp:1337]   --->   Operation 26 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1337_1, void %.split23" [patchMaker.cpp:1337]   --->   Operation 27 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1343_2, void %.split23" [patchMaker.cpp:1343]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1343_1, void %.split23" [patchMaker.cpp:1343]   --->   Operation 29 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1349, void %.split23" [patchMaker.cpp:1349]   --->   Operation 30 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln1337_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1337]   --->   Operation 31 'add' 'add_ln1337_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln1337 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1337]   --->   Operation 33 'icmp' 'icmp_ln1337' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1337 = br i1 %icmp_ln1337, void %.split23, void %.preheader2.preheader" [patchMaker.cpp:1337]   --->   Operation 34 'br' 'br_ln1337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.57ns)   --->   "%add_ln1337 = add i3 %a, i3 1" [patchMaker.cpp:1337]   --->   Operation 35 'add' 'add_ln1337' <Predicate = (!icmp_ln1337)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.59ns)   --->   "%icmp_ln1343 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1343]   --->   Operation 36 'icmp' 'icmp_ln1343' <Predicate = (!icmp_ln1337)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln1337 = select i1 %icmp_ln1343, i5 0, i5 %b" [patchMaker.cpp:1337]   --->   Operation 37 'select' 'select_ln1337' <Predicate = (!icmp_ln1337)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln1337_1 = select i1 %icmp_ln1343, i3 %add_ln1337, i3 %a" [patchMaker.cpp:1337]   --->   Operation 38 'select' 'select_ln1337_1' <Predicate = (!icmp_ln1337)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln1337)   --->   "%xor_ln1337 = xor i1 %icmp_ln1343, i1 1" [patchMaker.cpp:1337]   --->   Operation 39 'xor' 'xor_ln1337' <Predicate = (!icmp_ln1337)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln1349 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1349]   --->   Operation 40 'icmp' 'icmp_ln1349' <Predicate = (!icmp_ln1337)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1337 = and i1 %icmp_ln1349, i1 %xor_ln1337" [patchMaker.cpp:1337]   --->   Operation 41 'and' 'and_ln1337' <Predicate = (!icmp_ln1337)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln1343 = add i5 %select_ln1337, i5 1" [patchMaker.cpp:1343]   --->   Operation 42 'add' 'add_ln1343' <Predicate = (!icmp_ln1337)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln1343)   --->   "%or_ln1343 = or i1 %and_ln1337, i1 %icmp_ln1343" [patchMaker.cpp:1343]   --->   Operation 43 'or' 'or_ln1343' <Predicate = (!icmp_ln1337)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1343 = select i1 %or_ln1343, i2 0, i2 %c" [patchMaker.cpp:1343]   --->   Operation 44 'select' 'select_ln1343' <Predicate = (!icmp_ln1337)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln1343_1 = select i1 %and_ln1337, i5 %add_ln1343, i5 %select_ln1337" [patchMaker.cpp:1343]   --->   Operation 45 'select' 'select_ln1343_1' <Predicate = (!icmp_ln1337)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.43ns)   --->   "%add_ln1349 = add i2 %select_ln1343, i2 1" [patchMaker.cpp:1349]   --->   Operation 46 'add' 'add_ln1349' <Predicate = (!icmp_ln1337)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln1343_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1343]   --->   Operation 47 'add' 'add_ln1343_1' <Predicate = (!icmp_ln1337)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.30ns)   --->   "%select_ln1343_2 = select i1 %icmp_ln1343, i7 1, i7 %add_ln1343_1" [patchMaker.cpp:1343]   --->   Operation 48 'select' 'select_ln1343_2' <Predicate = (!icmp_ln1337)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1337_1, i4 0" [patchMaker.cpp:1354]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1343 = zext i7 %tmp" [patchMaker.cpp:1343]   --->   Operation 52 'zext' 'zext_ln1343' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i5 %select_ln1343_1" [patchMaker.cpp:1354]   --->   Operation 55 'zext' 'zext_ln1354' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln1354 = add i8 %zext_ln1343, i8 %zext_ln1354" [patchMaker.cpp:1354]   --->   Operation 56 'add' 'add_ln1354' <Predicate = (!icmp_ln1337)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln1354_1)   --->   "%empty_107 = shl i8 %add_ln1354, i8 1" [patchMaker.cpp:1354]   --->   Operation 57 'shl' 'empty_107' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln1354_1)   --->   "%zext_ln1354_1 = zext i2 %select_ln1343" [patchMaker.cpp:1354]   --->   Operation 59 'zext' 'zext_ln1354_1' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1354_1 = add i8 %empty_107, i8 %zext_ln1354_1" [patchMaker.cpp:1354]   --->   Operation 60 'add' 'add_ln1354_1' <Predicate = (!icmp_ln1337)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1354_2 = zext i8 %add_ln1354_1" [patchMaker.cpp:1354]   --->   Operation 61 'zext' 'zext_ln1354_2' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1354_2" [patchMaker.cpp:1354]   --->   Operation 62 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln1349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [patchMaker.cpp:1349]   --->   Operation 63 'specloopname' 'specloopname_ln1349' <Predicate = (!icmp_ln1337)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.19ns)   --->   "%store_ln1354 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1354]   --->   Operation 64 'store' 'store_ln1354' <Predicate = (!icmp_ln1337)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln1337)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln1363 = br void %.preheader2" [patchMaker.cpp:1363]   --->   Operation 66 'br' 'br_ln1363' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 1.19>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %call_ret1, void %.split17, i32 %p_read62, void %.preheader2.preheader" [patchMaker.cpp:1368]   --->   Operation 67 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1363, void %.split17, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1363]   --->   Operation 68 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.57ns)   --->   "%add_ln1363 = add i3 %i, i3 1" [patchMaker.cpp:1363]   --->   Operation 69 'add' 'add_ln1363' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.49ns)   --->   "%icmp_ln1363 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1363]   --->   Operation 70 'icmp' 'icmp_ln1363' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 71 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1363 = br i1 %icmp_ln1363, void %.split17, void %.preheader1.preheader.preheader" [patchMaker.cpp:1363]   --->   Operation 72 'br' 'br_ln1363' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (0.69ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V" [patchMaker.cpp:1368]   --->   Operation 73 'call' 'call_ret1' <Predicate = (!icmp_ln1363)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln1380 = br void %.preheader1.preheader" [patchMaker.cpp:1380]   --->   Operation 74 'br' 'br_ln1380' <Predicate = (icmp_ln1363)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln1363 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [patchMaker.cpp:1363]   --->   Operation 75 'specloopname' 'specloopname_ln1363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V" [patchMaker.cpp:1368]   --->   Operation 76 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.86>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1380_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1380]   --->   Operation 78 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1380_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1380]   --->   Operation 79 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1386_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1386]   --->   Operation 80 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1386_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1386]   --->   Operation 81 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1392, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1392]   --->   Operation 82 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln1380_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1380]   --->   Operation 83 'add' 'add_ln1380_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.58ns)   --->   "%icmp_ln1380 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1380]   --->   Operation 85 'icmp' 'icmp_ln1380' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln1380 = br i1 %icmp_ln1380, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1380]   --->   Operation 86 'br' 'br_ln1380' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.57ns)   --->   "%add_ln1380 = add i3 %b_1, i3 1" [patchMaker.cpp:1380]   --->   Operation 87 'add' 'add_ln1380' <Predicate = (!icmp_ln1380)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.59ns)   --->   "%icmp_ln1386 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1386]   --->   Operation 88 'icmp' 'icmp_ln1386' <Predicate = (!icmp_ln1380)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln1380 = select i1 %icmp_ln1386, i5 0, i5 %c_1" [patchMaker.cpp:1380]   --->   Operation 89 'select' 'select_ln1380' <Predicate = (!icmp_ln1380)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln1380_1 = select i1 %icmp_ln1386, i3 %add_ln1380, i3 %b_1" [patchMaker.cpp:1380]   --->   Operation 90 'select' 'select_ln1380_1' <Predicate = (!icmp_ln1380)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1380)   --->   "%xor_ln1380 = xor i1 %icmp_ln1386, i1 1" [patchMaker.cpp:1380]   --->   Operation 91 'xor' 'xor_ln1380' <Predicate = (!icmp_ln1380)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.34ns)   --->   "%icmp_ln1392 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1392]   --->   Operation 92 'icmp' 'icmp_ln1392' <Predicate = (!icmp_ln1380)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1380 = and i1 %icmp_ln1392, i1 %xor_ln1380" [patchMaker.cpp:1380]   --->   Operation 93 'and' 'and_ln1380' <Predicate = (!icmp_ln1380)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln1386 = add i5 %select_ln1380, i5 1" [patchMaker.cpp:1386]   --->   Operation 94 'add' 'add_ln1386' <Predicate = (!icmp_ln1380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln1386)   --->   "%or_ln1386 = or i1 %and_ln1380, i1 %icmp_ln1386" [patchMaker.cpp:1386]   --->   Operation 95 'or' 'or_ln1386' <Predicate = (!icmp_ln1380)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1386 = select i1 %or_ln1386, i2 0, i2 %d" [patchMaker.cpp:1386]   --->   Operation 96 'select' 'select_ln1386' <Predicate = (!icmp_ln1380)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln1386_1 = select i1 %and_ln1380, i5 %add_ln1386, i5 %select_ln1380" [patchMaker.cpp:1386]   --->   Operation 97 'select' 'select_ln1386_1' <Predicate = (!icmp_ln1380)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.43ns)   --->   "%add_ln1392 = add i2 %select_ln1386, i2 1" [patchMaker.cpp:1392]   --->   Operation 98 'add' 'add_ln1392' <Predicate = (!icmp_ln1380)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln1386_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1386]   --->   Operation 99 'add' 'add_ln1386_1' <Predicate = (!icmp_ln1380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln1386_2 = select i1 %icmp_ln1386, i7 1, i7 %add_ln1386_1" [patchMaker.cpp:1386]   --->   Operation 100 'select' 'select_ln1386_2' <Predicate = (!icmp_ln1380)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.60>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 102 'speclooptripcount' 'empty_109' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1380_1, i4 0" [patchMaker.cpp:1397]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1386 = zext i7 %tmp_s" [patchMaker.cpp:1386]   --->   Operation 104 'zext' 'zext_ln1386' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1397 = zext i5 %select_ln1386_1" [patchMaker.cpp:1397]   --->   Operation 107 'zext' 'zext_ln1397' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln1397 = add i8 %zext_ln1386, i8 %zext_ln1397" [patchMaker.cpp:1397]   --->   Operation 108 'add' 'add_ln1397' <Predicate = (!icmp_ln1380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln1397_1)   --->   "%empty_110 = shl i8 %add_ln1397, i8 1" [patchMaker.cpp:1397]   --->   Operation 109 'shl' 'empty_110' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln1397_1)   --->   "%zext_ln1397_1 = zext i2 %select_ln1386" [patchMaker.cpp:1397]   --->   Operation 111 'zext' 'zext_ln1397_1' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1397_1 = add i8 %empty_110, i8 %zext_ln1397_1" [patchMaker.cpp:1397]   --->   Operation 112 'add' 'add_ln1397_1' <Predicate = (!icmp_ln1380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1397_2 = zext i8 %add_ln1397_1" [patchMaker.cpp:1397]   --->   Operation 113 'zext' 'zext_ln1397_2' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1397_2" [patchMaker.cpp:1397]   --->   Operation 114 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln1392 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [patchMaker.cpp:1392]   --->   Operation 115 'specloopname' 'specloopname_ln1392' <Predicate = (!icmp_ln1380)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (1.19ns)   --->   "%store_ln1397 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1397]   --->   Operation 116 'store' 'store_ln1397' <Predicate = (!icmp_ln1380)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln1380)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.38>
ST_9 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln1410 = br void %.preheader.preheader" [patchMaker.cpp:1410]   --->   Operation 118 'br' 'br_ln1410' <Predicate = true> <Delay = 0.38>

State 10 <SV = 6> <Delay = 3.17>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i7 %add_ln1410_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1410]   --->   Operation 119 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%b_2 = phi i3 %select_ln1410_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1410]   --->   Operation 120 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i6 %select_ln1416_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1416]   --->   Operation 121 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1416_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1416]   --->   Operation 122 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%d_1 = phi i3 %add_ln1422, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1422]   --->   Operation 123 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln1410_1 = add i7 %indvar_flatten57, i7 1" [patchMaker.cpp:1410]   --->   Operation 124 'add' 'add_ln1410_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 125 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.59ns)   --->   "%icmp_ln1410 = icmp_eq  i7 %indvar_flatten57, i7 120" [patchMaker.cpp:1410]   --->   Operation 126 'icmp' 'icmp_ln1410' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln1410 = br i1 %icmp_ln1410, void %.preheader, void" [patchMaker.cpp:1410]   --->   Operation 127 'br' 'br_ln1410' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.57ns)   --->   "%add_ln1410 = add i3 %b_2, i3 1" [patchMaker.cpp:1410]   --->   Operation 128 'add' 'add_ln1410' <Predicate = (!icmp_ln1410)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.61ns)   --->   "%icmp_ln1416 = icmp_eq  i6 %indvar_flatten43, i6 24" [patchMaker.cpp:1416]   --->   Operation 129 'icmp' 'icmp_ln1416' <Predicate = (!icmp_ln1410)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.27ns)   --->   "%select_ln1410 = select i1 %icmp_ln1416, i3 0, i3 %c_2" [patchMaker.cpp:1410]   --->   Operation 130 'select' 'select_ln1410' <Predicate = (!icmp_ln1410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.27ns)   --->   "%select_ln1410_1 = select i1 %icmp_ln1416, i3 %add_ln1410, i3 %b_2" [patchMaker.cpp:1410]   --->   Operation 131 'select' 'select_ln1410_1' <Predicate = (!icmp_ln1410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1410_1, i2 0" [patchMaker.cpp:1427]   --->   Operation 132 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1416 = zext i5 %tmp_36" [patchMaker.cpp:1416]   --->   Operation 133 'zext' 'zext_ln1416' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln1410)   --->   "%xor_ln1410 = xor i1 %icmp_ln1416, i1 1" [patchMaker.cpp:1410]   --->   Operation 134 'xor' 'xor_ln1410' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.49ns)   --->   "%icmp_ln1422 = icmp_eq  i3 %d_1, i3 6" [patchMaker.cpp:1422]   --->   Operation 135 'icmp' 'icmp_ln1422' <Predicate = (!icmp_ln1410)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1410 = and i1 %icmp_ln1422, i1 %xor_ln1410" [patchMaker.cpp:1410]   --->   Operation 136 'and' 'and_ln1410' <Predicate = (!icmp_ln1410)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.57ns)   --->   "%add_ln1416 = add i3 %select_ln1410, i3 1" [patchMaker.cpp:1416]   --->   Operation 137 'add' 'add_ln1416' <Predicate = (!icmp_ln1410)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln1416)   --->   "%or_ln1416 = or i1 %and_ln1410, i1 %icmp_ln1416" [patchMaker.cpp:1416]   --->   Operation 138 'or' 'or_ln1416' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1416 = select i1 %or_ln1416, i3 0, i3 %d_1" [patchMaker.cpp:1416]   --->   Operation 139 'select' 'select_ln1416' <Predicate = (!icmp_ln1410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.27ns)   --->   "%select_ln1416_1 = select i1 %and_ln1410, i3 %add_ln1416, i3 %select_ln1410" [patchMaker.cpp:1416]   --->   Operation 140 'select' 'select_ln1416_1' <Predicate = (!icmp_ln1410)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1427 = zext i3 %select_ln1416_1" [patchMaker.cpp:1427]   --->   Operation 141 'zext' 'zext_ln1427' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln1427 = add i6 %zext_ln1416, i6 %zext_ln1427" [patchMaker.cpp:1427]   --->   Operation 142 'add' 'add_ln1427' <Predicate = (!icmp_ln1410)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1427 = trunc i6 %add_ln1427" [patchMaker.cpp:1427]   --->   Operation 143 'trunc' 'trunc_ln1427' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1427, i3 0" [patchMaker.cpp:1427]   --->   Operation 144 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln1427, i1 0" [patchMaker.cpp:1427]   --->   Operation 145 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1427 = sub i7 %p_shl_cast, i7 %p_shl2_cast" [patchMaker.cpp:1427]   --->   Operation 146 'sub' 'sub_ln1427' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1427_1 = zext i3 %select_ln1416" [patchMaker.cpp:1427]   --->   Operation 147 'zext' 'zext_ln1427_1' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1427_1 = add i7 %sub_ln1427, i7 %zext_ln1427_1" [patchMaker.cpp:1427]   --->   Operation 148 'add' 'add_ln1427_1' <Predicate = (!icmp_ln1410)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 149 [1/1] (0.57ns)   --->   "%add_ln1422 = add i3 %select_ln1416, i3 1" [patchMaker.cpp:1422]   --->   Operation 149 'add' 'add_ln1422' <Predicate = (!icmp_ln1410)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln1416_1 = add i6 %indvar_flatten43, i6 1" [patchMaker.cpp:1416]   --->   Operation 150 'add' 'add_ln1416_1' <Predicate = (!icmp_ln1410)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.29ns)   --->   "%select_ln1416_2 = select i1 %icmp_ln1416, i6 1, i6 %add_ln1416_1" [patchMaker.cpp:1416]   --->   Operation 151 'select' 'select_ln1416_2' <Predicate = (!icmp_ln1410)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 7> <Delay = 0.60>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 153 'speclooptripcount' 'empty_111' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1427_2 = zext i7 %add_ln1427_1" [patchMaker.cpp:1427]   --->   Operation 157 'zext' 'zext_ln1427_2' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1427_2" [patchMaker.cpp:1427]   --->   Operation 158 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln1422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [patchMaker.cpp:1422]   --->   Operation 159 'specloopname' 'specloopname_ln1422' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.60ns)   --->   "%store_ln1427 = store i32 0, i7 %NPpatches_parameters_V_addr" [patchMaker.cpp:1427]   --->   Operation 160 'store' 'store_ln1427' <Predicate = (!icmp_ln1410)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln1410)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.60>
ST_12 : Operation 162 [2/2] (0.60ns)   --->   "%call_ln1434 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i25 %radii" [patchMaker.cpp:1434]   --->   Operation 162 'call' 'call_ln1434' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln1434 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i25 %radii" [patchMaker.cpp:1434]   --->   Operation 163 'call' 'call_ln1434' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1437]   --->   Operation 164 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.10>
ST_14 : Operation 165 [2/2] (3.10ns)   --->   "%call_ln1437 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_parameters" [patchMaker.cpp:1437]   --->   Operation 165 'call' 'call_ln1437' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 0.70>
ST_15 : Operation 166 [1/2] (0.70ns)   --->   "%call_ln1437 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %patches_parameters" [patchMaker.cpp:1437]   --->   Operation 166 'call' 'call_ln1437' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln1438 = ret i32 %ppl_0" [patchMaker.cpp:1438]   --->   Operation 167 'ret' 'ret_ln1438' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', patchMaker.cpp:1337) with incoming values : ('add_ln1337_1', patchMaker.cpp:1337) [25]  (0.387 ns)

 <State 2>: 1.86ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', patchMaker.cpp:1343) with incoming values : ('select_ln1343_2', patchMaker.cpp:1343) [27]  (0 ns)
	'icmp' operation ('icmp_ln1343', patchMaker.cpp:1343) [38]  (0.6 ns)
	'select' operation ('select_ln1337', patchMaker.cpp:1337) [39]  (0.278 ns)
	'add' operation ('add_ln1343', patchMaker.cpp:1343) [47]  (0.707 ns)
	'select' operation ('select_ln1343_1', patchMaker.cpp:1343) [51]  (0.278 ns)

 <State 3>: 2.61ns
The critical path consists of the following:
	'add' operation ('add_ln1354', patchMaker.cpp:1354) [53]  (0.706 ns)
	'shl' operation ('empty_107', patchMaker.cpp:1354) [54]  (0 ns)
	'add' operation ('add_ln1354_1', patchMaker.cpp:1354) [57]  (0.705 ns)
	'getelementptr' operation ('init_patch_V_addr', patchMaker.cpp:1354) [59]  (0 ns)
	'store' operation ('store_ln1354', patchMaker.cpp:1354) of constant 0 on array 'init_patch.V', patchMaker.cpp:1329 [61]  (1.2 ns)

 <State 4>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ppl_0', patchMaker.cpp:1368) with incoming values : ('p_read62') ('call_ret1', patchMaker.cpp:1368) [69]  (0.387 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:1363) with incoming values : ('add_ln1363', patchMaker.cpp:1363) [70]  (0 ns)
	'call' operation ('call_ret1', patchMaker.cpp:1368) to 'makeSuperPoint_alignedToLine11' [77]  (0.699 ns)
	blocking operation 0.5 ns on control path)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.86ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21', patchMaker.cpp:1386) with incoming values : ('select_ln1386_2', patchMaker.cpp:1386) [84]  (0 ns)
	'icmp' operation ('icmp_ln1386', patchMaker.cpp:1386) [95]  (0.6 ns)
	'select' operation ('select_ln1380', patchMaker.cpp:1380) [96]  (0.278 ns)
	'add' operation ('add_ln1386', patchMaker.cpp:1386) [104]  (0.707 ns)
	'select' operation ('select_ln1386_1', patchMaker.cpp:1386) [108]  (0.278 ns)

 <State 8>: 2.61ns
The critical path consists of the following:
	'add' operation ('add_ln1397', patchMaker.cpp:1397) [110]  (0.706 ns)
	'shl' operation ('empty_110', patchMaker.cpp:1397) [111]  (0 ns)
	'add' operation ('add_ln1397_1', patchMaker.cpp:1397) [114]  (0.705 ns)
	'getelementptr' operation ('NPpatches_superpoints_V_addr', patchMaker.cpp:1397) [116]  (0 ns)
	'store' operation ('store_ln1397', patchMaker.cpp:1397) of constant 0 on array 'NPpatches_superpoints.V', patchMaker.cpp:1372 [118]  (1.2 ns)

 <State 9>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten57', patchMaker.cpp:1410) with incoming values : ('add_ln1410_1', patchMaker.cpp:1410) [126]  (0.387 ns)

 <State 10>: 3.18ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten43', patchMaker.cpp:1416) with incoming values : ('select_ln1416_2', patchMaker.cpp:1416) [128]  (0 ns)
	'icmp' operation ('icmp_ln1416', patchMaker.cpp:1416) [139]  (0.619 ns)
	'select' operation ('select_ln1410', patchMaker.cpp:1410) [140]  (0.278 ns)
	'add' operation ('add_ln1416', patchMaker.cpp:1416) [148]  (0.572 ns)
	'select' operation ('select_ln1416_1', patchMaker.cpp:1416) [152]  (0.278 ns)
	'add' operation ('add_ln1427', patchMaker.cpp:1427) [154]  (0.707 ns)
	'sub' operation ('sub_ln1427', patchMaker.cpp:1427) [158]  (0 ns)
	'add' operation ('add_ln1427_1', patchMaker.cpp:1427) [161]  (0.723 ns)

 <State 11>: 0.6ns
The critical path consists of the following:
	'getelementptr' operation ('NPpatches_parameters_V_addr', patchMaker.cpp:1427) [163]  (0 ns)
	'store' operation ('store_ln1427', patchMaker.cpp:1427) of constant 0 on array 'NPpatches_parameters.V', patchMaker.cpp:1402 [165]  (0.6 ns)

 <State 12>: 0.6ns
The critical path consists of the following:
	'call' operation ('call_ln1434', patchMaker.cpp:1434) to 'wedgePatch_init' [171]  (0.6 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 3.11ns
The critical path consists of the following:
	'call' operation ('call_ln1437', patchMaker.cpp:1437) to 'add_patch9' [173]  (3.11 ns)

 <State 15>: 0.706ns
The critical path consists of the following:
	'call' operation ('call_ln1437', patchMaker.cpp:1437) to 'add_patch9' [173]  (0.706 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
