INFO-FLOW: Workspace /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1 opened at Fri Mar 28 16:44:04 +08 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
Execute       create_platform xck26-sfvc784-2lv-c -board  
DBG:HLSDevice: Trying to load device library: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/cad_tools/EDA/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.76 sec.
Execute       source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     add_files ./src/awq_macro.cpp -cflags -I./src 
INFO: [HLS 200-1510] Running: add_files ./src/awq_macro.cpp -cflags -I./src 
INFO: [HLS 200-10] Adding design file './src/awq_macro.cpp' to the project
Execute     add_files ./src/awq_macro.h -cflags -I./src 
INFO: [HLS 200-1510] Running: add_files ./src/awq_macro.h -cflags -I./src 
INFO: [HLS 200-10] Adding design file './src/awq_macro.h' to the project
Execute     set_top Macro_MAC_Acc4_top 
INFO: [HLS 200-1510] Running: set_top Macro_MAC_Acc4_top 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 743.605 MB.
Execute         set_directive_top Macro_MAC_Acc4_top -name=Macro_MAC_Acc4_top 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/awq_macro.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/awq_macro.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang src/awq_macro.cpp -foptimization-record-file=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/all.directive.json -E -I./src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/autopilot -I /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp -hls-platform-db-name=/home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.cpp.clang.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp -hls-platform-db-name=/home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/clang.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/.systemc_flag -fix-errors /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/all.directive.json -fix-errors /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.14 sec.
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:282:51)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:283:51)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:284:51)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:285:51)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:286:48)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:287:48)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:288:48)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (src/awq_macro.cpp:289:48)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/awq_macro.cpp:316:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 9 src/awq_macro.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file src/awq_macro.cpp
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp -I./src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/autopilot -I /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.bc -hls-platform-db-name=/home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.clang.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.3 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.88 seconds; current allocated memory: 743.605 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.g.bc"  
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/awq_macro.g.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.11 sec.
Execute         run_link_or_opt -opt -out /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Macro_MAC_Acc4_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Macro_MAC_Acc4_top -reflow-float-conversion -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.43 sec.
Execute         run_link_or_opt -out /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Macro_MAC_Acc4_top 
INFO-FLOW: run_clang exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/cad_tools/EDA/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Macro_MAC_Acc4_top -mllvm -hls-db-dir -mllvm /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,561 Compile/Link /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,561 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 10,029 Unroll/Inline (step 1) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,029 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,489 Unroll/Inline (step 2) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,489 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,185 Unroll/Inline (step 3) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,185 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,931 Unroll/Inline (step 4) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,931 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,502 Array/Struct (step 1) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,502 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,412 Array/Struct (step 2) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,412 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,658 Array/Struct (step 3) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,658 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,515 Array/Struct (step 4) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,515 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,283 Array/Struct (step 5) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,283 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,926 Performance (step 1) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,926 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,473 Performance (step 2) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,473 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,473 Performance (step 3) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,473 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,445 Performance (step 4) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,445 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,229 HW Transforms (step 1) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,464 HW Transforms (step 2) /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,464 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'split_uint32_to_uint4_hls(ap_uint<4>*, ap_uint<32>)' into 'read_mro_to_components(hls::vector<unsigned int, 4ul>*, ap_uint<4>*, float*, hls::vector<hls::stream<unsigned int, 0>, 8ul>&, unsigned short)' (src/awq_macro.cpp:144:5)
INFO: [HLS 214-131] Inlining function 'split_uint32_to_uint4_hls(ap_uint<4>*, ap_uint<32>)' into 'compute_mac_sub(hls::stream<float, 0>&, hls::stream<unsigned int, 0>&, ap_uint<4>*, float*, float*)' (src/awq_macro.cpp:201:2)
INFO: [HLS 214-131] Inlining function 'read_mro_to_components(hls::vector<unsigned int, 4ul>*, ap_uint<4>*, float*, hls::vector<hls::stream<unsigned int, 0>, 8ul>&, unsigned short)' into 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)' (src/awq_macro.cpp:327:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_350_5' is marked as complete unroll implied by the pipeline pragma (src/awq_macro.cpp:350:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_157_3' is marked as complete unroll implied by the pipeline pragma (src/awq_macro.cpp:157:27)
INFO: [HLS 214-291] Loop 'lp_precompute' is marked as complete unroll implied by the pipeline pragma (src/awq_macro.cpp:207:16)
INFO: [HLS 214-291] Loop 'lp_cmp_mac_a' is marked as complete unroll implied by the pipeline pragma (src/awq_macro.cpp:213:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_2' is marked as complete unroll implied by the pipeline pragma (src/awq_macro.cpp:119:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_5' (src/awq_macro.cpp:350:31) in function 'Macro_MAC_Acc4_top' completely with a factor of 4 (src/awq_macro.cpp:272:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_3' (src/awq_macro.cpp:157:27) in function 'Macro_MAC_Acc4_top' completely with a factor of 4 (src/awq_macro.cpp:272:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_1' (src/awq_macro.cpp:230:20) in function 'compute_mac' completely with a factor of 8 (src/awq_macro.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'lp_precompute' (src/awq_macro.cpp:207:16) in function 'compute_mac_sub' completely with a factor of 8 (src/awq_macro.cpp:193:0)
INFO: [HLS 214-186] Unrolling loop 'lp_cmp_mac_a' (src/awq_macro.cpp:213:22) in function 'compute_mac_sub' completely with a factor of 8 (src/awq_macro.cpp:193:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_2' (src/awq_macro.cpp:119:27) in function 'read_xi_to_stream' completely with a factor of 4 (src/awq_macro.cpp:114:0)
WARNING: [HLS 214-366] Duplicating function 'std::array<hls::stream<unsigned int, 0>, 8ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/awq_macro.cpp:160:13)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<hls::stream<unsigned int, 0>, 8ul>::_S_ref(hls::stream<unsigned int, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:16)
WARNING: [HLS 214-366] Duplicating function 'std::array<hls::stream<float, 0>, 8ul>::operator[](unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/awq_macro.cpp:232:18)
WARNING: [HLS 214-366] Duplicating function 'std::__array_traits<hls::stream<float, 0>, 8ul>::_S_ref(hls::stream<float, 0> const (&) [8], unsigned long)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:16)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::stream<float, 0>, 8ul>::_S_ref(hls::stream<float, 0> const (&) [8], unsigned long) (.31)' into 'std::array<hls::stream<float, 0>, 8ul>::operator[](unsigned long)' (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'read_xi_to_stream(hls::vector<float, 4ul>*, hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<float, 0>, 8ul>&, unsigned short)' (src/awq_macro.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::stream<float, 0>, 8ul>::operator[](unsigned long)' into 'read_xi_to_stream(hls::vector<float, 4ul>*, hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<float, 0>, 8ul>&, unsigned short)' (src/awq_macro.cpp:114:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<unsigned int, 4ul>::_S_ref(unsigned int const (&) [4], unsigned long)' into 'std::array<unsigned int, 4ul>::operator[](unsigned long)' (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::stream<unsigned int, 0>, 8ul>::_S_ref(hls::stream<unsigned int, 0> const (&) [8], unsigned long)' into 'std::array<hls::stream<unsigned int, 0>, 8ul>::operator[](unsigned long) (.28)' (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::stream<float, 0>, 8ul>::_S_ref(hls::stream<float, 0> const (&) [8], unsigned long)' into 'std::array<hls::stream<float, 0>, 8ul>::operator[](unsigned long) (.30)' (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<hls::stream<unsigned int, 0>, 8ul>::_S_ref(hls::stream<unsigned int, 0> const (&) [8], unsigned long) (.29)' into 'std::array<hls::stream<unsigned int, 0>, 8ul>::operator[](unsigned long)' (/home/cad_tools/EDA/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::stream<float, 0>, 8ul>::operator[](unsigned long) (.30)' into 'compute_mac(hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<unsigned int, 0>, 8ul>&, ap_uint<4>*, float*, float*)' (src/awq_macro.cpp:227:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::stream<unsigned int, 0>, 8ul>::operator[](unsigned long)' into 'compute_mac(hls::vector<hls::stream<float, 0>, 8ul>&, hls::vector<hls::stream<unsigned int, 0>, 8ul>&, ap_uint<4>*, float*, float*)' (src/awq_macro.cpp:227:0)
INFO: [HLS 214-178] Inlining function 'std::array<unsigned int, 4ul>::operator[](unsigned long)' into 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)' (src/awq_macro.cpp:272:0)
INFO: [HLS 214-178] Inlining function 'half_to_float(unsigned short)' into 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)' (src/awq_macro.cpp:272:0)
INFO: [HLS 214-178] Inlining function 'std::array<hls::stream<unsigned int, 0>, 8ul>::operator[](unsigned long) (.28)' into 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)' (src/awq_macro.cpp:272:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)' (src/awq_macro.cpp:272:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'arrayidx77' (src/awq_macro.cpp:351:26)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'arrayidx77.1' (src/awq_macro.cpp:351:26)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'arrayidx77.2' (src/awq_macro.cpp:351:26)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'arrayidx77.3' (src/awq_macro.cpp:351:26)
INFO: [HLS 214-248] Applying array_partition to 'pout_temp': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/awq_macro.cpp:228:11)
INFO: [HLS 214-248] Applying array_partition to 'qzeros0': Complete partitioning on dimension 1. (src/awq_macro.cpp:291:16)
INFO: [HLS 214-248] Applying array_partition to 'qzeros1': Complete partitioning on dimension 1. (src/awq_macro.cpp:292:16)
INFO: [HLS 214-248] Applying array_partition to 'qzeros2': Complete partitioning on dimension 1. (src/awq_macro.cpp:293:16)
INFO: [HLS 214-248] Applying array_partition to 'qzeros3': Complete partitioning on dimension 1. (src/awq_macro.cpp:294:16)
INFO: [HLS 214-248] Applying array_partition to 'qscale0': Complete partitioning on dimension 1. (src/awq_macro.cpp:295:11)
INFO: [HLS 214-248] Applying array_partition to 'qscale1': Complete partitioning on dimension 1. (src/awq_macro.cpp:296:11)
INFO: [HLS 214-248] Applying array_partition to 'qscale2': Complete partitioning on dimension 1. (src/awq_macro.cpp:297:11)
INFO: [HLS 214-248] Applying array_partition to 'qscale3': Complete partitioning on dimension 1. (src/awq_macro.cpp:298:11)
INFO: [HLS 214-248] Applying array_partition to 'pout_local0': Complete partitioning on dimension 1. (src/awq_macro.cpp:299:11)
INFO: [HLS 214-248] Applying array_partition to 'pout_local1': Complete partitioning on dimension 1. (src/awq_macro.cpp:300:11)
INFO: [HLS 214-248] Applying array_partition to 'pout_local2': Complete partitioning on dimension 1. (src/awq_macro.cpp:301:11)
INFO: [HLS 214-248] Applying array_partition to 'pout_local3': Complete partitioning on dimension 1. (src/awq_macro.cpp:302:11)
INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 128-bits (src/awq_macro.cpp:272:0)
INFO: [HLS 214-241] Aggregating scalar variable 'xi' with compact=bit mode in 128-bits (src/awq_macro.cpp:272:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mro0' with compact=bit mode in 128-bits (src/awq_macro.cpp:272:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mro1' with compact=bit mode in 128-bits (src/awq_macro.cpp:272:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mro2' with compact=bit mode in 128-bits (src/awq_macro.cpp:272:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mro3' with compact=bit mode in 128-bits (src/awq_macro.cpp:272:0)
INFO: [HLS 214-241] Aggregating scalar variable 'mro_vec1.i' with compact=bit mode in 128-bits (src/awq_macro.cpp:140:30)
INFO: [HLS 214-241] Aggregating scalar variable 'mro_vec1.i27' with compact=bit mode in 128-bits (src/awq_macro.cpp:140:30)
INFO: [HLS 214-241] Aggregating scalar variable 'mro_vec1.i222' with compact=bit mode in 128-bits (src/awq_macro.cpp:140:30)
INFO: [HLS 214-241] Aggregating scalar variable 'mro_vec1.i417' with compact=bit mode in 128-bits (src/awq_macro.cpp:140:30)
WARNING: [HLS 214-450] Ignore address on register port 'xi0' (src/awq_macro.cpp:118:29)
WARNING: [HLS 214-450] Ignore address on register port 'mro0' (src/awq_macro.cpp:139:38)
WARNING: [HLS 214-450] Ignore address on register port 'mro0' (src/awq_macro.cpp:140:41)
WARNING: [HLS 214-450] Ignore address on register port 'mro0' (src/awq_macro.cpp:156:40)
WARNING: [HLS 214-450] Ignore address on register port 'mro1' (src/awq_macro.cpp:139:38)
WARNING: [HLS 214-450] Ignore address on register port 'mro1' (src/awq_macro.cpp:140:41)
WARNING: [HLS 214-450] Ignore address on register port 'mro1' (src/awq_macro.cpp:156:40)
WARNING: [HLS 214-450] Ignore address on register port 'mro2' (src/awq_macro.cpp:139:38)
WARNING: [HLS 214-450] Ignore address on register port 'mro2' (src/awq_macro.cpp:140:41)
WARNING: [HLS 214-450] Ignore address on register port 'mro2' (src/awq_macro.cpp:156:40)
WARNING: [HLS 214-450] Ignore address on register port 'mro3' (src/awq_macro.cpp:139:38)
WARNING: [HLS 214-450] Ignore address on register port 'mro3' (src/awq_macro.cpp:140:41)
WARNING: [HLS 214-450] Ignore address on register port 'mro3' (src/awq_macro.cpp:156:40)
WARNING: [HLS 214-450] Ignore address on register port 'out' (src/awq_macro.cpp:353:26)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_318_1> at src/awq_macro.cpp:318:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_1> at src/awq_macro.cpp:146:23 
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::xi0_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::xi1_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::xi2_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::xi3_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::mro0_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::mro1_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::mro2_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-282] Aggregating variable 'Macro_MAC_Acc4_top(hls::vector<float, 4ul>*, hls::vector<float, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, hls::vector<unsigned int, 4ul>*, unsigned short)::mro3_s' with 'compact=none' mode (src/awq_macro.cpp:272:0)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_318_1_proc' (src/awq_macro.cpp:318:20) to a process function for dataflow in function 'Macro_MAC_Acc4_top' (src/awq_macro.cpp:318:20)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_324_2_proc' (src/awq_macro.cpp:324:23) to a process function for dataflow in function 'Macro_MAC_Acc4_top' (src/awq_macro.cpp:324:23)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_337_3_proc' (src/awq_macro.cpp:337:23) to a process function for dataflow in function 'Macro_MAC_Acc4_top' (src/awq_macro.cpp:337:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.47 seconds; current allocated memory: 751.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 751.609 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Macro_MAC_Acc4_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.0.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 751.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.1.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 751.609 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.g.1.bc to /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.1.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning streamed array 'xi3_s._M_elems.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'xi2_s._M_elems.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'xi1_s._M_elems.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'xi0_s._M_elems.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mro3_s._M_elems.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mro2_s._M_elems.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mro1_s._M_elems.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mro0_s._M_elems.V' .
INFO: [XFORM 203-101] Partitioning array 'xi3_s._M_elems.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xi2_s._M_elems.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xi1_s._M_elems.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xi0_s._M_elems.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mro3_s._M_elems.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mro2_s._M_elems.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mro1_s._M_elems.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mro0_s._M_elems.V' in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi3_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi2_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi1_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'xi0_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro3_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro2_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro1_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'mro0_s._M_elems.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Macro_MAC_Acc4_top' (src/awq_macro.cpp:264:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_proc'
	 'Loop_VITIS_LOOP_324_2_proc'
	 'Loop_VITIS_LOOP_337_3_proc'.
Command           transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute_mac'... converting 18 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 751.609 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.2.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_337_3'(src/awq_macro.cpp:337:23) and 'VITIS_LOOP_338_4'(src/awq_macro.cpp:338:27) in function 'Loop_VITIS_LOOP_337_3_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_337_3' (src/awq_macro.cpp:337:23) in function 'Loop_VITIS_LOOP_337_3_proc'.
Execute             auto_get_db
Command           transform done; 0.31 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.3.bc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 879.609 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.87 sec.
Command       elaborate done; 12.23 sec.
Execute       ap_eval exec zip -j /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Macro_MAC_Acc4_top' ...
Execute         ap_set_top_model Macro_MAC_Acc4_top 
Execute         get_model_list Macro_MAC_Acc4_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Macro_MAC_Acc4_top 
Execute         preproc_iomode -model Loop_VITIS_LOOP_337_3_proc 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc 
Execute         preproc_iomode -model compute_mac 
Execute         preproc_iomode -model compute_mac_sub 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         preproc_iomode -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         preproc_iomode -model read_xi_to_stream 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list Macro_MAC_Acc4_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_xi_to_stream Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 compute_mac_sub compute_mac Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_337_3_proc Macro_MAC_Acc4_top
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_xi_to_stream ...
Execute         set_default_model read_xi_to_stream 
Execute         apply_spec_resource_limit read_xi_to_stream 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
INFO-FLOW: Configuring Module : compute_mac_sub ...
Execute         set_default_model compute_mac_sub 
Execute         apply_spec_resource_limit compute_mac_sub 
INFO-FLOW: Configuring Module : compute_mac ...
Execute         set_default_model compute_mac 
Execute         apply_spec_resource_limit compute_mac 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_324_2_proc ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_324_2_proc 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_337_3_proc ...
Execute         set_default_model Loop_VITIS_LOOP_337_3_proc 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_337_3_proc 
INFO-FLOW: Configuring Module : Macro_MAC_Acc4_top ...
Execute         set_default_model Macro_MAC_Acc4_top 
Execute         apply_spec_resource_limit Macro_MAC_Acc4_top 
INFO-FLOW: Model list for preprocess: entry_proc read_xi_to_stream Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 compute_mac_sub compute_mac Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_337_3_proc Macro_MAC_Acc4_top
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_xi_to_stream ...
Execute         set_default_model read_xi_to_stream 
Execute         cdfg_preprocess -model read_xi_to_stream 
Execute         rtl_gen_preprocess read_xi_to_stream 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
INFO-FLOW: Preprocessing Module: compute_mac_sub ...
Execute         set_default_model compute_mac_sub 
Execute         cdfg_preprocess -model compute_mac_sub 
Execute         rtl_gen_preprocess compute_mac_sub 
INFO-FLOW: Preprocessing Module: compute_mac ...
Execute         set_default_model compute_mac 
Execute         cdfg_preprocess -model compute_mac 
Execute         rtl_gen_preprocess compute_mac 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_324_2_proc ...
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_324_2_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_337_3_proc ...
Execute         set_default_model Loop_VITIS_LOOP_337_3_proc 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_337_3_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_337_3_proc 
INFO-FLOW: Preprocessing Module: Macro_MAC_Acc4_top ...
Execute         set_default_model Macro_MAC_Acc4_top 
Execute         cdfg_preprocess -model Macro_MAC_Acc4_top 
Execute         rtl_gen_preprocess Macro_MAC_Acc4_top 
INFO-FLOW: Model list for synthesis: entry_proc read_xi_to_stream Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 compute_mac_sub compute_mac Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_337_3_proc Macro_MAC_Acc4_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 879.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 879.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_xi_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_xi_to_stream 
Execute         schedule -model read_xi_to_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 879.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.sched.adb -f 
INFO-FLOW: Finish scheduling read_xi_to_stream.
Execute         set_default_model read_xi_to_stream 
Execute         bind -model read_xi_to_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 879.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.bind.adb -f 
INFO-FLOW: Finish binding read_xi_to_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_mac_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_mac_sub 
Execute         schedule -model compute_mac_sub 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp_cmp_sub_h'.
WARNING: [HLS 200-880] The II Violation in module 'compute_mac_sub' (loop 'lp_cmp_sub_h'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('pout_temp_0_0_write_ln216', src/awq_macro.cpp:216) of variable 'add', src/awq_macro.cpp:216 on local variable 'pout_temp_0_0' and 'load' operation 32 bit ('pout_temp_0_0_load', src/awq_macro.cpp:216) on local variable 'pout_temp_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'compute_mac_sub' (loop 'lp_cmp_sub_h'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('pout_temp_0_0_write_ln216', src/awq_macro.cpp:216) of variable 'add', src/awq_macro.cpp:216 on local variable 'pout_temp_0_0' and 'load' operation 32 bit ('pout_temp_0_0_load', src/awq_macro.cpp:216) on local variable 'pout_temp_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'compute_mac_sub' (loop 'lp_cmp_sub_h'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('pout_temp_0_0_write_ln216', src/awq_macro.cpp:216) of variable 'add', src/awq_macro.cpp:216 on local variable 'pout_temp_0_0' and 'load' operation 32 bit ('pout_temp_0_0_load', src/awq_macro.cpp:216) on local variable 'pout_temp_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'compute_mac_sub' (loop 'lp_cmp_sub_h'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('pout_temp_0_0_write_ln216', src/awq_macro.cpp:216) of variable 'add', src/awq_macro.cpp:216 on local variable 'pout_temp_0_0' and 'load' operation 32 bit ('pout_temp_0_0_load', src/awq_macro.cpp:216) on local variable 'pout_temp_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 23, loop 'lp_cmp_sub_h'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.sched.adb -f 
INFO-FLOW: Finish scheduling compute_mac_sub.
Execute         set_default_model compute_mac_sub 
Execute         bind -model compute_mac_sub 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.bind.adb -f 
INFO-FLOW: Finish binding compute_mac_sub.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_mac' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_mac 
Execute         schedule -model compute_mac 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp_cmp_mac_cplocal'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'xcl_latency.for.inc53.0' (src/awq_macro.cpp:237). Please consider relaxing the latency upper bound of 2.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 25, loop 'lp_cmp_mac_cplocal'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.sched.adb -f 
INFO-FLOW: Finish scheduling compute_mac.
Execute         set_default_model compute_mac 
Execute         bind -model compute_mac 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.bind.adb -f 
INFO-FLOW: Finish binding compute_mac.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_324_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc 
Execute         schedule -model Loop_VITIS_LOOP_324_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_324_2_proc.
Execute         set_default_model Loop_VITIS_LOOP_324_2_proc 
Execute         bind -model Loop_VITIS_LOOP_324_2_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_324_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_337_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_337_3_proc 
Execute         schedule -model Loop_VITIS_LOOP_337_3_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_3_VITIS_LOOP_338_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_337_3_VITIS_LOOP_338_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_337_3_proc.
Execute         set_default_model Loop_VITIS_LOOP_337_3_proc 
Execute         bind -model Loop_VITIS_LOOP_337_3_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_337_3_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Macro_MAC_Acc4_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Macro_MAC_Acc4_top 
Execute         schedule -model Macro_MAC_Acc4_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.sched.adb -f 
INFO-FLOW: Finish scheduling Macro_MAC_Acc4_top.
Execute         set_default_model Macro_MAC_Acc4_top 
Execute         bind -model Macro_MAC_Acc4_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 943.609 MB.
Execute         syn_report -verbosereport -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.bind.adb -f 
INFO-FLOW: Finish binding Macro_MAC_Acc4_top.
Execute         get_model_list Macro_MAC_Acc4_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess read_xi_to_stream 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         rtl_gen_preprocess compute_mac_sub 
Execute         rtl_gen_preprocess compute_mac 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_324_2_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_337_3_proc 
Execute         rtl_gen_preprocess Macro_MAC_Acc4_top 
INFO-FLOW: Model list for RTL generation: entry_proc read_xi_to_stream Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 compute_mac_sub compute_mac Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_337_3_proc Macro_MAC_Acc4_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model entry_proc -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_xi_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_xi_to_stream -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_xi_to_stream' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_xi_to_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_xi_to_stream -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_read_xi_to_stream 
Execute         gen_rtl read_xi_to_stream -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_read_xi_to_stream 
Execute         syn_report -csynth -model read_xi_to_stream -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/read_xi_to_stream_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model read_xi_to_stream -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/read_xi_to_stream_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model read_xi_to_stream -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model read_xi_to_stream -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.adb 
Execute         db_write -model read_xi_to_stream -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_xi_to_stream -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2' pipeline 'VITIS_LOOP_154_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22' pipeline 'VITIS_LOOP_154_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24' pipeline 'VITIS_LOOP_154_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26' pipeline 'VITIS_LOOP_154_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_mac_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_mac_sub -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_mac_sub' pipeline 'lp_cmp_sub_h' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_mac_sub'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_mac_sub -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_compute_mac_sub 
Execute         gen_rtl compute_mac_sub -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_compute_mac_sub 
Execute         syn_report -csynth -model compute_mac_sub -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/compute_mac_sub_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model compute_mac_sub -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/compute_mac_sub_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model compute_mac_sub -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model compute_mac_sub -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.adb 
Execute         db_write -model compute_mac_sub -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_mac_sub -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_mac' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_mac -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_mac'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_mac -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_compute_mac 
Execute         gen_rtl compute_mac -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_compute_mac 
Execute         syn_report -csynth -model compute_mac -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/compute_mac_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model compute_mac -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/compute_mac_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model compute_mac -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model compute_mac -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.adb 
Execute         db_write -model compute_mac -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_mac -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_324_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_324_2_proc -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_324_2_proc'.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi1_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi2_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi3_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xi0_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_s_M_elems_V_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S)' using Shift Registers.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc 
Execute         gen_rtl Loop_VITIS_LOOP_324_2_proc -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_324_2_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_324_2_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_324_2_proc_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_324_2_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.adb 
Execute         db_write -model Loop_VITIS_LOOP_324_2_proc -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_324_2_proc -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_337_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Loop_VITIS_LOOP_337_3_proc -top_prefix Macro_MAC_Acc4_top_ -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_337_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_337_3_proc -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_337_3_proc 
Execute         gen_rtl Loop_VITIS_LOOP_337_3_proc -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top_Loop_VITIS_LOOP_337_3_proc 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_337_3_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_337_3_proc_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_337_3_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Loop_VITIS_LOOP_337_3_proc_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_337_3_proc -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Loop_VITIS_LOOP_337_3_proc -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.adb 
Execute         db_write -model Loop_VITIS_LOOP_337_3_proc -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_337_3_proc -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Macro_MAC_Acc4_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Macro_MAC_Acc4_top -top_prefix  -sub_prefix Macro_MAC_Acc4_top_ -mg_file /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Macro_MAC_Acc4_top/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Macro_MAC_Acc4_top/xi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Macro_MAC_Acc4_top/mro0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Macro_MAC_Acc4_top/mro1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Macro_MAC_Acc4_top/mro2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Macro_MAC_Acc4_top/mro3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Macro_MAC_Acc4_top/row' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Macro_MAC_Acc4_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Macro_MAC_Acc4_top'.
INFO: [RTMG 210-285] Implementing FIFO 'xi_c_U(Macro_MAC_Acc4_top_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro0_c_U(Macro_MAC_Acc4_top_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro1_c_U(Macro_MAC_Acc4_top_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro2_c_U(Macro_MAC_Acc4_top_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mro3_c_U(Macro_MAC_Acc4_top_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'row_c_U(Macro_MAC_Acc4_top_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local0_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local1_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local2_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_1_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_2_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_3_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_4_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_5_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_6_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pout_local3_7_U(Macro_MAC_Acc4_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_VITIS_LOOP_324_2_proc_U0_U(Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 943.609 MB.
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Macro_MAC_Acc4_top -istop -style xilinx -f -lang vhdl -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/vhdl/Macro_MAC_Acc4_top 
Execute         gen_rtl Macro_MAC_Acc4_top -istop -style xilinx -f -lang vlog -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/verilog/Macro_MAC_Acc4_top 
Execute         syn_report -csynth -model Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Macro_MAC_Acc4_top_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/Macro_MAC_Acc4_top_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model Macro_MAC_Acc4_top -f -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.adb 
Execute         db_write -model Macro_MAC_Acc4_top -bindview -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Macro_MAC_Acc4_top -p /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top 
Execute         export_constraint_db -f -tool general -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.constraint.tcl 
Execute         syn_report -designview -model Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.design.xml 
Execute         syn_report -csynthDesign -model Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth.rpt -MHOut /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -wcfg -model Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Macro_MAC_Acc4_top -o /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.protoinst 
Execute         sc_get_clocks Macro_MAC_Acc4_top 
Execute         sc_get_portdomain Macro_MAC_Acc4_top 
INFO-FLOW: Model list for RTL component generation: entry_proc read_xi_to_stream Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 compute_mac_sub compute_mac Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_337_3_proc Macro_MAC_Acc4_top
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_xi_to_stream] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_mac_sub] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1
INFO-FLOW: Found component Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1.
INFO-FLOW: Append model Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_mac] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1.
INFO-FLOW: Append model Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_324_2_proc] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_337_3_proc] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_flow_control_loop_pipe.
INFO-FLOW: Append model Macro_MAC_Acc4_top_flow_control_loop_pipe
INFO-FLOW: Handling components in module [Macro_MAC_Acc4_top] ... 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.compgen.tcl 
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w128_d3_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w128_d3_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w128_d3_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w128_d3_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w128_d3_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w16_d3_S.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w16_d3_S
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: Found component Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0.
INFO-FLOW: Append model Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_xi_to_stream
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26
INFO-FLOW: Append model compute_mac_sub
INFO-FLOW: Append model compute_mac
INFO-FLOW: Append model Loop_VITIS_LOOP_324_2_proc
INFO-FLOW: Append model Loop_VITIS_LOOP_337_3_proc
INFO-FLOW: Append model Macro_MAC_Acc4_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1 Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1 Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1 Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1 Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_fifo_w32_d2_S Macro_MAC_Acc4_top_flow_control_loop_pipe Macro_MAC_Acc4_top_fifo_w128_d3_S Macro_MAC_Acc4_top_fifo_w128_d3_S Macro_MAC_Acc4_top_fifo_w128_d3_S Macro_MAC_Acc4_top_fifo_w128_d3_S Macro_MAC_Acc4_top_fifo_w128_d3_S Macro_MAC_Acc4_top_fifo_w16_d3_S Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_fifo_w32_d2_S_x Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0 entry_proc read_xi_to_stream Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 compute_mac_sub compute_mac Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_337_3_proc Macro_MAC_Acc4_top
INFO-FLOW: Generating /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_flow_control_loop_pipe
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w128_d3_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w16_d3_S
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_xi_to_stream
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26
INFO-FLOW: To file: write model compute_mac_sub
INFO-FLOW: To file: write model compute_mac
INFO-FLOW: To file: write model Loop_VITIS_LOOP_324_2_proc
INFO-FLOW: To file: write model Loop_VITIS_LOOP_337_3_proc
INFO-FLOW: To file: write model Macro_MAC_Acc4_top
INFO-FLOW: Generating /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/cad_tools/EDA/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/vhdl' dstVlogDir='/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/vlog' tclDir='/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db' modelList='Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1
Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1
Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_flow_control_loop_pipe
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w16_d3_S
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0
entry_proc
read_xi_to_stream
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26
compute_mac_sub
compute_mac
Loop_VITIS_LOOP_324_2_proc
Loop_VITIS_LOOP_337_3_proc
Macro_MAC_Acc4_top
' expOnly='0'
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.compgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 943.609 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Macro_MAC_Acc4_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1
Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1
Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1
Macro_MAC_Acc4_top_flow_control_loop_pipe_sequential_init
Macro_MAC_Acc4_top_sparsemux_17_3_32_1_1
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_fifo_w32_d2_S
Macro_MAC_Acc4_top_flow_control_loop_pipe
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w128_d3_S
Macro_MAC_Acc4_top_fifo_w16_d3_S
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_fifo_w32_d2_S_x
Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0
entry_proc
read_xi_to_stream
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15
Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26
compute_mac_sub
compute_mac
Loop_VITIS_LOOP_324_2_proc
Loop_VITIS_LOOP_337_3_proc
Macro_MAC_Acc4_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.rtl_wrap.cfg.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.compgen.dataonly.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/read_xi_to_stream.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac_sub.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/compute_mac.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_324_2_proc.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Loop_VITIS_LOOP_337_3_proc.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.tbgen.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/Macro_MAC_Acc4_top.constraint.tcl 
Execute         sc_get_clocks Macro_MAC_Acc4_top 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/impl/misc/Macro_MAC_Acc4_top_fadd_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/impl/misc/Macro_MAC_Acc4_top_fmul_32ns_32ns_32_5_max_dsp_1_ip.tcl 
Execute         source /home/maoyang/aicas_final/QWEN_AWQ_INFER/src_hls/prjhls_awqmul/solution1/impl/misc/Macro_MAC_Acc4_top_sitofp_32s_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST Macro_MAC_Acc4_top MODULE2INSTS {Macro_MAC_Acc4_top Macro_MAC_Acc4_top entry_proc entry_proc_U0 Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_324_2_proc_U0 read_xi_to_stream grp_read_xi_to_stream_fu_1054 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275 compute_mac {grp_compute_mac_fu_1299 grp_compute_mac_fu_1359 grp_compute_mac_fu_1419 grp_compute_mac_fu_1479} compute_mac_sub {grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640 grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640 grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640 grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640} Loop_VITIS_LOOP_337_3_proc Loop_VITIS_LOOP_337_3_proc_U0} INST2MODULE {Macro_MAC_Acc4_top Macro_MAC_Acc4_top entry_proc_U0 entry_proc Loop_VITIS_LOOP_324_2_proc_U0 Loop_VITIS_LOOP_324_2_proc grp_read_xi_to_stream_fu_1054 read_xi_to_stream grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275 Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 grp_compute_mac_fu_1299 compute_mac grp_compute_mac_sub_fu_360 compute_mac_sub grp_compute_mac_sub_fu_400 compute_mac_sub grp_compute_mac_sub_fu_440 compute_mac_sub grp_compute_mac_sub_fu_480 compute_mac_sub grp_compute_mac_sub_fu_520 compute_mac_sub grp_compute_mac_sub_fu_560 compute_mac_sub grp_compute_mac_sub_fu_600 compute_mac_sub grp_compute_mac_sub_fu_640 compute_mac_sub grp_compute_mac_fu_1359 compute_mac grp_compute_mac_fu_1419 compute_mac grp_compute_mac_fu_1479 compute_mac Loop_VITIS_LOOP_337_3_proc_U0 Loop_VITIS_LOOP_337_3_proc} INSTDATA {Macro_MAC_Acc4_top {DEPTH 1 CHILDREN {entry_proc_U0 Loop_VITIS_LOOP_324_2_proc_U0 Loop_VITIS_LOOP_337_3_proc_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} Loop_VITIS_LOOP_324_2_proc_U0 {DEPTH 2 CHILDREN {grp_read_xi_to_stream_fu_1054 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251 grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275 grp_compute_mac_fu_1299 grp_compute_mac_fu_1359 grp_compute_mac_fu_1419 grp_compute_mac_fu_1479}} grp_read_xi_to_stream_fu_1054 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275 {DEPTH 3 CHILDREN {}} grp_compute_mac_fu_1299 {DEPTH 3 CHILDREN {grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640}} grp_compute_mac_sub_fu_360 {DEPTH 4 CHILDREN {}} grp_compute_mac_sub_fu_400 {DEPTH 4 CHILDREN {}} grp_compute_mac_sub_fu_440 {DEPTH 4 CHILDREN {}} grp_compute_mac_sub_fu_480 {DEPTH 4 CHILDREN {}} grp_compute_mac_sub_fu_520 {DEPTH 4 CHILDREN {}} grp_compute_mac_sub_fu_560 {DEPTH 4 CHILDREN {}} grp_compute_mac_sub_fu_600 {DEPTH 4 CHILDREN {}} grp_compute_mac_sub_fu_640 {DEPTH 4 CHILDREN {}} grp_compute_mac_fu_1359 {DEPTH 3 CHILDREN {grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640}} grp_compute_mac_fu_1419 {DEPTH 3 CHILDREN {grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640}} grp_compute_mac_fu_1479 {DEPTH 3 CHILDREN {grp_compute_mac_sub_fu_360 grp_compute_mac_sub_fu_400 grp_compute_mac_sub_fu_440 grp_compute_mac_sub_fu_480 grp_compute_mac_sub_fu_520 grp_compute_mac_sub_fu_560 grp_compute_mac_sub_fu_600 grp_compute_mac_sub_fu_640}} Loop_VITIS_LOOP_337_3_proc_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_xi_to_stream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln116_fu_416_p2 SOURCE src/awq_macro.cpp:116 VARIABLE icmp_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_422_p2 SOURCE src/awq_macro.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_440_p2 SOURCE src/awq_macro.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_256_p2 SOURCE src/awq_macro.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_262_p2 SOURCE src/awq_macro.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln154_fu_160_p2 SOURCE src/awq_macro.cpp:154 VARIABLE icmp_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_166_p2 SOURCE src/awq_macro.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln160_fu_184_p2 SOURCE src/awq_macro.cpp:160 VARIABLE icmp_ln160 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_256_p2 SOURCE src/awq_macro.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_262_p2 SOURCE src/awq_macro.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln154_fu_160_p2 SOURCE src/awq_macro.cpp:154 VARIABLE icmp_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_166_p2 SOURCE src/awq_macro.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln160_fu_184_p2 SOURCE src/awq_macro.cpp:160 VARIABLE icmp_ln160 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_256_p2 SOURCE src/awq_macro.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_262_p2 SOURCE src/awq_macro.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln154_fu_160_p2 SOURCE src/awq_macro.cpp:154 VARIABLE icmp_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_166_p2 SOURCE src/awq_macro.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln160_fu_184_p2 SOURCE src/awq_macro.cpp:160 VARIABLE icmp_ln160 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_256_p2 SOURCE src/awq_macro.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_262_p2 SOURCE src/awq_macro.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln154_fu_160_p2 SOURCE src/awq_macro.cpp:154 VARIABLE icmp_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_166_p2 SOURCE src/awq_macro.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln160_fu_184_p2 SOURCE src/awq_macro.cpp:160 VARIABLE icmp_ln160 LOOP VITIS_LOOP_154_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_mac_sub {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln194_fu_350_p2 SOURCE src/awq_macro.cpp:194 VARIABLE icmp_ln194 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_2_fu_356_p2 SOURCE src/awq_macro.cpp:194 VARIABLE m_2 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U160 SOURCE src/awq_macro.cpp:209 VARIABLE mul LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U161 SOURCE src/awq_macro.cpp:209 VARIABLE mul_1 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U162 SOURCE src/awq_macro.cpp:209 VARIABLE mul_2 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U163 SOURCE src/awq_macro.cpp:209 VARIABLE mul_3 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U160 SOURCE src/awq_macro.cpp:209 VARIABLE mul_4 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U161 SOURCE src/awq_macro.cpp:209 VARIABLE mul_5 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U162 SOURCE src/awq_macro.cpp:209 VARIABLE mul_6 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U163 SOURCE src/awq_macro.cpp:209 VARIABLE mul_7 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_fu_431_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U164 SOURCE src/awq_macro.cpp:216 VARIABLE conv LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U160 SOURCE src/awq_macro.cpp:216 VARIABLE mul1 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U158 SOURCE src/awq_macro.cpp:216 VARIABLE add LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_1_fu_440_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias_1 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U165 SOURCE src/awq_macro.cpp:216 VARIABLE conv_1 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U161 SOURCE src/awq_macro.cpp:216 VARIABLE mul20_1 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U159 SOURCE src/awq_macro.cpp:216 VARIABLE add_1 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_2_fu_449_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias_2 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U164 SOURCE src/awq_macro.cpp:216 VARIABLE conv_2 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U162 SOURCE src/awq_macro.cpp:216 VARIABLE mul20_2 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U158 SOURCE src/awq_macro.cpp:216 VARIABLE add_2 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_3_fu_458_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias_3 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U165 SOURCE src/awq_macro.cpp:216 VARIABLE conv_3 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U163 SOURCE src/awq_macro.cpp:216 VARIABLE mul20_3 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U159 SOURCE src/awq_macro.cpp:216 VARIABLE add_3 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_4_fu_467_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias_4 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U164 SOURCE src/awq_macro.cpp:216 VARIABLE conv_4 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U160 SOURCE src/awq_macro.cpp:216 VARIABLE mul20_4 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U158 SOURCE src/awq_macro.cpp:216 VARIABLE add_4 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_5_fu_476_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias_5 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U165 SOURCE src/awq_macro.cpp:216 VARIABLE conv_5 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U161 SOURCE src/awq_macro.cpp:216 VARIABLE mul20_5 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U159 SOURCE src/awq_macro.cpp:216 VARIABLE add_5 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_6_fu_485_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias_6 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U164 SOURCE src/awq_macro.cpp:216 VARIABLE conv_6 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U160 SOURCE src/awq_macro.cpp:216 VARIABLE mul20_6 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U158 SOURCE src/awq_macro.cpp:216 VARIABLE add_6 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME w_ubias_7_fu_494_p2 SOURCE src/awq_macro.cpp:215 VARIABLE w_ubias_7 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32s_32_6_no_dsp_1_U165 SOURCE src/awq_macro.cpp:216 VARIABLE conv_7 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_5_max_dsp_1_U161 SOURCE src/awq_macro.cpp:216 VARIABLE mul20_7 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U159 SOURCE src/awq_macro.cpp:216 VARIABLE add_7 LOOP lp_cmp_sub_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 12 BRAM 0 URAM 0}} compute_mac {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln235_fu_984_p2 SOURCE src/awq_macro.cpp:235 VARIABLE icmp_ln235 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_990_p2 SOURCE src/awq_macro.cpp:235 VARIABLE add_ln235 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U195 SOURCE src/awq_macro.cpp:251 VARIABLE tmp LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U196 SOURCE src/awq_macro.cpp:251 VARIABLE tmp_8 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U187 SOURCE src/awq_macro.cpp:251 VARIABLE add LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U197 SOURCE src/awq_macro.cpp:252 VARIABLE tmp_9 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U198 SOURCE src/awq_macro.cpp:252 VARIABLE tmp_s LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U188 SOURCE src/awq_macro.cpp:252 VARIABLE add1 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U199 SOURCE src/awq_macro.cpp:253 VARIABLE tmp_1 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U200 SOURCE src/awq_macro.cpp:253 VARIABLE tmp_2 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U189 SOURCE src/awq_macro.cpp:253 VARIABLE add2 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U201 SOURCE src/awq_macro.cpp:254 VARIABLE tmp_3 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U202 SOURCE src/awq_macro.cpp:254 VARIABLE tmp_4 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U190 SOURCE src/awq_macro.cpp:254 VARIABLE add3 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U191 SOURCE src/awq_macro.cpp:256 VARIABLE add4 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U192 SOURCE src/awq_macro.cpp:257 VARIABLE add5 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U193 SOURCE src/awq_macro.cpp:259 VARIABLE final_sum LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U203 SOURCE src/awq_macro.cpp:260 VARIABLE tmp_5 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 5 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_6_no_dsp_1_U194 SOURCE src/awq_macro.cpp:260 VARIABLE add7 LOOP lp_cmp_mac_cplocal BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 96 BRAM 0 URAM 0}} Loop_VITIS_LOOP_324_2_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln324_fu_1843_p2 SOURCE src/awq_macro.cpp:324 VARIABLE icmp_ln324 LOOP VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_1848_p2 SOURCE src/awq_macro.cpp:324 VARIABLE add_ln324 LOOP VITIS_LOOP_324_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi0_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE xi0_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi1_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE xi1_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi2_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE xi2_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi3_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE xi3_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE mro0_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE mro1_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE mro2_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_0_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_1_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_2_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_3_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_4_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_5_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_6_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_s_M_elems_V_7_fifo_U SOURCE {} VARIABLE mro3_s_M_elems_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2 1} STORAGEUSAGE fifo DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 384 BRAM 0 URAM 0}} Loop_VITIS_LOOP_337_3_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln337_fu_413_p3 SOURCE src/awq_macro.cpp:337 VARIABLE select_ln337 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ch_fu_421_p3 SOURCE src/awq_macro.cpp:337 VARIABLE ch LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln351_fu_433_p2 SOURCE src/awq_macro.cpp:351 VARIABLE icmp_ln351 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_1_fu_439_p2 SOURCE src/awq_macro.cpp:337 VARIABLE add_ln337_1 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_12_fu_445_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_12 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_13_fu_454_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_13 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_14_fu_463_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_14 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_15_fu_472_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_15 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_8_fu_481_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_8 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_9_fu_490_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_9 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_10_fu_499_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_10 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_11_fu_508_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_11 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_4_fu_517_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_4 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_5_fu_526_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_5 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_6_fu_535_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_6 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_7_fu_544_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_7 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_fu_553_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_1_fu_562_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_1 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_2_fu_571_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_2 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln351_3_fu_580_p3 SOURCE src/awq_macro.cpp:351 VARIABLE select_ln351_3 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME group_fu_618_p2 SOURCE src/awq_macro.cpp:338 VARIABLE group LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln338_fu_624_p2 SOURCE src/awq_macro.cpp:338 VARIABLE icmp_ln338 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln337_fu_630_p2 SOURCE src/awq_macro.cpp:337 VARIABLE add_ln337 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln337_fu_636_p2 SOURCE src/awq_macro.cpp:337 VARIABLE icmp_ln337 LOOP VITIS_LOOP_337_3_VITIS_LOOP_338_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Macro_MAC_Acc4_top {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME xi_c_U SOURCE src/awq_macro.cpp:316 VARIABLE xi_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {128 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro0_c_U SOURCE src/awq_macro.cpp:316 VARIABLE mro0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {128 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro1_c_U SOURCE src/awq_macro.cpp:316 VARIABLE mro1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {128 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro2_c_U SOURCE src/awq_macro.cpp:316 VARIABLE mro2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {128 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mro3_c_U SOURCE src/awq_macro.cpp:316 VARIABLE mro3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {128 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME row_c_U SOURCE src/awq_macro.cpp:316 VARIABLE row_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_1_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_2_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_3_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_4_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_5_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_6_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local0_7_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_1_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_2_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_3_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_4_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_5_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_6_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local1_7_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_1_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_2_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_3_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_4_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_5_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_6_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local2_7_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_1_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_2_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_3_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_4_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_5_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_6_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pout_local3_7_U SOURCE src/awq_macro.cpp:324 VARIABLE pout_local3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 384 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1007.609 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Macro_MAC_Acc4_top.
INFO: [VLOG 209-307] Generating Verilog RTL for Macro_MAC_Acc4_top.
Execute         syn_report -model Macro_MAC_Acc4_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 284.06 MHz
Command       autosyn done; 3.78 sec.
Command     csynth_design done; 16.12 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 264.004 MB.
Execute     close_solution 
INFO: [HLS 200-1510] Running: close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
