Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d735252da284c6c9be7f0f2d4730edc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot led_blinker_tb_behav xil_defaultlib.led_blinker_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.led_blinker [\led_blinker(clk_divide=3)\]
Compiling architecture rtl of entity xil_defaultlib.led_blinker_tb
Built simulation snapshot led_blinker_tb_behav
