===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 40.6732 seconds

  ----Wall Time----  ----Name----
    5.0013 ( 12.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    4.1458 ( 10.2%)    Parse modules
    0.8266 (  2.0%)    Verify circuit
   21.3460 ( 52.5%)  'firrtl.circuit' Pipeline
    1.7314 (  4.3%)    'firrtl.module' Pipeline
    1.6147 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1167 (  0.3%)      LowerCHIRRTLPass
    0.1324 (  0.3%)    InferWidths
    0.9965 (  2.5%)    InferResets
    0.0561 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0996 (  0.2%)    WireDFT
    0.1034 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9037 (  2.2%)    LowerFIRRTLTypes
    8.7793 ( 21.6%)    'firrtl.module' Pipeline
    1.0114 (  2.5%)      ExpandWhens
    0.0235 (  0.1%)      RemoveInvalid
    7.2477 ( 17.8%)      Canonicalizer
    0.4967 (  1.2%)      InferReadWrite
    0.6611 (  1.6%)    Inliner
    1.2816 (  3.2%)    IMConstProp
    0.0698 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0679 (  0.2%)    BlackBoxReader
    0.0679 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.4491 ( 13.4%)    'firrtl.module' Pipeline
    5.4491 ( 13.4%)      Canonicalizer
    0.5148 (  1.3%)    RemoveUnusedPorts
    0.0746 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4638 (  1.1%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.4140 ( 10.9%)  LowerFIRRTLToHW
    0.0661 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.5583 ( 11.2%)  'hw.module' Pipeline
    0.9889 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8505 (  7.0%)    Canonicalizer
    0.7189 (  1.8%)    HWCleanup
    0.9189 (  2.3%)  'hw.module' Pipeline
    0.0847 (  0.2%)    HWLegalizeModules
    0.8342 (  2.1%)    PrettifyVerilog
    4.2116 ( 10.4%)  ExportVerilog
    0.0028 (  0.0%)  Rest
   40.6732 (100.0%)  Total

{
  totalTime: 40.703,
  maxMemory: 741212160
}
