<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CPSW_ALE" id="CPSW_ALE">
  
  
  <register acronym="CPSW_ALE_IDVER" description="ADDRESS LOOKUP ENGINE ID/VERSION REGISTER" id="CPSW_ALE_IDVER" offset="0x0" width="32">
    
  <bitfield begin="31" description=" ALE Identification Value" end="16" id="IDENT" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" ALE Major Version Value" end="8" id="MAJ_VER" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" ALE Minor Version Value" end="0" id="MINOR_VER" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_CTRL" description="ADDRESS LOOKUP ENGINE CONTROL REGISTER" id="CPSW_ALE_CTRL" offset="0x8" width="32">
    
  <bitfield begin="31" description=" Enable ALE" end="31" id="EN_ALE" rwaccess="RW" width="1">
    <bitenum description="Enable ALE packet processing" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Drop all packets" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="30" description=" Clear ALE address table - Setting this bit causes the ALE hardware to write all table bit values to zero. [[br]]Software must perform a clear table operation as part of the ALE setup/configuration process. [[br]]Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. [[br]]Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. [[br]]This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero. [[br]]" end="30" id="CLR_TBL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" Age Out Address Table Now - Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. [[br]]This bit is cleared when the age out process has completed. [[br]]This bit may be read. [[br]]The age out process takes 4096 clocks best case (no ale packet processing during ageout) and 66550 clocks absolute worst case. [[br]]" end="29" id="AGE_OUT_NOW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" " end="9" id="RESERVED_1" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="8" description=" Enable Port 0 (Host Port) unicast flood " end="8" id="EN_P0_UNI_FLOOD" rwaccess="RW" width="1">
    <bitenum description="Flood unknown unicast packets to host port (p0)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do not flood unknown unicast packets to host port (p0)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Learn No VID" end="7" id="LEARN_NO_VID" rwaccess="RW" width="1">
    <bitenum description="VID is not learned with the source address (source address is not tied to VID)." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="VID is learned with the source address" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="6" description=" Enable VLAN ID = 0 Mode " end="6" id="EN_VID0_MODE" rwaccess="RW" width="1">
    <bitenum description="Process the packet with VID = 0." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Process the packet with VID = PORT_VLAN[11 to 0]" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Enable OUI Deny Mode - When set this bit indicates that a packet with a non OUI table entry matching source address will be dropped to the host unless the destination address matches a multicast table entry with the super bit set. [[br]]" end="5" id="EN_OUI_DENY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" ALE Bypass - When set, all packets received on ports 0 and 1 are sent to the host (only to the host)." end="4" id="BYPASS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Rate Limit Transmit mode" end="3" id="RATE_LIMIT_TX" rwaccess="RW" width="1">
    <bitenum description="Broadcast and multicast rate limit counters are transmit port based" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Broadcast and multicast rate limit counters are received port based" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="2" description=" ALE VLAN Aware - Determines what is done if VLAN not found. [[br]] " end="2" id="VLAN_AWARE" rwaccess="RW" width="1">
    <bitenum description="Drop packet if VLAN not found" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Flood if VLAN not found" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Enable MAC Authorization Mode - Mac authorization mode requires that all table entries be made by the host software. [[br]]There are no learned address in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set). " end="1" id="EN_AUTH_MODE" rwaccess="RW" width="1">
    <bitenum description="The ALE is in MAC authorization mode." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="The ALE is not in MAC authorization mode." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Enable Broadcast and Multicast Rate Limit" end="0" id="EN_RATE_LIMIT" rwaccess="RW" width="1">
    <bitenum description="Broadcast/Multicast packet reception limited to the port control register rate limit fields" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Broadcast/Multicast rates not limited" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_PRESCALE" description="ADDRESS LOOKUP ENGINE PRESCALE REGISTER" id="CPSW_ALE_PRESCALE" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" ALE Prescale Register - The input clock is divided by this value for use in the multicast/broadcast rate limiters. [[br]]The minimum operating value is 0x10. [[br]]The prescaler is off when the value is zero. [[br]]" end="0" id="PRESCALE" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_UNKNOWN_VLAN" description="ADDRESS LOOKUP ENGINE UNKNOWN VLAN REGISTER" id="CPSW_ALE_UNKNOWN_VLAN" offset="0x18" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Unknown VLAN Force Untagged Egress." end="24" id="UNKNOWN_FORCE_UNTAGGED_EGRESS" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Unknown VLAN Registered Multicast Flood Mask" end="16" id="UNKNOWN_REG_MCAST_FLOOD_MASK" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Unknown VLAN Multicast Flood Mask" end="8" id="UNKNOWN_MCAST_FLOOD_MASK" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Unknown VLAN Member List" end="0" id="UNKNOWN_VLAN_MEMBER_LIST" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_TBLCTL" description="ADDRESS LOOKUP ENGINE TABLE CONTROL" id="CPSW_ALE_TBLCTL" offset="0x20" width="32">
    
  <bitfield begin="31" description=" Write Bit - This bit is always read as zero. [[br]]Writing a 1 to this bit causes the three table word register values to be written to the entry_pointer location in the address table. [[br]]Writing a 0 to this bit causes the three table word register values to be loaded from the entry_pointer location in the address table so that they may be subsequently read. [[br]]A read of any ALE address location will be stalled until the read or write has completed. [[br]]" end="31" id="WRITE_RDZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" " end="10" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="9" description=" Table Entry Pointer - The entry_pointer contains the table entry value that will be read/written with accesses to the table word registers. [[br]]" end="0" id="ENTRY_POINTER" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_TBLW2" description="ADDRESS LOOKUP ENGINE TABLE WORD 2 REGISTER" id="CPSW_ALE_TBLW2" offset="0x34" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" Table entry bits [[br]]71:64" end="0" id="ENTRY71_64" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_TBLW1" description="ADDRESS LOOKUP ENGINE TABLE WORD 1 REGISTER" id="CPSW_ALE_TBLW1" offset="0x38" width="32">
    
  <bitfield begin="31" description=" Table entry bits 63:32" end="0" id="ENTRY63_32" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_TBLW0" description="ADDRESS LOOKUP ENGINE TABLE WORD 0 REGISTER" id="CPSW_ALE_TBLW0" offset="0x3C" width="32">
    
  <bitfield begin="31" description=" Table entry bits 31:0" end="0" id="ENTRY31_0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_PORTCTL_0" description="ADDRESS LOOKUP ENGINE PORT x CONTROL REGISTER" id="CPSW_ALE_PORTCTL_0" offset="0x40" width="32">
    
  <bitfield begin="31" description=" Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Broadcast rate limiting is enabled by a non-zero value in this field " end="24" id="BCAST_LIMIT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Multicast rate limiting is enabled by a non-zero value in this field. [[br]]" end="16" id="MCAST_LIMIT" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" " end="6" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="5" description=" No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry. [[br]]" end="5" id="NO_SA_UPDATE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" No Learn Mode - When set the port is disabled from learning an address." end="4" id="NO_LEARN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" VLAN ID Ingress Check - If VLAN not found then drop the packet. [[br]]Packets with an unknown (default) VLAN will be dropped. [[br]]" end="3" id="VID_INGRESS_CHECK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Drop Untagged Packets - Drop non-VLAN tagged ingress packets." end="2" id="DROP_UNTAGGED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" " end="0" id="PORT_STATE" rwaccess="RW" width="2">
    <bitenum description="Forward" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Learn" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Blocked" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_PORTCTL_1" description="ADDRESS LOOKUP ENGINE PORT x CONTROL REGISTER" id="CPSW_ALE_PORTCTL_1" offset="0x44" width="32">
    
  <bitfield begin="31" description=" Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Broadcast rate limiting is enabled by a non-zero value in this field " end="24" id="BCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="23" description=" Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Multicast rate limiting is enabled by a non-zero value in this field. [[br]]" end="16" id="MCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="15" description=" " end="6" id="RESERVED_1" rwaccess="R" width="10"/>
    
  <bitfield begin="5" description=" No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry. [[br]]" end="5" id="NO_SA_UPDATE" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description=" No Learn Mode - When set the port is disabled from learning an address." end="4" id="NO_LEARN" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description=" VLAN ID Ingress Check - If VLAN not found then drop the packet. [[br]]Packets with an unknown (default) VLAN will be dropped. [[br]]" end="3" id="VID_INGRESS_CHECK" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description=" Drop Untagged Packets - Drop non-VLAN tagged ingress packets." end="2" id="DROP_UNTAGGED" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description=" " end="0" id="PORT_STATE" rwaccess="RW" width="2">
    <bitenum description="Forward" id="en_4_0x3" token="en_4_0x3" value="0x3"/>
    <bitenum description="Learn" id="en_3_0x2" token="en_3_0x2" value="0x2"/>
    <bitenum description="Blocked" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_PORTCTL_2" description="ADDRESS LOOKUP ENGINE PORT x CONTROL REGISTER" id="CPSW_ALE_PORTCTL_2" offset="0x48" width="32">
    
  <bitfield begin="31" description=" Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Broadcast rate limiting is enabled by a non-zero value in this field " end="24" id="BCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="23" description=" Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Multicast rate limiting is enabled by a non-zero value in this field. [[br]]" end="16" id="MCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="15" description=" " end="6" id="RESERVED_1" rwaccess="R" width="10"/>
    
  <bitfield begin="5" description=" No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry. [[br]]" end="5" id="NO_SA_UPDATE" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description=" No Learn Mode - When set the port is disabled from learning an address." end="4" id="NO_LEARN" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description=" VLAN ID Ingress Check - If VLAN not found then drop the packet. [[br]]Packets with an unknown (default) VLAN will be dropped. [[br]]" end="3" id="VID_INGRESS_CHECK" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description=" Drop Untagged Packets - Drop non-VLAN tagged ingress packets." end="2" id="DROP_UNTAGGED" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description=" " end="0" id="PORT_STATE" rwaccess="RW" width="2">
    <bitenum description="Forward" id="en_4_0x3" token="en_4_0x3" value="0x3"/>
    <bitenum description="Learn" id="en_3_0x2" token="en_3_0x2" value="0x2"/>
    <bitenum description="Blocked" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_PORTCTL_3" description="ADDRESS LOOKUP ENGINE PORT x CONTROL REGISTER" id="CPSW_ALE_PORTCTL_3" offset="0x4C" width="32">
    
  <bitfield begin="31" description=" Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Broadcast rate limiting is enabled by a non-zero value in this field " end="24" id="BCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="23" description=" Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Multicast rate limiting is enabled by a non-zero value in this field. [[br]]" end="16" id="MCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="15" description=" " end="6" id="RESERVED_1" rwaccess="R" width="10"/>
    
  <bitfield begin="5" description=" No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry. [[br]]" end="5" id="NO_SA_UPDATE" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description=" No Learn Mode - When set the port is disabled from learning an address." end="4" id="NO_LEARN" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description=" VLAN ID Ingress Check - If VLAN not found then drop the packet. [[br]]Packets with an unknown (default) VLAN will be dropped. [[br]]" end="3" id="VID_INGRESS_CHECK" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description=" Drop Untagged Packets - Drop non-VLAN tagged ingress packets." end="2" id="DROP_UNTAGGED" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description=" " end="0" id="PORT_STATE" rwaccess="RW" width="2">
    <bitenum description="Forward" id="en_4_0x3" token="en_4_0x3" value="0x3"/>
    <bitenum description="Learn" id="en_3_0x2" token="en_3_0x2" value="0x2"/>
    <bitenum description="Blocked" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_PORTCTL_4" description="ADDRESS LOOKUP ENGINE PORT x CONTROL REGISTER" id="CPSW_ALE_PORTCTL_4" offset="0x50" width="32">
    
  <bitfield begin="31" description=" Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Broadcast rate limiting is enabled by a non-zero value in this field " end="24" id="BCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="23" description=" Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Multicast rate limiting is enabled by a non-zero value in this field. [[br]]" end="16" id="MCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="15" description=" " end="6" id="RESERVED_1" rwaccess="R" width="10"/>
    
  <bitfield begin="5" description=" No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry. [[br]]" end="5" id="NO_SA_UPDATE" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description=" No Learn Mode - When set the port is disabled from learning an address." end="4" id="NO_LEARN" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description=" VLAN ID Ingress Check - If VLAN not found then drop the packet. [[br]]Packets with an unknown (default) VLAN will be dropped. [[br]]" end="3" id="VID_INGRESS_CHECK" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description=" Drop Untagged Packets - Drop non-VLAN tagged ingress packets." end="2" id="DROP_UNTAGGED" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description=" " end="0" id="PORT_STATE" rwaccess="RW" width="2">
    <bitenum description="Forward" id="en_4_0x3" token="en_4_0x3" value="0x3"/>
    <bitenum description="Learn" id="en_3_0x2" token="en_3_0x2" value="0x2"/>
    <bitenum description="Blocked" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
  </register>
  
  
  <register acronym="CPSW_ALE_PORTCTL_5" description="ADDRESS LOOKUP ENGINE PORT x CONTROL REGISTER" id="CPSW_ALE_PORTCTL_5" offset="0x54" width="32">
    
  <bitfield begin="31" description=" Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Broadcast rate limiting is enabled by a non-zero value in this field " end="24" id="BCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="23" description=" Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. [[br]]The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. [[br]]If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. [[br]]Multicast rate limiting is enabled by a non-zero value in this field. [[br]]" end="16" id="MCAST_LIMIT" rwaccess="RW" width="8"/>
    
  <bitfield begin="15" description=" " end="6" id="RESERVED_1" rwaccess="R" width="10"/>
    
  <bitfield begin="5" description=" No Souce Address Update - When set the port is disabled from updating the source port number in an ALE table entry. [[br]]" end="5" id="NO_SA_UPDATE" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description=" No Learn Mode - When set the port is disabled from learning an address." end="4" id="NO_LEARN" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description=" VLAN ID Ingress Check - If VLAN not found then drop the packet. [[br]]Packets with an unknown (default) VLAN will be dropped. [[br]]" end="3" id="VID_INGRESS_CHECK" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description=" Drop Untagged Packets - Drop non-VLAN tagged ingress packets." end="2" id="DROP_UNTAGGED" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description=" " end="0" id="PORT_STATE" rwaccess="RW" width="2">
    <bitenum description="Forward" id="en_4_0x3" token="en_4_0x3" value="0x3"/>
    <bitenum description="Learn" id="en_3_0x2" token="en_3_0x2" value="0x2"/>
    <bitenum description="Blocked" id="en_2_0x1" token="en_2_0x1" value="0x1"/>
    <bitenum description="Disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"/>
  </bitfield>
  </register>
</module>
