make[3]: Warning: File `Makefile.prj' has modification time 260 s in the future
Generating dependencies for HLS config BASIC of fir.cc
make[3]: Warning: File `bdw_work/modules/fir/BASIC/fir.d' has modification time 260 s in the future
BDW_HLS_CONFIG=BASIC BDW_CYNTH_CONFIG=BASIC \
bdw_exec -jobproject project.tcl -job hls.fir.BASIC.s \
/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include   --tl=/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib -DCLOCK_PERIOD=6 --clock_period=6.000 --default_input_delay=0.100 --dpopt_auto=op --flatten_arrays=none --output_style_ungroup_parts=off --unroll_loops=off -DBASIC=1 -DBDW_RTL_fir_BASIC=1 -DioConfig_PIN -D_p_ioConfig_PIN -DioConfig=PIN -D_wrap_ioConfig=PIN  \
	-d bdw_work/modules/fir/BASIC -o fir_rtl.cc \
	--hls_module=fir --hls_config=BASIC --project=project.tcl \
	 \
	 \
	 \
	 \
	 fir.cc

stratus_hls 19.25-s100  (93142.260418)
Copyright (c) 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, CLOCK_PERIOD=6, BASIC=1, BDW_RTL_fir_BASIC=1,
        00481.   ioConfig_PIN, _p_ioConfig_PIN, ioConfig=PIN,
        00481.   _wrap_ioConfig=PIN".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include,
        00481.   /opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include,
        00481.   /opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "6.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "BASIC".
        00481: --hls_module is set to "fir".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/fir/BASIC/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "0".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "fir_rtl.cc".
        00481: --output_dir is set to "bdw_work/modules/fir/BASIC".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "off".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "off".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "off".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "off".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "fir.cc".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --synthesize_asserts is set to "off".
        00481: --tech_lib is set to "/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --unsupported_lib_func is set to "error".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.04.8090 (04221127).
   NOTE 01727: Using Genus 19.11-s087_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 6.000ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate

        00148: Normalization and optimization:
        02923:   Dissolving function boundaries.
        02924:   Dissolved 310 function calls.
        01351:   at fir.cc line 27
        01351.     Preprocessing thread fir::FirThread
        00116:   at fir.cc line 27
        00116.     Optimizing thread fir::FirThread
        00306:     Optimize: pass 1....
        00306:     Optimize: pass 2.
        00306:     Optimize: pass 3...
        00306:     Optimize: pass 4.
        00306:     Optimize: pass 5.
        00258:       at defines.h line 39
        00258.         Array coeffs.table, 8 words x 8 bits (64 total bits),
        00258.         HAS been flattened into 8, 8 bit scalar variables
        00258.         because it is an array of ports.
        00261:       at fir.cc line 56
        00261.         This is the first of 1 variable reads from coeffs.table.
        00306:     Optimize: pass 6..
        00306:     Optimize: pass 7.
        00306:     Optimize: pass 8.
        00306:     Optimize: pass 9.
        00306:     Optimize: pass 10.
        00259:       at fir.cc line 37
        00259.         Array shift_reg, 8 words x 8 bits (64 total bits), has
        00259.         NOT been flattened because the --flatten_array level
        00259.         does not allow flattening of arrays with variable
        00259.         writes.
   NOTE 00260:       at fir.cc line 46 (in shift_reg())
   NOTE 00260.           called from line 37
   NOTE 00260.         This is the first of 1 variable writes to shift_reg.
        00261:       at fir.cc line 46 (in shift_reg())
        00261.           called from line 37
        00261.         This is the first of 2 variable reads from shift_reg.
        00289:       at fir.cc line 45
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at fir.cc line 51
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
        00289:       at fir.cc line 40
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
               ....................................................................................................
               ....................................................
        01352:   at fir.cc line 27
        01352.     Postprocessing thread fir::FirThread
   NOTE 00487: Created 12 dpopt operator parts

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 64 inputs.
        02788:       Using cached results for cyn_mux_estimate_0
        00968:   Matching resources
   NOTE 00852:     at fir.cc line 46
   NOTE 00852.       Created memory wrapper fir_RAM_8X8_1
        02791:         Area =     0.00  Latency = 1  Setup =    0.066ns
        02791.                                       Delay =    0.114ns
        02788:       Using cached results for fir_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for fir_Xor_1Ux1U_1U_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.107ns
        02788:       Using cached results for fir_Or_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02788:       Using cached results for fir_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for fir_gen_busy_r_4
        02790:         Area =     4.10  Latency = 0  Delay =    0.165ns
        02788:       Using cached results for fir_Add_3Ux1U_4U_4
        02790:         Area =    11.29  Latency = 0  Delay =    0.205ns
        02788:       Using cached results for fir_Add_11Ux11U_11U_4
        02790:         Area =    85.16  Latency = 0  Delay =    0.599ns
        02788:       Using cached results for fir_Mul_8Ux8U_11U_4
        02790:         Area =   322.16  Latency = 0  Delay =    0.952ns
        02788:       Using cached results for fir_N_Mux_8_8_12_4
        02790:         Area =    95.76  Latency = 0  Delay =    0.314ns
        02788:       Using cached results for fir_LessThan_3Ux3U_1U_4
        02790:         Area =     9.58  Latency = 0  Delay =    0.189ns
        02788:       Using cached results for fir_Add_3Ux1U_3U_4
        02790:         Area =     9.92  Latency = 0  Delay =    0.196ns
        02788:       Using cached results for fir_Add_3U_4_4
        02790:         Area =     6.84  Latency = 0  Delay =    0.135ns
        02788:       Using cached results for fir_LessThan_1U_10_4
        02790:         Area =     1.71  Latency = 0  Delay =    0.076ns
        02788:       Using cached results for fir_N_Muxb_1_2_11_4
        02790:         Area =     2.39  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for fir_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for fir_Xor_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for fir_Or_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02788:       Using cached results for fir_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for fir_gen_busy_r_1
        02790:         Area =    18.47  Latency = 0  Delay =    0.101ns
        02788:       Using cached results for fir_Add_3Ux1U_4U_1
        02790:         Area =    18.59  Latency = 0  Delay =    0.123ns
        02788:       Using cached results for fir_Add_11Ux11U_11U_1
        02790:         Area =   138.97  Latency = 0  Delay =    0.333ns
        02788:       Using cached results for fir_Mul_8Ux8U_11U_1
        02790:         Area =   431.91  Latency = 0  Delay =    0.755ns
        02788:       Using cached results for fir_N_Mux_8_8_12_1
        02790:         Area =   164.09  Latency = 0  Delay =    0.199ns
        02788:       Using cached results for fir_LessThan_3Ux3U_1U_1
        02790:         Area =    14.71  Latency = 0  Delay =    0.143ns
        02788:       Using cached results for fir_Add_3Ux1U_3U_1
        02790:         Area =    16.54  Latency = 0  Delay =    0.121ns
        02788:       Using cached results for fir_Add_3U_4_1
        02790:         Area =    12.43  Latency = 0  Delay =    0.096ns
        02788:       Using cached results for fir_LessThan_1U_10_1
        02790:         Area =     8.21  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for fir_N_Muxb_1_2_11_1
        02790:         Area =    11.75  Latency = 0  Delay =    0.060ns

        00969: Scheduling:
   NOTE 01437:   at fir.cc line 27
   NOTE 01437.     Using global default input delay value of 0.100ns.
               .....................
        01171:   Scheduling thread fir::FirThread
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[0], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[1], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[2], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[3], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[4], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[5], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[6], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
   NOTE 00579:     at fir.cc line 29
   NOTE 00579.       The input, coeffs.table[7], has been specified to be
   NOTE 00579.       stable throughout execution of the block that begins at
   NOTE 00579.       this point.
        02098:     Total op count: 54
        03257:     Sharable op count: 14
        01170:     Unsharable op count: 40
        01166:     Estimated intrinsic mux area: 164
        01158:     Checking feasibility of constraints
        01159:     Constraint Check Complete
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1....
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       fir_Add_11Ux11U_11U_4        1
        01220:              fir_Add_3U_4_1        1
        01220:        fir_LessThan_1U_10_1        1
        01220:         fir_Mul_8Ux8U_11U_4        1
        01220:          fir_N_Mux_8_8_12_4        1
        01220:               fir_RAM_8X8_1        1
               ...

        02918: RTL Generation & Optimization:
        02917:   Preparing thread fir::FirThread for final RTL output
        01006:     States: 17
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for thread "FirThread":                       .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: .   fir_Mul_8Ux8U_11U_4      1               322.2          322.2 .
        00807: .    fir_N_Mux_8_8_12_4      1                95.8           95.8 .
        00807: . fir_Add_11Ux11U_11U_4      1                85.2           85.2 .
        00807: .        fir_Add_3U_4_4      2                 6.8           13.7 .
        00807: .    fir_Add_3Ux1U_4U_4      1                11.3           11.3 .
        00807: .  fir_LessThan_1U_10_4      1                 1.7            1.7 .
        00807: .         fir_RAM_8X8_1      1                         ?        ? .
        00810: .        implicit muxes                                     208.3 .
        00808: .             registers      6                                    .
        00809: .         register bits     21    5.5(1)       0.0          114.9 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area         113.9(21)    737.0   0.0    852.9 .
               .                                                                 .
               ...................................................................


        00813:     Array bindings:
        00814:       Array shift_reg, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a fir_RAM_8X8_1 memory having 8 words x 8
        00814.         bits (64 total bits).
        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations.......................................................
        00144:     Global optimizations...................................
        02788:       Using cached results for fir_Add_4U_16_4
        02790:         Area =     0.00  Latency = 0  Delay =    0.000ns
        02788:       Using cached results for fir_DECODE_16U_15_4
        02790:         Area =    28.39  Latency = 0  Delay =    0.131ns
        02788:       Using cached results for fir_DECODE_4U_14_4
        02790:         Area =     5.13  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for fir_DECODE_2U_13_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns

               +-----------------------------------------------------------------+
               |                                                                 |
        00803: | Allocation Report for all threads:                              |
        00805: |                                     Area/Instance               |
        00805: |                               ------------------------    Total |
        00805: |              Resource  Count    Seq(#FF)    Comb    BB     Area |
        00805: | ---------------------  -----  ----------  ------  ----  ------- |
        00807: |   fir_Mul_8Ux8U_11U_4      1               322.2          322.2 |
        00807: |    fir_N_Mux_8_8_12_4      1                95.8           95.8 |
        00807: | fir_Add_11Ux11U_11U_4      1                85.2           85.2 |
        00807: |          mux_3bx11i8c      1                33.4           33.4 |
        00807: |          mux_11bx3i1c      1                33.3           33.3 |
        00807: |           mux_8bx3i1c      1                24.7           24.7 |
        00807: |      fir_gen_busy_r_1      1                18.5           18.5 |
        00807: |           mux_3bx2i1c      2                 8.1           16.3 |
        00807: |           mux_4bx4i3c      1                15.9           15.9 |
        00807: |           mux_1bx2i2c      6                 2.3           14.0 |
        00807: |        fir_Add_3U_4_4      2                 6.8           13.7 |
        00807: |    fir_Add_3Ux1U_4U_4      1                11.3           11.3 |
        00807: |           mux_2bx3i3c      2                 5.4           10.9 |
        00807: |           mux_3bx3i1c      1                10.0           10.0 |
        00807: |    fir_And_1Ux1U_1U_1      1                 8.9            8.9 |
        00807: |    fir_Xor_1Ux1U_1U_1      1                 4.4            4.4 |
        00807: |       fir_Not_1U_1U_1      1                 4.1            4.1 |
        00807: |           mux_1bx3i1c      1                 3.8            3.8 |
        00807: |   fir_N_Muxb_1_2_11_4      1                 2.4            2.4 |
        00807: |  fir_LessThan_1U_10_4      1                 1.7            1.7 |
        00807: |     fir_Or_1Ux1U_1U_4      1                 1.4            1.4 |
        00807: |         fir_RAM_8X8_1      1                         ?        ? |
        00808: |             registers     14                                    |
        00809: |         register bits     34    7.3(1)       0.6          271.5 |
        02604: |       estimated cntrl      1               101.6          101.6 |
        00811: | --------------------------------------------------------------- |
        00812: |            Total Area         249.7(34)    855.1   0.0   1104.8 |
               |                                                                 |
               +-----------------------------------------------------------------+


        00813:     Array bindings:
        00814:       Array shift_reg, 8 words x 8 bits (64 total bits), has
        00814.         been mapped to a fir_RAM_8X8_1 memory having 8 words x 8
        00814.         bits (64 total bits).

        00195: Writing RTL files:
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_RAM_8X8_1.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_RAM_8X8_1.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_N_Mux_8_8_12_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_N_Mux_8_8_12_4.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_Mul_8Ux8U_11U_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_Mul_8Ux8U_11U_4.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_LessThan_1U_10_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_LessThan_1U_10_4.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_Add_3Ux1U_4U_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_Add_3Ux1U_4U_4.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_Add_3U_4_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_Add_3U_4_4.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_Add_11Ux11U_11U_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_Add_11Ux11U_11U_4.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_Not_1U_1U_1.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_Not_1U_1U_1.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_And_1Ux1U_1U_1.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_And_1Ux1U_1U_1.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_Or_1Ux1U_1U_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_Or_1Ux1U_1U_4.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_Xor_1Ux1U_1U_1.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_Xor_1Ux1U_1U_1.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_gen_busy_r_1.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_gen_busy_r_1.cc
        01766:   bdw_work/modules/fir/BASIC/c_parts/fir_N_Muxb_1_2_11_4.h
        01767:   bdw_work/modules/fir/BASIC/c_parts/fir_N_Muxb_1_2_11_4.cc
        01766:   bdw_work/modules/fir/BASIC/fir_rtl.h
        01767:   bdw_work/modules/fir/BASIC/fir_rtl.cc
        01768:   bdw_work/modules/fir/BASIC/v_rtl/fir_RAM_8X8_1.v
        01768:   bdw_work/modules/fir/BASIC/fir_rtl.v

stratus_hls succeeded with 0 errors and 0 warnings.

make[3]: warning:  Clock skew detected.  Your build may be incomplete.
