$date
	Sun Aug 20 21:49:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 16 ! data_out [15:0] $end
$var reg 10 " address [9:0] $end
$var reg 1 # clk $end
$var reg 16 $ data_in [15:0] $end
$var reg 1 % rd $end
$var reg 1 & wr $end
$scope module uut $end
$var wire 10 ' address [9:0] $end
$var wire 1 # clk $end
$var wire 16 ( data_in [15:0] $end
$var wire 1 % rd $end
$var wire 1 & wr $end
$var wire 16 ) data_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
x&
x%
bx $
x#
bx "
bx !
$end
#20
