

================================================================
== Vitis HLS Report for 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc'
================================================================
* Date:           Tue Jun 24 19:15:17 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|     47|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |ap_return_0           |   9|          2|   16|         32|
    |ap_return_1           |   9|          2|   16|         32|
    |p_src_mat_cols_blk_n  |   9|          2|    1|          2|
    |p_src_mat_rows_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  45|         10|   35|         70|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  16|   0|   16|          0|
    |ap_return_1_preg  |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  34|   0|   34|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_return_0                    |  out|   16|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|ap_return_1                    |  out|   16|  ap_ctrl_hs|  remap<128, 1, 0, 7, 0, 600, 800, 1, false, 2, 2, 2, 2>.2_Block_entry1_proc|  return value|
|p_src_mat_rows_dout            |   in|   32|     ap_fifo|                                                              p_src_mat_rows|       pointer|
|p_src_mat_rows_num_data_valid  |   in|    2|     ap_fifo|                                                              p_src_mat_rows|       pointer|
|p_src_mat_rows_fifo_cap        |   in|    2|     ap_fifo|                                                              p_src_mat_rows|       pointer|
|p_src_mat_rows_empty_n         |   in|    1|     ap_fifo|                                                              p_src_mat_rows|       pointer|
|p_src_mat_rows_read            |  out|    1|     ap_fifo|                                                              p_src_mat_rows|       pointer|
|p_src_mat_cols_dout            |   in|   32|     ap_fifo|                                                              p_src_mat_cols|       pointer|
|p_src_mat_cols_num_data_valid  |   in|    2|     ap_fifo|                                                              p_src_mat_cols|       pointer|
|p_src_mat_cols_fifo_cap        |   in|    2|     ap_fifo|                                                              p_src_mat_cols|       pointer|
|p_src_mat_cols_empty_n         |   in|    1|     ap_fifo|                                                              p_src_mat_cols|       pointer|
|p_src_mat_cols_read            |  out|    1|     ap_fifo|                                                              p_src_mat_cols|       pointer|
+-------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

