
****** PlanAhead v14.1 (64-bit)
  **** Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source C:/Users/georges/Documents/GitHub/MQP/MT9V034_test/pa.fromNetlist.tcl
# create_project -name MT9V034_test -dir "C:/Users/georges/Documents/GitHub/MQP/MT9V034_test/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/georges/Documents/GitHub/MQP/MT9V034_test/mt9v034_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/georges/Documents/GitHub/MQP/MT9V034_test} {ipcore_dir} }
# set_property target_constrs_file "mt9v034_top.ucf" [current_fileset -constrset]
Adding file 'C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.ucf' to fileset 'constrs_1'
# add_files [list {mt9v034_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.1 - ngc2edif P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design mt9v034_top.ngc ...
WARNING:NetListWriters:298 - No output is written to mt9v034_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mt9v034_top.edif ...
ngc2edif: Total memory usage is 82324 kilobytes

Parsing EDIF File [.\planAhead_run_1\MT9V034_test.data\cache\mt9v034_top_ngc_688a80e6.edif]
Finished Parsing EDIF File [.\planAhead_run_1\MT9V034_test.data\cache\mt9v034_top_ngc_688a80e6.edif]
Loading clock regions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.ucf]
Finished Parsing UCF File [C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.ucf]
INFO: [Project-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project-176] Phase 0 Netlist Checksum: 59643f83 
link_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 569.813 ; gain = 216.199
exit
INFO: [Common-206] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
