#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov  4 14:19:55 2024
# Process ID: 763
# Current directory: /home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.runs/synth_1
# Command line: vivado -log clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl
# Log file: /home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.runs/synth_1/clock.vds
# Journal file: /home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.runs/synth_1/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 4099.600 MHz, CPU Physical cores: 4, Host memory: 16409 MB
#-----------------------------------------------------------
source clock.tcl -notrace
