<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="Other">
    <gui_name language="en">Other</gui_name>
    <description language="en">Other</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-actlr_el1.html" name="ACTLR_EL1" size="8">
      <gui_name language="en">Auxiliary Control Register (EL1)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for execution at EL1 and EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-actlr_el2.html" name="ACTLR_EL2" size="8">
      <gui_name language="en">Auxiliary Control Register (EL2)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-actlr_el3.html" name="ACTLR_EL3" size="8">
      <gui_name language="en">Auxiliary Control Register (EL3)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for EL3.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-cpacr_el1.html" name="CPACR_EL1" size="4">
      <gui_name language="en">Architectural Feature Access Control Register</gui_name>
      <description language="en">Controls access to trace, and to Advanced SIMD and floating-point functionality.</description>
      <bitField enumerationId="CPACR_EL1_TTA" name="TTA">
        <gui_name language="en">TTA</gui_name>
        <description language="en">Traps EL0 and EL1 System register accesses to all implemented trace registers to EL1, from both Execution states.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="CPACR_EL1_FPEN" name="FPEN">
        <gui_name language="en">FPEN</gui_name>
        <description language="en">Traps EL0 and EL1 accesses to the SIMD and floating-point registers to EL1, from both Execution states.</description>
        <definition>[21:20]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-sctlr_el1.html" name="SCTLR_EL1" size="4">
      <gui_name language="en">System Control Register (EL1)</gui_name>
      <description language="en">Provides top level control of the system, including its memory system, at EL1 and EL0.</description>
      <bitField enumerationId="SCTLR_EL1_UCI" name="UCI">
        <gui_name language="en">UCI</gui_name>
        <description language="en">Traps EL0 execution of cache maintenance instructions to EL1, from AArch64 state only.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">Endianness of data accesses at EL1, and stage 1 translation table walks in the EL1&amp;0 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_E0E" name="E0E">
        <gui_name language="en">E0E</gui_name>
        <description language="en">Endianness of data accesses at EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the EL1&amp;0 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_nTWE" name="nTWE">
        <gui_name language="en">nTWE</gui_name>
        <description language="en">Traps EL0 execution of WFE instructions to EL1, from both Execution states.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_nTWI" name="nTWI">
        <gui_name language="en">nTWI</gui_name>
        <description language="en">Traps EL0 execution of WFI instructions to EL1, from both Execution states.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_UCT" name="UCT">
        <gui_name language="en">UCT</gui_name>
        <description language="en">Traps EL0 accesses to the CTR_EL0 to EL1, from AArch64 state only.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_DZE" name="DZE">
        <gui_name language="en">DZE</gui_name>
        <description language="en">Traps EL0 execution of DC ZVA instructions to EL1, from AArch64 state only.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL0 and EL1:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_UMA" name="UMA">
        <gui_name language="en">UMA</gui_name>
        <description language="en">User Mask Access. Traps EL0 execution of MSR and MRS instructions that access the PSTATE.{D, A, I, F} masks to EL1, from AArch64 state only.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_SED" name="SED">
        <gui_name language="en">SED</gui_name>
        <description language="en">SETEND instruction disable. Disables SETEND instructions at EL0 using AArch32.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_ITD" name="ITD">
        <gui_name language="en">ITD</gui_name>
        <description language="en">IT Disable. Disables some uses of IT instructions at EL0 using AArch32.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_CP15BEN" name="CP15BEN">
        <gui_name language="en">CP15BEN</gui_name>
        <description language="en">System instruction memory barrier enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField name="SA0">
        <gui_name language="en">SA0</gui_name>
        <description language="en">SP Alignment check enable for EL0. When set to 1, if a load or store instruction executed at EL0 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see .</description>
        <definition>[4]</definition>
      </bitField>
      <bitField name="SA">
        <gui_name language="en">SA</gui_name>
        <description language="en">SP Alignment check enable. When set to 1, if a load or store instruction executed at EL1 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see .</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL1_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL1 and EL0 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-sctlr_el2.html" name="SCTLR_EL2" size="4">
      <gui_name language="en">System Control Register (EL2)</gui_name>
      <description language="en">Provides top level control of the system, including its memory system, at EL2.</description>
      <bitField enumerationId="SCTLR_EL2_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">Endianness of data accesses at EL2, stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the EL1&amp;0 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL2_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the EL2 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL2_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL2:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField name="SA">
        <gui_name language="en">SA</gui_name>
        <description language="en">SP Alignment check enable. When set to 1, if a load or store instruction executed at EL2 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see .</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL2_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL2_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL2_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL2 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-sctlr_el3.html" name="SCTLR_EL3" size="4">
      <gui_name language="en">System Control Register (EL3)</gui_name>
      <description language="en">Provides top level control of the system, including its memory system, at EL3.</description>
      <bitField enumerationId="SCTLR_EL3_EE" name="EE">
        <gui_name language="en">EE</gui_name>
        <description language="en">Endianness of data accesses at EL3, and stage 1 translation table walks in the EL3 translation regime.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL3_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the EL3 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL3_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">Instruction access Cacheability control, for accesses at EL3:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField name="SA">
        <gui_name language="en">SA</gui_name>
        <description language="en">SP Alignment check enable. When set to 1, if a load or store instruction executed at EL3 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see .</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL3_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL3_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL3_M" name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">MMU enable for EL3 stage 1 address translation.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CPACR_EL1_TTA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="EL0 and EL1 System register accesses to all implemented trace registers are trapped." name="EL0_and_EL1_System_register_accesses_to_all_implemented_trace_registers_are_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPACR_EL1_FPEN">
    <tcf:enumItem description="This control causes any instructions at EL0 or EL1 that use the registers associated with floating-point and Advanced SIMD execution to be trapped." name="_0" number="0"/>
    <tcf:enumItem description="This control causes any instructions at EL0 that use the registers associated with floating-point and Advanced SIMD execution to be trapped, but does not cause any instruction in EL1 to be trapped." name="This_control_causes_any_instructions_at_EL0_that_use_the_registers_associated_with_floating_point_and_Advanced_SIMD_execution_to_be_trapped_but_does_not_cause_any_instruction_in_EL1_to_be_trapped" number="1"/>
    <tcf:enumItem description="This control causes any instructions at EL0 or EL1 that use the registers associated with floating-point and Advanced SIMD execution to be trapped." name="_1" number="2"/>
    <tcf:enumItem description="This control does not cause any instruction to be trapped." name="This_control_does_not_cause_any_instruction_to_be_trapped" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_UCI">
    <tcf:enumItem description="Any attempt to execute a DC CVAU, DC CIVAC, DC CVAC, or IC IVAU instruction at EL0 using AArch64 is trapped to EL1." name="Any_attempt_to_execute_a_DC_CVAU_DC_CIVAC_DC_CVAC_or_IC_IVAU_instruction_at_EL0_using_AArch64_is_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_EE">
    <tcf:enumItem description="Explicit data accesses at EL1, and stage 1 translation table walks in the EL1&amp;0 translation regime are little-endian." name="Explicit_data_accesses_at_EL1_and_stage_1_translation_table_walks_in_the_EL1_0_translation_regime_are_little_endian" number="0"/>
    <tcf:enumItem description="Explicit data accesses at EL1, and stage 1 translation table walks in the EL1&amp;0 translation regime are big-endian." name="Explicit_data_accesses_at_EL1_and_stage_1_translation_table_walks_in_the_EL1_0_translation_regime_are_big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_E0E">
    <tcf:enumItem description="Explicit data accesses at EL0 are little-endian." name="Explicit_data_accesses_at_EL0_are_little_endian" number="0"/>
    <tcf:enumItem description="Explicit data accesses at EL0 are big-endian." name="Explicit_data_accesses_at_EL0_are_big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the EL1&amp;0 translation regime is forced to XN for accesses from software executing at EL1 or EL0." name="Any_region_that_is_writable_in_the_EL1_0_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_EL1_or_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_nTWE">
    <tcf:enumItem description="Any attempt to execute a WFE instruction at EL0 is trapped to EL1, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFE_instruction_at_EL0_is_trapped_to_EL1_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_nTWI">
    <tcf:enumItem description="Any attempt to execute a WFI instruction at EL0 is trapped EL1, if the instruction would otherwise have caused the PE to enter a low-power state." name="Any_attempt_to_execute_a_WFI_instruction_at_EL0_is_trapped_EL1_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_UCT">
    <tcf:enumItem description="Accesses to the CTR_EL0 from EL0 using AArch64 are trapped to EL1." name="Accesses_to_the_CTR_EL0_from_EL0_using_AArch64_are_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_DZE">
    <tcf:enumItem description="Any attempt to execute a DC ZVA instruction at EL0 using AArch64 is trapped to EL1. Reading DCZID_EL0.DZP from EL0 returns 1, indicating that DC ZVA instructions are not supported." name="Any_attempt_to_execute_a_DC_ZVA_instruction_at_EL0_using_AArch64_is_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_I">
    <tcf:enumItem description="All instruction access to Normal memory from EL0 and EL1 are Non-cacheable for all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL0_and_EL1_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="This control has no effect on the Cacheability of instruction access to Normal memory from EL0 and EL1..." name="This_control_has_no_effect_on_the_Cacheability_of_instruction_access_to_Normal_memory_from_EL0_and_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_UMA">
    <tcf:enumItem description="Any attempt at EL0 using AArch64 to execute an MRS, MSR(register), or MSR(immediate) instruction that accesses the DAIF is trapped to EL1." name="Any_attempt_at_EL0_using_AArch64_to_execute_an_MRS_MSR_register_or_MSR_immediate_instruction_that_accesses_the_DAIF_is_trapped_to_EL1" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_SED">
    <tcf:enumItem description="SETEND instruction execution is enabled at EL0 using AArch32." name="SETEND_instruction_execution_is_enabled_at_EL0_using_AArch32" number="0"/>
    <tcf:enumItem description="SETEND instructions are UNDEFINED at EL0 using AArch32." name="SETEND_instructions_are_UNDEFINED_at_EL0_using_AArch32" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_ITD">
    <tcf:enumItem description="All IT instruction functionality is enabled at EL0 using AArch32." name="All_IT_instruction_functionality_is_enabled_at_EL0_using_AArch32" number="0"/>
    <tcf:enumItem description="Any attempt at EL0 using AArch32 to execute any of the following is UNDEFINED..." name="Any_attempt_at_EL0_using_AArch32_to_execute_any_of_the_following_is_UNDEFINED" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_CP15BEN">
    <tcf:enumItem description="EL0 using AArch32: EL0 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is UNDEFINED." name="EL0_using_AArch32_EL0_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_UNDEFINED" number="0"/>
    <tcf:enumItem description="EL0 using AArch32: EL0 execution of the CP15DMB, CP15DSB, and CP15ISB instructions is enabled." name="EL0_using_AArch32_EL0_execution_of_the_CP15DMB_CP15DSB_and_CP15ISB_instructions_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_C">
    <tcf:enumItem description="All data access to Normal memory from EL0 and EL1, and all Normal memory accesses to the EL1&amp;0 stage 1 translation tables, are Non-cacheable for all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL0_and_EL1_and_all_Normal_memory_accesses_to_the_EL1_0_stage_1_translation_tables_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="This control has no effect on the Cacheability of..." name="This_control_has_no_effect_on_the_Cacheability_of" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at EL1 or EL0..." name="Alignment_fault_checking_disabled_when_executing_at_EL1_or_EL0" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at EL1 or EL0..." name="Alignment_fault_checking_enabled_when_executing_at_EL1_or_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL1_M">
    <tcf:enumItem description="EL1 and EL0 stage 1 address translation disabled..." name="EL1_and_EL0_stage_1_address_translation_disabled" number="0"/>
    <tcf:enumItem description="EL1 and EL0 stage 1 address translation enabled." name="EL1_and_EL0_stage_1_address_translation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_EE">
    <tcf:enumItem description="Explicit data accesses at EL2, stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the EL1&amp;0 translation regime are little-endian." name="Explicit_data_accesses_at_EL2_stage_1_translation_table_walks_in_the_EL2_translation_regime_and_stage_2_translation_table_walks_in_the_EL1_0_translation_regime_are_little_endian" number="0"/>
    <tcf:enumItem description="Explicit data accesses at EL2, stage 1 translation table walks in the EL2 translation regime, and stage 2 translation table walks in the EL1&amp;0 translation regime are big-endian." name="Explicit_data_accesses_at_EL2_stage_1_translation_table_walks_in_the_EL2_translation_regime_and_stage_2_translation_table_walks_in_the_EL1_0_translation_regime_are_big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the EL2 translation regime is forced to XN for accesses from software executing at EL2." name="Any_region_that_is_writable_in_the_EL2_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_I">
    <tcf:enumItem description="All instruction access to Normal memory from EL2 are Non-cacheable for all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL2_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="This control has no effect on the Cacheability of instruction access to Normal memory from EL2..." name="This_control_has_no_effect_on_the_Cacheability_of_instruction_access_to_Normal_memory_from_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_C">
    <tcf:enumItem description="All data access to Normal memory from EL2, and all Normal memory accesses to the EL2 translation tables, are Non-cacheable for all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL2_and_all_Normal_memory_accesses_to_the_EL2_translation_tables_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="This control has no effect on the Cacheability of..." name="This_control_has_no_effect_on_the_Cacheability_of" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at EL2..." name="Alignment_fault_checking_disabled_when_executing_at_EL2" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at EL2..." name="Alignment_fault_checking_enabled_when_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_M">
    <tcf:enumItem description="EL2 stage 1 address translation disabled..." name="EL2_stage_1_address_translation_disabled" number="0"/>
    <tcf:enumItem description="EL2 stage 1 address translation enabled." name="EL2_stage_1_address_translation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL3_EE">
    <tcf:enumItem description="Explicit data accesses at EL3, and stage 1 translation table walks in the EL3 translation regime are little-endian." name="Explicit_data_accesses_at_EL3_and_stage_1_translation_table_walks_in_the_EL3_translation_regime_are_little_endian" number="0"/>
    <tcf:enumItem description="Explicit data accesses at EL3, and stage 1 translation table walks in the EL3 translation regime are big-endian." name="Explicit_data_accesses_at_EL3_and_stage_1_translation_table_walks_in_the_EL3_translation_regime_are_big_endian" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL3_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the EL3 translation regime is forced to XN for accesses from software executing at EL3." name="Any_region_that_is_writable_in_the_EL3_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL3_I">
    <tcf:enumItem description="All instruction access to Normal memory from EL3 are Non-cacheable for all levels of instruction and unified cache..." name="All_instruction_access_to_Normal_memory_from_EL3_are_Non_cacheable_for_all_levels_of_instruction_and_unified_cache" number="0"/>
    <tcf:enumItem description="This control has no effect on the Cacheability of instruction access to Normal memory from EL3..." name="This_control_has_no_effect_on_the_Cacheability_of_instruction_access_to_Normal_memory_from_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL3_C">
    <tcf:enumItem description="All data access to Normal memory from EL3, and all Normal memory accesses to the EL3 translation tables, are Non-cacheable for all levels of data and unified cache." name="All_data_access_to_Normal_memory_from_EL3_and_all_Normal_memory_accesses_to_the_EL3_translation_tables_are_Non_cacheable_for_all_levels_of_data_and_unified_cache" number="0"/>
    <tcf:enumItem description="This control has no effect on the Cacheability of..." name="This_control_has_no_effect_on_the_Cacheability_of" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL3_A">
    <tcf:enumItem description="Alignment fault checking disabled when executing at EL3..." name="Alignment_fault_checking_disabled_when_executing_at_EL3" number="0"/>
    <tcf:enumItem description="Alignment fault checking enabled when executing at EL3..." name="Alignment_fault_checking_enabled_when_executing_at_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL3_M">
    <tcf:enumItem description="EL3 stage 1 address translation disabled..." name="EL3_stage_1_address_translation_disabled" number="0"/>
    <tcf:enumItem description="EL3 stage 1 address translation enabled." name="EL3_stage_1_address_translation_enabled" number="1"/>
  </tcf:enumeration>
</register_list>
