# SUPERSCALAR_CPU
This project implements a simple 2-way superscalar in-order pipelined RISC-V CPU, built collaboratively in VHDL and Verilog.

It extends the concepts of a classic 5-stage pipeline by allowing the CPU to fetch, decode, execute, and commit up to 2 instructions per cycle ‚Äî increasing throughput while keeping the design modular and understandable.

The design uses a combination of VHDL and Verilog modules to support team collaboration and maintain flexibility across different toolchains.

## Key Features
- 2-way superscalar pipeline (dual-issue)
- Mixed VHDL + Verilog design (team-friendly and tool-friendly)
- 4-read / 2-write register file
- Refactored ALU with multi-issue support
- Forwarding and hazard detection for dual-issue
- Randomized verification (> 10,000 cases)
- Clean modular structure ‚Äî extensible toward out-of-order
- Waveform-based debugging for education and verification

## Goals
- Learn practical superscalar CPU design
- Apply and extend concepts from previous single-issue pipeline
- Build a solid base for future out-of-order CPU
- Practice mixed VHDL + Verilog integration (real-world skill)
- Document progress for portfolio and collaboration

## Designs
### HAZARD DETECTION UNIT (HDU)
![Hazard diagram](images/Hazard_Guide.jpg)
Note: This is how I implemented the HDU to detect hazards

The hazard detection unit (HDU) is responsible for identifying data hazards between instructions in a dual-issue superscalar pipeline. To implement this, I followed a structured approach based on a dependency diagram I sketched to visualize potential conflicts across pipeline stages.

For instruction A in the ID_EX stage, I check for hazards by comparing its source registers against the destination registers of instructions ahead in the pipeline. The priority of checks is as follows:
- EX_MEM.A
- EX_MEM.B
- MEM_WB.A
- MEM_WB.B

This priority order ensures that the most recent results (from closer pipeline stages) are considered first for potential forwarding.

For load-use hazards, instruction A in the ID stage is compared specifically against both instructions in the ID_EX stage to determine whether a stall is required.

For instruction B, the logic is more complex due to its possible dependency on instruction A, which is issued in the same cycle. This stall is not limited to load-use hazards; any data dependency where A writes to a register B needs will require B to stall, regardless of instruction type. Therefore, the first check is whether instruction B depends on instruction A and whether instruction A intends to write (RegWrite asserted).

If no such dependency exists, hazard detection continues for instruction B using the same priority order as instruction A:
- EX_MEM.A
- EX_MEM.B
- MEM_WB.A
- MEM_WB.B

If no hazard is detected after these checks, then no action (stall or forward) is taken.

This hierarchy ensures correct data forwarding and minimal pipeline stalling while maintaining proper instruction execution order.

![Hazard diagram](images/HDU.png)
The image above demonstrates that the hazard detection unit is functioning correctly. Several dependency cases have been highlighted to illustrate how hazards are identified and handled. Additional screenshots are included to show more examples of detected hazards across different scenarios for both instruction A and B.

### EXECUTION (EX) STAGE
The EX stage was initially developed in Verilog and integrated into my VHDL-based pipeline using wrapper modules. However, I later refactored the EX stage back to VHDL for several reasons:
- Reduced complexity: Managing both VHDL and Verilog added unnecessary complications to the integrated pipeline.
- Maintainability: Verilog‚Äôs lack of native enum support required extra conversion logic, especially in testbenches.
- Cleaner testbench integration: Refactoring to VHDL streamlined simulation and significantly reduced debugging overhead.
- Scalability and flexibility: Working fully in VHDL made it easier to scale up the number of supported instructions and refactor modules efficiently, thanks to the structured nature of my existing VHDL records and design conventions.

**Verification Progress**
To verify the EX stage, I wrote both SystemVerilog and VHDL testbenches, each serving a unique purpose:
- A SystemVerilog testbench helped me identify and resolve a bug in the forwarding unit where it failed to return zero for undefined cases. This issue has been **fixed and re-verified**. Writing this testbench also allowed me to catch and address various edge cases, with all signals showing clean waveform activity.
- A VHDL testbench gave me fine-grained control over input signals to closely observe the behavior of the integrated module. It was especially useful for monitoring intra-cycle dependencies‚Äîsuch as forw_from_A behavior‚Äîto confirm that my design logic performs as expected. The waveform confirms correct forwarding behavior in these cases.

During this process, I also discovered a misleading failure caused by the inclusion of the JAL instruction in the opcode generator. Since JAL bypasses the ALU and EX stage, it appeared as an error in output comparisons. After commenting it out in the helper function for opcode generation, the results aligned exactly as expected ‚Äî with no actual logic issue.

Although the simulations show that the EX stage is functioning correctly, I recognize the limitations of waveform-only verification and that passing simulation doesn‚Äôt always guarantee correct hardware behavior.

**Looking for collaborator**
As I work on developing a more robust testbench for the full integration, I‚Äôd love to get feedback or connect with others interested in HDL verification. Whether you‚Äôre curious, experienced, or looking to build your skills ‚Äî your insights or collaboration would mean a lot!
Let‚Äôs verify this together ‚Äî and **push it beyond** just ‚Äú**it looks right in the waveform.**‚Äù

**Known Issues & Considerations**
If my intra-dependency hazard logic ends up being problematic during synthesis, I‚Äôm prepared to explore other options. One path I‚Äôm considering is whether instruction B truly needs to stall ‚Äî or if it‚Äôs possible to reorder in-flight instructions (while keeping execution in-order) to avoid unnecessary delays.

**Additional Notes**
In my testbenches, I did not add temporary registers to hold data in the MEM/WB (or WB) stage. My focus was on validating whether the EX stage selects the correct operand based on the forwarding logic and additional internal mechanisms. Specifically, I wanted to verify that the result of instruction A is forwarded correctly for instruction B when intra-instruction dependencies occur.

![Forward from A](images/forw_from_A.png)
**Note**:  The highlighted waveform confirms that, during an intra-dependency, instruction A's result is being forwarded and used as instruction B‚Äôs operand.

### ALU UNIT
I refactored both the adder and subtractor modules to make them reusable by removing flag generation from their logic. Instead, result computation and flag generation are now centralized in the ALU unit. Additionally, I introduced an enumerated type for ALU operations to improve code readability and simplify debugging. After refactoring, the adder, subtractor, and ALU unit were fully re-verified with 20,000 test cases.

### DECODER
The Decoder module is designed with a single 32-bit instruction input and a single output structured as a record type. This output aggregates all decoded fields, including opcode, function codes, register indices, and the unshifted immediate value. Resizing and alignment of the immediate field are deferred to the top-level logic within the Instruction Decode (ID) stage. It was also fully verified with 20,000 test cases.

The decoder is fully compliant with the RISC-V instruction set reference and supports all instruction formats. For verification, a dedicated testbench was developed that generates randomized 32-bit values, constrained to ensure only valid RISC-V instructions are produced.

### Control Unit
The Control Unit accepts a single input: the 7-bit opcode extracted from the instruction. Based on the opcode, it outputs a structured record containing all relevant control signals required by the datapath. Each control signal is deterministically derived from the opcode type, enabling precise configuration of the processor‚Äôs behavior for each instruction class (e.g., R-type, I-type, S-type, etc.).

The use of a record output improves clarity and modularity, making the control logic easier to extend or debug in future design iterations.

## Status
**In progress**:
- Nori
    - Architecture planning complete
    - Hazard Detection Unit (Verilog) with testbench
- Venkateshwarlu
    - Register file (4R / 2W) being implemented (Verilog) with testbench
    - Branch unit with testbench
- Madhu
    - Refactor Data Memory with testbench

**Note**: 
- The **extra** contains the original Verilog implementation of the EX stage, along with wrapper modules for the **ALU** and **forwarding unit**, and the **SystemVerilog** testbench used during that phase.
- Please be aware that this code is **not directly compatible** with the current VHDL-based design ‚Äî I removed some unused record fields and restructured parts of the interface during the refactor.
- That said, the Verilog version was **fully functional** before those changes were made, and can still serve as a useful reference for the logic or testing approach.

## üë§ Authors
**Noridel Herron**  
Senior in Computer Engineering ‚Äì University of Missouri  
‚úâÔ∏è noridel.herron@gmail.com  
GitHub: [@NoridelHerron](https://github.com/NoridelHerron)

## üë§ Contributors
- **Venkateshwarlu Yejella**
- **Madhu Kanithi**




