<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>amplitude_controller</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S_AXI:M_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_Amplitude_Controller</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>67b1d279</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_Amplitude_Controller</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>67b1d279</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>993e1d96</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_21f2c9b5</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>96</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>160</spirit:enumeration>
      <spirit:enumeration>192</spirit:enumeration>
      <spirit:enumeration>224</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Amplitude_Controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/D_Type.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/S_AXI_Lite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Amplitude_Controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e60e5aea</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Amplitude_Controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/D_Type.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/S_AXI_Lite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Amplitude_Controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/amplitude_controller_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_993e1d96</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>A simple amplitude controller. A value is written to an AXI-Lite register that is continuously output on the AXI-Stream master interface.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">amplitude_controller_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>AXI-Stream Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_DATA_WIDTH" spirit:choiceRef="choice_list_21f2c9b5">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Amplitude Controller</xilinx:displayName>
      <xilinx:vendorDisplayName>Xilinx</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.xilinx.com/</xilinx:vendorURL>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:amplitude_controller:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-01-27T12:13:15Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb7d6a1_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfcdc31_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786fa240_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38decf9d_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370e650f_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1f3a4f_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cc7ad5_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cffd502_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bb86cf_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653e7637_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a871949_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1615c04a_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ccc026_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb0f19d_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77265270_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e10fdbc_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c0adaf_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ed992c_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36396732_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a133245_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c11f8f0_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3b400b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190fb0c3_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58817be_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a61fa67_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28efa6b0_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b664e0_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4781a3b9_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4789bb4d_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da0e9fa_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d4dc10_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e69ec2d_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8c1d79_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e1eb0c_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40386eda_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a3fdee6_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc0b6b0_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0946f5_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692962b3_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344584e2_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fda44a8_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74223536_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d05af35_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30db0d85_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efe092b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bc6da0_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe49019_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce0bd4e_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2370033d_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1437984_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29387f9a_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4c77d8_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1385ef05_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49bd137b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227f18d2_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496ce305_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618a0183_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c97d6c_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1aa4b3_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b357466_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26450bc3_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180e173b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e348a26_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f60d208_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6a44fc_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40756d65_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2e2d20_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419e3180_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a87fcc1_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8e2b6_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a44961_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3e876e_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477e0fcf_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fe435e_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362380e0_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454126e4_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7265f_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a99bae7_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7657267b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b6b841_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4340c343_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c883d88_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9cbf02_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e1638_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7d7654_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f550f77_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6fe3e2_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b224279_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@851f0b6_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3299bf6b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3f72a_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2937e22b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1f7bbf_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a34300a_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d52e76_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b15cee2_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7a02a6_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13453bb4_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf73964_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f04c846_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e7f472_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567849f0_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b14d26_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5166f784_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9dbdee_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b071d1_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff0ef45_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c95176e_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd0da51_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1000d4a8_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0eec31_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afc5af8_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a80eab8_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c03932_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ffeae3_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26384f68_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bd9f8a_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7167b66_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110a9113_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3ed7b3_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5680fa10_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a84fe63_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633c078b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0027_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b87d047_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f9b22a_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27979a0f_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d759b1_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b29d9ad_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7a3a9a_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736b1f04_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e68968b_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bde0933_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6006e10c_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55da54c1_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37684bd2_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a7a6cb_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7469cba9_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d6bd92_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1254ffc1_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b98f73_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4c4357_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299371c2_ARCHIVE_LOCATION">c:/GitHub/xilinx/ip_repo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4105f6d1_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349a784e_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be9dcf6_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617cad9b_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e54c97a_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542f5ba6_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e24852a_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3222540_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e474004_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62272b63_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3bcfbc_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229d967a_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d09114_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3526de25_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a6376c_ARCHIVE_LOCATION">c:/GitHub/dnorthco/RFSoC-Block/boards/ip/iprepo/amplitude_controller_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c25c90eb"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1ca06317"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1f0e1fec"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b4cc581e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ddeb5320"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ba9ed284"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
