{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715247190829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715247190830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 06:33:10 2024 " "Processing started: Thu May  9 06:33:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715247190830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715247190830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testbench1 -c Testbench1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testbench1 -c Testbench1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715247190830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715247191645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715247191645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench1-sim " "Found design unit 1: testbench1-sim" {  } { { "Testbench1.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Projeto_Testbench1/Testbench1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715247212522 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench1 " "Found entity 1: testbench1" {  } { { "Testbench1.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Projeto_Testbench1/Testbench1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715247212522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715247212522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Testbench1 " "Elaborating entity \"Testbench1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715247212656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst Testbench1.vhd(10) " "Verilog HDL or VHDL warning at Testbench1.vhd(10): object \"rst\" assigned a value but never read" {  } { { "Testbench1.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Projeto_Testbench1/Testbench1.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715247212667 "|Testbench1"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "Testbench1.vhd(15) " "VHDL warning at Testbench1.vhd(15): synthesis ignores all but the first waveform" {  } { { "Testbench1.vhd" "" { Text "C:/Users/Win10/Documents/Projetos_Quartus/Projeto_Testbench1/Testbench1.vhd" 15 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1715247212668 "|Testbench1"}
{ "Warning" "WSGN_EMPTY_SHELL" "Testbench1 " "Entity \"Testbench1\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1715247212672 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1715247212758 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715247213093 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May  9 06:33:33 2024 " "Processing ended: Thu May  9 06:33:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715247213093 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715247213093 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715247213093 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715247213093 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715247214812 ""}
