/*
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "imx8mq-itx-p-c444.dts"


&irqsteer {
        status = "okay";
};

/delete-node/ &hdmi;

/ {
	bl: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000 0>;
		brightness-levels = < 0  1  2  3  4  5  6  7  8  9
				     10 11 12 13 14 15 16 17 18 19
				     20 21 22 23 24 25 26 27 28 29
				     30 31 32 33 34 35 36 37 38 39
				     40 41 42 43 44 45 46 47 48 49
				     50 51 52 53 54 55 56 57 58 59
				     60 61 62 63 64 65 66 67 68 69
				     70 71 72 73 74 75 76 77 78 79
				     80 81 82 83 84 85 86 87 88 89
				     90 91 92 93 94 95 96 97 98 99
				    100>;
		default-brightness-level = <80>;
		status = "okay";
	};

	sound-hdmi {
		status = "disabled";
	};
};

&lcdif {
        status = "disabled";
};

&dcss {
    status = "okay";
//    disp-dev = "mipi_disp";

    clocks = <&clk IMX8MQ_CLK_DISP_APB_ROOT>,
         <&clk IMX8MQ_CLK_DISP_AXI_ROOT>,
         <&clk IMX8MQ_CLK_DISP_RTRM_ROOT>,
         <&clk IMX8MQ_CLK_DC_PIXEL>,
         <&clk IMX8MQ_CLK_DUMMY>,
         <&clk IMX8MQ_CLK_DISP_DTRC>;
    clock-names = "apb", "axi", "rtrm", "pix", "pix_out", "dtrc";

    assigned-clocks = <&clk IMX8MQ_CLK_DC_PIXEL>,
              <&clk IMX8MQ_CLK_DISP_AXI>,
              <&clk IMX8MQ_CLK_DISP_RTRM>,
              <&clk IMX8MQ_VIDEO_PLL1_REF_SEL>,
              <&clk IMX8MQ_VIDEO_PLL1>;
    assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>,
                 <&clk IMX8MQ_SYS1_PLL_800M>,
                 <&clk IMX8MQ_SYS1_PLL_800M>,
                 <&clk IMX8MQ_CLK_25M>;
    assigned-clock-rates = <600000000>,
                   <800000000>,
                   <0>,
                   <400000000>,
                   <599999999>;

    port@0 {
        dcss_out: endpoint {
            remote-endpoint = <&mipi_dsi_in>;
        };
    };
};

&dphy {
	status = "okay";
};

&mipi_dsi {
	status = "okay";
	/*
	assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>,
		<&clk IMX8MQ_CLK_DSI_CORE>,
		<&clk IMX8MQ_VIDEO_PLL1_REF_SEL>,
		<&clk IMX8MQ_VIDEO_PLL1>;
	assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>,
                <&clk IMX8MQ_SYS1_PLL_266M>,
                <&clk IMX8MQ_CLK_25M>;
	assigned-clock-rates = <24000000>,
                <266000000>,
                <0>,
                <599999999>;
	*/
	
	ports {
	        #address-cells = <1>;
	        #size-cells = <0>;
	
	        port@0 {
	               reg = <0>;
	               mipi_dsi_in: endpoint {
	                        remote-endpoint = <&dcss_out>;
	               };
	        };
	
	
		port@1 {
			reg = <1>;
			mipi_dsi_out: endpoint {
				remote-endpoint = <&lvds_bridge_in>;
			};
		};
	};

};


&i2c3 {
	dsi_lvds_bridge: sn65dsi83@2c {
		compatible = "ti,sn65dsi83";
		reg = <0x2c>;
		ti,dsi-lanes = <4>;
		ti,lvds-format = <1>;
		ti,lvds-bpp = <24>;
		ti,width-mm = <245>;
		ti,height-mm = <184>;
		enable-gpios = <&gpio3 23 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds_bridge_en>;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: 1024x768_60Hz {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <156>;
				hfront-porch = <156>;
				vback-porch = <16>;
				vfront-porch = <16>;
				hsync-len = <8>;
				vsync-len = <6>;
				de-active = <1>;
			};
		};

		port@0 {
			lvds_bridge_in: endpoint {
				remote-endpoint = <&mipi_dsi_out>;
			};
		};
	};
};

lvds_backlight: &pwm1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_backligth_pwm1>;
};

&iomuxc {
		pinctrl_backligth_pwm1: backligth_pwm1 {
			fsl,pins = <
				/* BCKLT_PWM_3V3 */
				MX8MQ_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT	0x16
				/* BCKLT_EN_3V3 */
				MX8MQ_IOMUXC_SPDIF_TX_GPIO5_IO3		0x59
				/* 12V_EN */
				MX8MQ_IOMUXC_NAND_CE1_B_GPIO3_IO2	0x59
			>;
		};

		/* Use the LVDS bridge EN Pin for the SN65DSI83 Reset */
		pinctrl_lvds_bridge_en: lvds_bridge_en {
			fsl,pins = <
				/* LVDS_EN_1V8 */
				MX8MQ_IOMUXC_SAI5_RXD2_GPIO3_IO23	0x16
				/* LVDS_IRQ_1V8to3V3 */
				MX8MQ_IOMUXC_SAI5_RXD3_GPIO3_IO24	0x16
				/* SEL68_3V3 */
				MX8MQ_IOMUXC_SAI5_RXD1_GPIO3_IO22	0x16
			>;
		};
};

