

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Wed Mar 28 13:02:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        SobelLab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2073603|  2073603|  2073604|  2073604|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- IMG     |  2073601|  2073601|         3|          1|          1|  2073600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      68|     43|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|      49|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     117|     91|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_81_p2             |     +    |      0|  68|  26|          21|           1|
    |exitcond1_fu_75_p2       |   icmp   |      0|   0|  13|          21|          16|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  68|  43|          44|          21|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_64                 |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|   24|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |exitcond1_reg_105        |   1|   0|    1|          0|
    |i_cast_reg_114           |  21|   0|   32|         11|
    |i_reg_64                 |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   60|         11|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_start            |  in |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_done             | out |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_idle             | out |    1| ap_ctrl_hs | sobel_filter | return value |
|ap_ready            | out |    1| ap_ctrl_hs | sobel_filter | return value |
|inter_pix_address0  | out |   21|  ap_memory |   inter_pix  |     array    |
|inter_pix_ce0       | out |    1|  ap_memory |   inter_pix  |     array    |
|inter_pix_q0        |  in |    8|  ap_memory |   inter_pix  |     array    |
|out_pix_address0    | out |   21|  ap_memory |    out_pix   |     array    |
|out_pix_ce0         | out |    1|  ap_memory |    out_pix   |     array    |
|out_pix_we0         | out |    1|  ap_memory |    out_pix   |     array    |
|out_pix_d0          | out |   32|  ap_memory |    out_pix   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

